Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jan 21 21:57:00 2020
| Host         : DESKTOP-T9G08FC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.710        0.000                      0                   45        0.060        0.000                      0                   45        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_25M_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_25M_clk_wiz_0_1   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_25M_clk_wiz_0          35.710        0.000                      0                   45        0.158        0.000                      0                   45       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_25M_clk_wiz_0_1        35.713        0.000                      0                   45        0.158        0.000                      0                   45       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25M_clk_wiz_0_1  clk_25M_clk_wiz_0         35.710        0.000                      0                   45        0.060        0.000                      0                   45  
clk_25M_clk_wiz_0    clk_25M_clk_wiz_0_1       35.710        0.000                      0                   45        0.060        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.710ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    38.473    VGA/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.473    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.710    

Slack (MET) :             35.710ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    38.473    VGA/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.473    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.710    

Slack (MET) :             35.776ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.585    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.776    

Slack (MET) :             35.776ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.585    VGA/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.776    

Slack (MET) :             35.776ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.585    VGA/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.776    

Slack (MET) :             35.805ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.568    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.805    

Slack (MET) :             35.805ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.568    VGA/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.805    

Slack (MET) :             35.805ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.568    VGA/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.805    

Slack (MET) :             35.879ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.252ns (34.897%)  route 2.336ns (65.103%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.499     2.705    VGA/v_count
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X1Y32          FDRE (Setup_fdre_C_CE)      -0.412    38.584    VGA/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 35.879    

Slack (MET) :             35.879ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.252ns (34.897%)  route 2.336ns (65.103%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.499     2.705    VGA/v_count
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[9]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X1Y32          FDRE (Setup_fdre_C_CE)      -0.412    38.584    VGA/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 35.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA/h_count_reg[6]/Q
                         net (fo=8, routed)           0.076    -0.375    VGA/h_count_reg[6]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.330 r  VGA/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    VGA/v_count[0]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091    -0.488    VGA/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/v_count_reg[4]/Q
                         net (fo=10, routed)          0.122    -0.329    VGA/v_count_reg_n_0_[4]
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  VGA/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    VGA/v_count[6]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.458    VGA/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/v_count_reg[4]/Q
                         net (fo=10, routed)          0.126    -0.325    VGA/v_count_reg_n_0_[4]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  VGA/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    VGA/v_count[5]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.457    VGA/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.309    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT4 (Prop_lut4_I2_O)        0.048    -0.261 r  VGA/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    VGA/p_0_in[3]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[3]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.107    -0.471    VGA/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.142    -0.308    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.045    -0.263 r  VGA/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    VGA/p_0_in[4]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[4]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.486    VGA/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.309    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.045    -0.264 r  VGA/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    VGA/p_0_in[2]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.091    -0.487    VGA/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  VGA/h_count_reg[8]/Q
                         net (fo=9, routed)           0.107    -0.358    VGA/h_count_reg[8]
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.099    -0.259 r  VGA/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.259    VGA/p_0_in[9]
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[9]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092    -0.500    VGA/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.679%)  route 0.167ns (47.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA/v_count_reg[0]/Q
                         net (fo=14, routed)          0.167    -0.284    VGA/v_count_reg_n_0_[0]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.045    -0.239 r  VGA/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGA/v_count[4]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.091    -0.486    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[2]/Q
                         net (fo=7, routed)           0.157    -0.294    VGA/h_count_reg[2]
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  VGA/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    VGA/p_0_in[5]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[5]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.499    VGA/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.469%)  route 0.182ns (46.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  VGA/v_count_reg[6]/Q
                         net (fo=12, routed)          0.182    -0.245    VGA/v_count_reg_n_0_[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  VGA/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    VGA/v_count[1]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[1]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.458    VGA/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y33      VGA/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y33      VGA/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y33      VGA/h_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y33      VGA/h_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y33      VGA/h_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y33      VGA/h_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y32      VGA/h_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y32      VGA/h_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y32      VGA/h_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y32      VGA/h_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y32      VGA/h_count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y32      VGA/h_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.713ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    38.476    VGA/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.713    

Slack (MET) :             35.713ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    38.476    VGA/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.476    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.713    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.588    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.588    VGA/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.779ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.588    VGA/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.588    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.779    

Slack (MET) :             35.808ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.571    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.808    

Slack (MET) :             35.808ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.571    VGA/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.808    

Slack (MET) :             35.808ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.094    39.000    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.571    VGA/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.808    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.252ns (34.897%)  route 2.336ns (65.103%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.499     2.705    VGA/v_count
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X1Y32          FDRE (Setup_fdre_C_CE)      -0.412    38.587    VGA/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 35.882    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.252ns (34.897%)  route 2.336ns (65.103%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.499     2.705    VGA/v_count
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[9]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X1Y32          FDRE (Setup_fdre_C_CE)      -0.412    38.587    VGA/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.587    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 35.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA/h_count_reg[6]/Q
                         net (fo=8, routed)           0.076    -0.375    VGA/h_count_reg[6]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.330 r  VGA/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    VGA/v_count[0]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091    -0.488    VGA/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/v_count_reg[4]/Q
                         net (fo=10, routed)          0.122    -0.329    VGA/v_count_reg_n_0_[4]
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  VGA/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    VGA/v_count[6]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.458    VGA/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/v_count_reg[4]/Q
                         net (fo=10, routed)          0.126    -0.325    VGA/v_count_reg_n_0_[4]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  VGA/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    VGA/v_count[5]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.457    VGA/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.309    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT4 (Prop_lut4_I2_O)        0.048    -0.261 r  VGA/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    VGA/p_0_in[3]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[3]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.107    -0.471    VGA/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.142    -0.308    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.045    -0.263 r  VGA/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    VGA/p_0_in[4]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[4]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.486    VGA/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.309    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.045    -0.264 r  VGA/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    VGA/p_0_in[2]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/C
                         clock pessimism              0.252    -0.578    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.091    -0.487    VGA/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  VGA/h_count_reg[8]/Q
                         net (fo=9, routed)           0.107    -0.358    VGA/h_count_reg[8]
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.099    -0.259 r  VGA/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.259    VGA/p_0_in[9]
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[9]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092    -0.500    VGA/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.679%)  route 0.167ns (47.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA/v_count_reg[0]/Q
                         net (fo=14, routed)          0.167    -0.284    VGA/v_count_reg_n_0_[0]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.045    -0.239 r  VGA/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGA/v_count[4]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.253    -0.577    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.091    -0.486    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[2]/Q
                         net (fo=7, routed)           0.157    -0.294    VGA/h_count_reg[2]
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  VGA/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    VGA/p_0_in[5]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[5]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.499    VGA/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.469%)  route 0.182ns (46.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  VGA/v_count_reg[6]/Q
                         net (fo=12, routed)          0.182    -0.245    VGA/v_count_reg_n_0_[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  VGA/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    VGA/v_count[1]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[1]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.458    VGA/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y33      VGA/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y33      VGA/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y33      VGA/h_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y33      VGA/h_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y33      VGA/h_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y33      VGA/h_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y32      VGA/h_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y32      VGA/h_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y33      VGA/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y33      VGA/h_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y32      VGA/h_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y32      VGA/h_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y32      VGA/h_count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y32      VGA/h_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0_1
  To Clock:  clk_25M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.710ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    38.473    VGA/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.473    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.710    

Slack (MET) :             35.710ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    38.473    VGA/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.473    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.710    

Slack (MET) :             35.776ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.585    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.776    

Slack (MET) :             35.776ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.585    VGA/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.776    

Slack (MET) :             35.776ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.585    VGA/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.776    

Slack (MET) :             35.805ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.568    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.805    

Slack (MET) :             35.805ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.568    VGA/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.805    

Slack (MET) :             35.805ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.568    VGA/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.805    

Slack (MET) :             35.879ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.252ns (34.897%)  route 2.336ns (65.103%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.499     2.705    VGA/v_count
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X1Y32          FDRE (Setup_fdre_C_CE)      -0.412    38.584    VGA/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 35.879    

Slack (MET) :             35.879ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0 rise@40.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.252ns (34.897%)  route 2.336ns (65.103%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.499     2.705    VGA/v_count
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[9]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X1Y32          FDRE (Setup_fdre_C_CE)      -0.412    38.584    VGA/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 35.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA/h_count_reg[6]/Q
                         net (fo=8, routed)           0.076    -0.375    VGA/h_count_reg[6]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.330 r  VGA/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    VGA/v_count[0]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091    -0.391    VGA/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/v_count_reg[4]/Q
                         net (fo=10, routed)          0.122    -0.329    VGA/v_count_reg_n_0_[4]
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  VGA/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    VGA/v_count[6]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.361    VGA/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/v_count_reg[4]/Q
                         net (fo=10, routed)          0.126    -0.325    VGA/v_count_reg_n_0_[4]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  VGA/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    VGA/v_count[5]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.360    VGA/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.309    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT4 (Prop_lut4_I2_O)        0.048    -0.261 r  VGA/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    VGA/p_0_in[3]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[3]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.107    -0.374    VGA/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.142    -0.308    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.045    -0.263 r  VGA/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    VGA/p_0_in[4]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[4]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.389    VGA/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.309    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.045    -0.264 r  VGA/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    VGA/p_0_in[2]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.091    -0.390    VGA/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  VGA/h_count_reg[8]/Q
                         net (fo=9, routed)           0.107    -0.358    VGA/h_count_reg[8]
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.099    -0.259 r  VGA/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.259    VGA/p_0_in[9]
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[9]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092    -0.403    VGA/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.679%)  route 0.167ns (47.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA/v_count_reg[0]/Q
                         net (fo=14, routed)          0.167    -0.284    VGA/v_count_reg_n_0_[0]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.045    -0.239 r  VGA/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGA/v_count[4]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.091    -0.389    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[2]/Q
                         net (fo=7, routed)           0.157    -0.294    VGA/h_count_reg[2]
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  VGA/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    VGA/p_0_in[5]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[5]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.402    VGA/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0 rise@0.000ns - clk_25M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.469%)  route 0.182ns (46.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  VGA/v_count_reg[6]/Q
                         net (fo=12, routed)          0.182    -0.245    VGA/v_count_reg_n_0_[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  VGA/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    VGA/v_count[1]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[1]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.361    VGA/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_clk_wiz_0
  To Clock:  clk_25M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.710ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    38.473    VGA/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.473    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.710    

Slack (MET) :             35.710ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X2Y33          FDRE (Setup_fdre_C_R)       -0.524    38.473    VGA/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.473    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.710    

Slack (MET) :             35.776ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.585    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.776    

Slack (MET) :             35.776ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.585    VGA/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.776    

Slack (MET) :             35.776ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.252ns (33.916%)  route 2.440ns (66.084%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.603     2.809    VGA/v_count
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_CE)      -0.412    38.585    VGA/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 35.776    

Slack (MET) :             35.805ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.568    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.805    

Slack (MET) :             35.805ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[7]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.568    VGA/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.805    

Slack (MET) :             35.805ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.223ns (33.547%)  route 2.423ns (66.453%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.328     2.177 r  VGA/v_count[8]_i_1/O
                         net (fo=5, routed)           0.586     2.763    VGA/v_count[8]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.512    38.517    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[8]/C
                         clock pessimism              0.578    39.094    
                         clock uncertainty           -0.098    38.997    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    38.568    VGA/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                 35.805    

Slack (MET) :             35.879ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.252ns (34.897%)  route 2.336ns (65.103%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.499     2.705    VGA/v_count
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X1Y32          FDRE (Setup_fdre_C_CE)      -0.412    38.584    VGA/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 35.879    

Slack (MET) :             35.879ns  (required time - arrival time)
  Source:                 VGA/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_clk_wiz_0_1 rise@40.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.252ns (34.897%)  route 2.336ns (65.103%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.629    -0.883    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478    -0.405 r  VGA/v_count_reg[3]/Q
                         net (fo=10, routed)          0.731     0.327    VGA/v_count_reg_n_0_[3]
    SLICE_X2Y31          LUT4 (Prop_lut4_I0_O)        0.301     0.628 f  VGA/v_count[9]_i_6/O
                         net (fo=2, routed)           0.494     1.122    VGA/v_count[9]_i_6_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.116     1.238 r  VGA/v_count[9]_i_3/O
                         net (fo=3, routed)           0.611     1.849    VGA/v_count[9]_i_3_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.357     2.206 r  VGA/v_count[9]_i_1/O
                         net (fo=10, routed)          0.499     2.705    VGA/v_count
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          1.511    38.516    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[9]/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.098    38.996    
    SLICE_X1Y32          FDRE (Setup_fdre_C_CE)      -0.412    38.584    VGA/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                 35.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA/h_count_reg[6]/Q
                         net (fo=8, routed)           0.076    -0.375    VGA/h_count_reg[6]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.330 r  VGA/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    VGA/v_count[0]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
                         clock pessimism              0.252    -0.579    
                         clock uncertainty            0.098    -0.482    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.091    -0.391    VGA/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/v_count_reg[4]/Q
                         net (fo=10, routed)          0.122    -0.329    VGA/v_count_reg_n_0_[4]
    SLICE_X2Y33          LUT6 (Prop_lut6_I5_O)        0.045    -0.284 r  VGA/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.284    VGA/v_count[6]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.120    -0.361    VGA/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/v_count_reg[4]/Q
                         net (fo=10, routed)          0.126    -0.325    VGA/v_count_reg_n_0_[4]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.045    -0.280 r  VGA/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    VGA/v_count[5]_i_1_n_0
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[5]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.121    -0.360    VGA/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.309    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT4 (Prop_lut4_I2_O)        0.048    -0.261 r  VGA/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    VGA/p_0_in[3]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[3]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.107    -0.374    VGA/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.142    -0.308    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT5 (Prop_lut5_I2_O)        0.045    -0.263 r  VGA/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    VGA/p_0_in[4]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[4]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.389    VGA/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X1Y33          FDRE                                         r  VGA/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[0]/Q
                         net (fo=9, routed)           0.141    -0.309    VGA/h_count_reg[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.045    -0.264 r  VGA/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    VGA/p_0_in[2]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/C
                         clock pessimism              0.252    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.091    -0.390    VGA/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.128    -0.464 r  VGA/h_count_reg[8]/Q
                         net (fo=9, routed)           0.107    -0.358    VGA/h_count_reg[8]
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.099    -0.259 r  VGA/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.259    VGA/p_0_in[9]
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X0Y32          FDRE                                         r  VGA/h_count_reg[9]/C
                         clock pessimism              0.239    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.092    -0.403    VGA/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.679%)  route 0.167ns (47.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.589    -0.592    VGA/clk_25M
    SLICE_X1Y32          FDRE                                         r  VGA/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  VGA/v_count_reg[0]/Q
                         net (fo=14, routed)          0.167    -0.284    VGA/v_count_reg_n_0_[0]
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.045    -0.239 r  VGA/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    VGA/v_count[4]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X3Y33          FDRE                                         r  VGA/v_count_reg[4]/C
                         clock pessimism              0.253    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.091    -0.389    VGA/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 VGA/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.303%)  route 0.157ns (45.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  VGA/h_count_reg[2]/Q
                         net (fo=7, routed)           0.157    -0.294    VGA/h_count_reg[2]
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.045    -0.249 r  VGA/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    VGA/p_0_in[5]
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.859    -0.831    VGA/clk_25M
    SLICE_X0Y33          FDRE                                         r  VGA/h_count_reg[5]/C
                         clock pessimism              0.239    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092    -0.402    VGA/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25M_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_clk_wiz_0_1 rise@0.000ns - clk_25M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.469%)  route 0.182ns (46.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.590    -0.591    VGA/clk_25M
    SLICE_X2Y33          FDRE                                         r  VGA/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  VGA/v_count_reg[6]/Q
                         net (fo=12, routed)          0.182    -0.245    VGA/v_count_reg_n_0_[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.200 r  VGA/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    VGA/v_count[1]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    pixel_clock/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  pixel_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    pixel_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    pixel_clock/inst/clk_25M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  pixel_clock/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.832    VGA/clk_25M
    SLICE_X2Y32          FDRE                                         r  VGA/v_count_reg[1]/C
                         clock pessimism              0.253    -0.578    
                         clock uncertainty            0.098    -0.481    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.361    VGA/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.160    





