

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_height_bound_row'
================================================================
* Date:           Mon Oct  6 00:17:22 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.553 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- height_bound_row  |       32|       32|         3|          2|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     889|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      80|    -|
|Register         |        -|     -|     235|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     235|     969|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln16_fu_168_p2      |         +|   0|  0|   13|           5|           1|
    |add_ln17_fu_178_p2      |         +|   0|  0|   16|           9|           9|
    |add_ln18_fu_197_p2      |         +|   0|  0|   17|          10|          10|
    |and_ln18_fu_303_p2      |       and|   0|  0|   64|          64|          64|
    |addr_cmp_fu_223_p2      |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln16_fu_162_p2     |      icmp|   0|  0|   10|           5|           6|
    |lshr_ln18_fu_267_p2     |      lshr|   0|  0|  182|          64|          64|
    |or_ln18_fu_319_p2       |        or|   0|  0|   64|          64|          64|
    |reuse_select_fu_280_p3  |    select|   0|  0|   64|           1|          64|
    |shl_ln18_1_fu_313_p2    |       shl|   0|  0|  182|          64|          64|
    |shl_ln18_fu_291_p2      |       shl|   0|  0|  182|          32|          64|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_fu_297_p2      |       xor|   0|  0|   64|          64|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  889|         447|         478|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |k_fu_68                  |   9|          2|    5|         10|
    |reuse_addr_reg_fu_60     |   9|          2|   64|        128|
    |reuse_reg_fu_64          |   9|          2|   64|        128|
    |sol_0_address0           |  13|          3|   12|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  80|         18|  149|        311|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |addr_cmp_reg_390             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln16_reg_360            |   1|   0|    1|          0|
    |k_fu_68                      |   5|   0|    5|          0|
    |or_ln18_reg_395              |  64|   0|   64|          0|
    |reuse_addr_reg_fu_60         |  64|   0|   64|          0|
    |reuse_reg_fu_64              |  64|   0|   64|          0|
    |sol_0_addr_reg_369           |   9|   0|   12|          3|
    |sol_1_addr_reg_384           |  12|   0|   12|          0|
    |tmp_reg_374                  |   1|   0|    1|          0|
    |zext_ln16_cast_reg_355       |   9|   0|   10|          1|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 235|   0|  239|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|tmp_52           |   in|    9|     ap_none|                               tmp_52|        scalar|
|orig_0_address0  |  out|   12|   ap_memory|                               orig_0|         array|
|orig_0_ce0       |  out|    1|   ap_memory|                               orig_0|         array|
|orig_0_q0        |   in|   64|   ap_memory|                               orig_0|         array|
|sol_0_address0   |  out|   12|   ap_memory|                                sol_0|         array|
|sol_0_ce0        |  out|    1|   ap_memory|                                sol_0|         array|
|sol_0_we0        |  out|    1|   ap_memory|                                sol_0|         array|
|sol_0_d0         |  out|   64|   ap_memory|                                sol_0|         array|
|sol_0_q0         |   in|   64|   ap_memory|                                sol_0|         array|
|zext_ln16        |   in|    9|     ap_none|                            zext_ln16|        scalar|
|orig_1_address0  |  out|   12|   ap_memory|                               orig_1|         array|
|orig_1_ce0       |  out|    1|   ap_memory|                               orig_1|         array|
|orig_1_q0        |   in|   64|   ap_memory|                               orig_1|         array|
|sol_1_address0   |  out|   12|   ap_memory|                                sol_1|         array|
|sol_1_ce0        |  out|    1|   ap_memory|                                sol_1|         array|
|sol_1_we0        |  out|    1|   ap_memory|                                sol_1|         array|
|sol_1_d0         |  out|   64|   ap_memory|                                sol_1|         array|
|sol_1_address1   |  out|   12|   ap_memory|                                sol_1|         array|
|sol_1_ce1        |  out|    1|   ap_memory|                                sol_1|         array|
|sol_1_q1         |   in|   64|   ap_memory|                                sol_1|         array|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln16_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln16"   --->   Operation 9 'read' 'zext_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_52_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %tmp_52"   --->   Operation 10 'read' 'tmp_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln16_cast = zext i9 %zext_ln16_read"   --->   Operation 11 'zext' 'zext_ln16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k" [stencil.c:16]   --->   Operation 20 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "%icmp_ln16 = icmp_eq  i5 %k_1, i5 16" [stencil.c:16]   --->   Operation 21 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.09ns)   --->   "%add_ln16 = add i5 %k_1, i5 1" [stencil.c:16]   --->   Operation 23 'add' 'add_ln16' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.inc20.exitStub" [stencil.c:16]   --->   Operation 24 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i5 %k_1" [stencil.c:16]   --->   Operation 25 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "%add_ln17 = add i9 %zext_ln16_1, i9 %tmp_52_read" [stencil.c:17]   --->   Operation 26 'add' 'add_ln17' <Predicate = (!icmp_ln16)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %add_ln17" [stencil.c:17]   --->   Operation 27 'zext' 'zext_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%orig_0_addr = getelementptr i64 %orig_0, i64 0, i64 %zext_ln17" [stencil.c:17]   --->   Operation 28 'getelementptr' 'orig_0_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.26ns)   --->   "%orig_0_load = load i12 %orig_0_addr" [stencil.c:17]   --->   Operation 29 'load' 'orig_0_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sol_0_addr = getelementptr i64 %sol_0, i64 0, i64 %zext_ln17" [stencil.c:17]   --->   Operation 30 'getelementptr' 'sol_0_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.26ns)   --->   "%sol_0_load = load i12 %sol_0_addr" [stencil.c:17]   --->   Operation 31 'load' 'sol_0_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 16, i5 %k_1" [stencil.c:18]   --->   Operation 32 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.34ns)   --->   "%add_ln18 = add i10 %or_ln, i10 %zext_ln16_cast" [stencil.c:18]   --->   Operation 33 'add' 'add_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln18, i32 9" [stencil.c:18]   --->   Operation 34 'bitselect' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i10 %add_ln18" [stencil.c:18]   --->   Operation 35 'sext' 'sext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i12 %sext_ln18" [stencil.c:18]   --->   Operation 36 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%orig_1_addr = getelementptr i64 %orig_1, i64 0, i64 %zext_ln18" [stencil.c:18]   --->   Operation 37 'getelementptr' 'orig_1_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.26ns)   --->   "%orig_1_load = load i12 %orig_1_addr" [stencil.c:18]   --->   Operation 38 'load' 'orig_1_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sol_1_addr = getelementptr i64 %sol_1, i64 0, i64 %zext_ln18" [stencil.c:18]   --->   Operation 39 'getelementptr' 'sol_1_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 40 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (2.26ns)   --->   "%sol_1_load = load i12 %sol_1_addr" [stencil.c:18]   --->   Operation 41 'load' 'sol_1_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 42 [1/1] (1.40ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln18" [stencil.c:18]   --->   Operation 42 'icmp' 'addr_cmp' <Predicate = (!icmp_ln16)> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.84ns)   --->   "%store_ln18 = store i64 %zext_ln18, i64 %reuse_addr_reg" [stencil.c:18]   --->   Operation 43 'store' 'store_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.84>
ST_2 : Operation 44 [1/1] (0.84ns)   --->   "%store_ln16 = store i5 %add_ln16, i5 %k" [stencil.c:16]   --->   Operation 44 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.84>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.55>
ST_3 : Operation 45 [1/2] (2.26ns)   --->   "%orig_0_load = load i12 %orig_0_addr" [stencil.c:17]   --->   Operation 45 'load' 'orig_0_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i64 %orig_0_load" [stencil.c:17]   --->   Operation 46 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (2.26ns)   --->   "%sol_0_load = load i12 %sol_0_addr" [stencil.c:17]   --->   Operation 47 'load' 'sol_0_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = partset i64 @_ssdm_op_PartSet.i64.i64.i32.i32.i32, i64 %sol_0_load, i32 %trunc_ln17, i32 0, i32 31" [stencil.c:17]   --->   Operation 48 'partset' 'tmp_s' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.26ns)   --->   "%store_ln17 = store i64 %tmp_s, i12 %sol_0_addr" [stencil.c:17]   --->   Operation 49 'store' 'store_ln17' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp, i5 0" [stencil.c:18]   --->   Operation 50 'bitconcatenate' 'and_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (2.26ns)   --->   "%orig_1_load = load i12 %orig_1_addr" [stencil.c:18]   --->   Operation 51 'load' 'orig_1_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%zext_ln18_1 = zext i6 %and_ln1" [stencil.c:18]   --->   Operation 52 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%lshr_ln18 = lshr i64 %orig_1_load, i64 %zext_ln18_1" [stencil.c:18]   --->   Operation 53 'lshr' 'lshr_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%trunc_ln18 = trunc i64 %lshr_ln18" [stencil.c:18]   --->   Operation 54 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 55 'load' 'reuse_reg_load' <Predicate = (!icmp_ln16 & addr_cmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (2.26ns)   --->   "%sol_1_load = load i12 %sol_1_addr" [stencil.c:18]   --->   Operation 56 'load' 'sol_1_load' <Predicate = (!icmp_ln16)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %sol_1_load" [stencil.c:18]   --->   Operation 57 'select' 'reuse_select' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i6 %and_ln1" [stencil.c:18]   --->   Operation 58 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%shl_ln18 = shl i64 4294967295, i64 %zext_ln18_2" [stencil.c:18]   --->   Operation 59 'shl' 'shl_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln18 = xor i64 %shl_ln18, i64 18446744073709551615" [stencil.c:18]   --->   Operation 60 'xor' 'xor_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.93ns) (out node of the LUT)   --->   "%and_ln18 = and i64 %reuse_select, i64 %xor_ln18" [stencil.c:18]   --->   Operation 61 'and' 'and_ln18' <Predicate = (!icmp_ln16)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%zext_ln18_3 = zext i32 %trunc_ln18" [stencil.c:18]   --->   Operation 62 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln18)   --->   "%shl_ln18_1 = shl i64 %zext_ln18_3, i64 %zext_ln18_2" [stencil.c:18]   --->   Operation 63 'shl' 'shl_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln18 = or i64 %and_ln18, i64 %shl_ln18_1" [stencil.c:18]   --->   Operation 64 'or' 'or_ln18' <Predicate = (!icmp_ln16)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_2" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:2]   --->   Operation 65 'specpipeline' 'specpipeline_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [stencil.c:11]   --->   Operation 66 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.26ns)   --->   "%store_ln18 = store i64 %or_ln18, i12 %sol_1_addr" [stencil.c:18]   --->   Operation 67 'store' 'store_ln18' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 68 [1/1] (0.84ns)   --->   "%store_ln18 = store i64 %or_ln18, i64 %reuse_reg" [stencil.c:18]   --->   Operation 68 'store' 'store_ln18' <Predicate = true> <Delay = 0.84>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [stencil.c:16]   --->   Operation 69 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_52]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sol_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ zext_ln16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sol_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca           ) [ 01100]
reuse_reg           (alloca           ) [ 01111]
k                   (alloca           ) [ 01100]
zext_ln16_read      (read             ) [ 00000]
tmp_52_read         (read             ) [ 00100]
zext_ln16_cast      (zext             ) [ 00100]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
store_ln0           (store            ) [ 00000]
store_ln0           (store            ) [ 00000]
store_ln0           (store            ) [ 00000]
br_ln0              (br               ) [ 00000]
k_1                 (load             ) [ 00000]
icmp_ln16           (icmp             ) [ 01110]
empty               (speclooptripcount) [ 00000]
add_ln16            (add              ) [ 00000]
br_ln16             (br               ) [ 00000]
zext_ln16_1         (zext             ) [ 00000]
add_ln17            (add              ) [ 00000]
zext_ln17           (zext             ) [ 00000]
orig_0_addr         (getelementptr    ) [ 01010]
sol_0_addr          (getelementptr    ) [ 01010]
or_ln               (bitconcatenate   ) [ 00000]
add_ln18            (add              ) [ 00000]
tmp                 (bitselect        ) [ 01010]
sext_ln18           (sext             ) [ 00000]
zext_ln18           (zext             ) [ 00000]
orig_1_addr         (getelementptr    ) [ 01010]
sol_1_addr          (getelementptr    ) [ 01111]
reuse_addr_reg_load (load             ) [ 00000]
addr_cmp            (icmp             ) [ 01010]
store_ln18          (store            ) [ 00000]
store_ln16          (store            ) [ 00000]
orig_0_load         (load             ) [ 00000]
trunc_ln17          (trunc            ) [ 00000]
sol_0_load          (load             ) [ 00000]
tmp_s               (partset          ) [ 00000]
store_ln17          (store            ) [ 00000]
and_ln1             (bitconcatenate   ) [ 00000]
orig_1_load         (load             ) [ 00000]
zext_ln18_1         (zext             ) [ 00000]
lshr_ln18           (lshr             ) [ 00000]
trunc_ln18          (trunc            ) [ 00000]
reuse_reg_load      (load             ) [ 00000]
sol_1_load          (load             ) [ 00000]
reuse_select        (select           ) [ 00000]
zext_ln18_2         (zext             ) [ 00000]
shl_ln18            (shl              ) [ 00000]
xor_ln18            (xor              ) [ 00000]
and_ln18            (and              ) [ 00000]
zext_ln18_3         (zext             ) [ 00000]
shl_ln18_1          (shl              ) [ 00000]
or_ln18             (or               ) [ 00101]
specpipeline_ln2    (specpipeline     ) [ 00000]
specloopname_ln11   (specloopname     ) [ 00000]
store_ln18          (store            ) [ 00000]
store_ln18          (store            ) [ 00000]
br_ln16             (br               ) [ 00000]
ret_ln0             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_52">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_52"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="orig_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sol_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln16">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="orig_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sol_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="reuse_addr_reg_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="reuse_reg_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="k_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln16_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="9" slack="0"/>
<pin id="74" dir="0" index="1" bw="9" slack="0"/>
<pin id="75" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln16_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_52_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="9" slack="0"/>
<pin id="80" dir="0" index="1" bw="9" slack="0"/>
<pin id="81" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_52_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="orig_0_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="9" slack="0"/>
<pin id="88" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_0_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="12" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_0_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sol_0_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="9" slack="0"/>
<pin id="101" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_0_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sol_0_load/2 store_ln17/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="orig_1_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_1_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="12" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_1_load/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="sol_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="12" slack="0"/>
<pin id="127" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_1_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="2"/>
<pin id="132" dir="0" index="1" bw="64" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="138" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sol_1_load/2 store_ln18/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln16_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_cast/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="k_1_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="1"/>
<pin id="161" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln16_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="5" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln16_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln16_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln17_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="0" index="1" bw="9" slack="1"/>
<pin id="181" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln17_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="or_ln_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln18_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="9" slack="1"/>
<pin id="200" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="10" slack="0"/>
<pin id="205" dir="0" index="2" bw="5" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln18_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln18_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="reuse_addr_reg_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="addr_cmp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln18_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="1"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln16_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="1"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln17_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_s_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="0" index="3" bw="1" slack="0"/>
<pin id="248" dir="0" index="4" bw="6" slack="0"/>
<pin id="249" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="and_ln1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="1"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln18_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="6" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="lshr_ln18_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln18_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="reuse_reg_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="2"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="reuse_select_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="64" slack="0"/>
<pin id="283" dir="0" index="2" bw="64" slack="0"/>
<pin id="284" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="reuse_select/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln18_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="shl_ln18_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="33" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="0"/>
<pin id="294" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="xor_ln18_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="and_ln18_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln18_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="shl_ln18_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="6" slack="0"/>
<pin id="316" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_1/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="or_ln18_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln18_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="0" index="1" bw="64" slack="3"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="329" class="1005" name="reuse_addr_reg_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="336" class="1005" name="reuse_reg_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="343" class="1005" name="k_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_52_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="1"/>
<pin id="352" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="zext_ln16_cast_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="1"/>
<pin id="357" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_cast "/>
</bind>
</comp>

<comp id="360" class="1005" name="icmp_ln16_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="364" class="1005" name="orig_0_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="1"/>
<pin id="366" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_0_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="sol_0_addr_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="1"/>
<pin id="371" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sol_0_addr "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="379" class="1005" name="orig_1_addr_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="1"/>
<pin id="381" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_1_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="sol_1_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="1"/>
<pin id="386" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sol_1_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="addr_cmp_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="addr_cmp "/>
</bind>
</comp>

<comp id="395" class="1005" name="or_ln18_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="139"><net_src comp="123" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="72" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="159" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="159" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="159" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="197" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="214" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="214" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="168" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="91" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="104" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="255"><net_src comp="243" pin="5"/><net_sink comp="104" pin=1"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="117" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="130" pin="7"/><net_sink comp="280" pin=2"/></net>

<net id="290"><net_src comp="256" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="280" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="273" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="287" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="303" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="332"><net_src comp="60" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="339"><net_src comp="64" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="346"><net_src comp="68" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="353"><net_src comp="78" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="358"><net_src comp="140" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="363"><net_src comp="162" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="84" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="372"><net_src comp="97" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="377"><net_src comp="202" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="382"><net_src comp="110" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="387"><net_src comp="123" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="393"><net_src comp="223" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="398"><net_src comp="319" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="325" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: orig_0 | {}
	Port: sol_0 | {3 }
	Port: orig_1 | {}
	Port: sol_1 | {4 }
 - Input state : 
	Port: stencil3d_Pipeline_height_bound_row : tmp_52 | {1 }
	Port: stencil3d_Pipeline_height_bound_row : orig_0 | {2 3 }
	Port: stencil3d_Pipeline_height_bound_row : sol_0 | {2 3 }
	Port: stencil3d_Pipeline_height_bound_row : zext_ln16 | {1 }
	Port: stencil3d_Pipeline_height_bound_row : orig_1 | {2 3 }
	Port: stencil3d_Pipeline_height_bound_row : sol_1 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln16 : 1
		add_ln16 : 1
		br_ln16 : 2
		zext_ln16_1 : 1
		add_ln17 : 2
		zext_ln17 : 3
		orig_0_addr : 4
		orig_0_load : 5
		sol_0_addr : 4
		sol_0_load : 5
		or_ln : 1
		add_ln18 : 2
		tmp : 3
		sext_ln18 : 3
		zext_ln18 : 4
		orig_1_addr : 5
		orig_1_load : 6
		sol_1_addr : 5
		sol_1_load : 6
		addr_cmp : 5
		store_ln18 : 5
		store_ln16 : 2
	State 3
		trunc_ln17 : 1
		tmp_s : 2
		store_ln17 : 3
		zext_ln18_1 : 1
		lshr_ln18 : 2
		trunc_ln18 : 3
		reuse_select : 1
		zext_ln18_2 : 1
		shl_ln18 : 2
		xor_ln18 : 3
		and_ln18 : 3
		zext_ln18_3 : 4
		shl_ln18_1 : 5
		or_ln18 : 6
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   lshr   |      lshr_ln18_fu_267     |    0    |   182   |
|----------|---------------------------|---------|---------|
|    shl   |      shl_ln18_fu_291      |    0    |    90   |
|          |     shl_ln18_1_fu_313     |    0    |    84   |
|----------|---------------------------|---------|---------|
|  select  |    reuse_select_fu_280    |    0    |    64   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln18_fu_297      |    0    |    64   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln18_fu_303      |    0    |    64   |
|----------|---------------------------|---------|---------|
|    or    |       or_ln18_fu_319      |    0    |    64   |
|----------|---------------------------|---------|---------|
|          |      add_ln16_fu_168      |    0    |    13   |
|    add   |      add_ln17_fu_178      |    0    |    16   |
|          |      add_ln18_fu_197      |    0    |    17   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln16_fu_162     |    0    |    9    |
|          |      addr_cmp_fu_223      |    0    |    29   |
|----------|---------------------------|---------|---------|
|   read   | zext_ln16_read_read_fu_72 |    0    |    0    |
|          |   tmp_52_read_read_fu_78  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   zext_ln16_cast_fu_140   |    0    |    0    |
|          |     zext_ln16_1_fu_174    |    0    |    0    |
|          |      zext_ln17_fu_183     |    0    |    0    |
|   zext   |      zext_ln18_fu_214     |    0    |    0    |
|          |     zext_ln18_1_fu_263    |    0    |    0    |
|          |     zext_ln18_2_fu_287    |    0    |    0    |
|          |     zext_ln18_3_fu_309    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_189       |    0    |    0    |
|          |       and_ln1_fu_256      |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_202        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      sext_ln18_fu_210     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln17_fu_239     |    0    |    0    |
|          |     trunc_ln18_fu_273     |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |        tmp_s_fu_243       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   696   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   addr_cmp_reg_390   |    1   |
|   icmp_ln16_reg_360  |    1   |
|       k_reg_343      |    5   |
|    or_ln18_reg_395   |   64   |
|  orig_0_addr_reg_364 |   12   |
|  orig_1_addr_reg_379 |   12   |
|reuse_addr_reg_reg_329|   64   |
|   reuse_reg_reg_336  |   64   |
|  sol_0_addr_reg_369  |   12   |
|  sol_1_addr_reg_384  |   12   |
|  tmp_52_read_reg_350 |    9   |
|      tmp_reg_374     |    1   |
|zext_ln16_cast_reg_355|   10   |
+----------------------+--------+
|         Total        |   267  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_104 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_117 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_130 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   72   ||  3.376  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   696  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   267  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   267  |   732  |
+-----------+--------+--------+--------+
