// Seed: 1617629318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_2.id_15 = 0;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wand id_1;
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1
  );
  assign id_1 = 1 ? 1 : 1;
  wire id_4;
  ;
endmodule
module module_2 (
    output tri1 id_0,
    input uwire id_1,
    input wor id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5,
    output supply0 id_6,
    input tri1 id_7,
    input wire id_8,
    output logic id_9,
    output tri0 id_10,
    input uwire id_11,
    output tri id_12,
    input supply1 id_13,
    output supply1 id_14,
    input supply0 id_15,
    output uwire id_16,
    input wire id_17,
    output wire id_18
);
  wire id_20 = id_13;
  localparam id_21 = 1;
  always @(posedge id_7) id_9 = 1;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_20
  );
endmodule
