{
  "Top": "convolution2D",
  "RtlTop": "convolution2D",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -display_name=convolution2D",
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl",
      "config_export -version=0.0.0"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "25",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "convolution2D",
    "Version": "0.0",
    "DisplayName": "convolution2D",
    "Revision": "0",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/convolution2D.c"],
    "Vhdl": [
      "impl\/vhdl\/convolution2D_conv_io_s_axi.vhd",
      "impl\/vhdl\/convolution2D.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/convolution2D_conv_io_s_axi.v",
      "impl\/verilog\/convolution2D.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/convolution2D_v0_0\/data\/convolution2D.mdd",
      "impl\/misc\/drivers\/convolution2D_v0_0\/data\/convolution2D.tcl",
      "impl\/misc\/drivers\/convolution2D_v0_0\/src\/Makefile",
      "impl\/misc\/drivers\/convolution2D_v0_0\/src\/xconvolution2d.c",
      "impl\/misc\/drivers\/convolution2D_v0_0\/src\/xconvolution2d.h",
      "impl\/misc\/drivers\/convolution2D_v0_0\/src\/xconvolution2d_hw.h",
      "impl\/misc\/drivers\/convolution2D_v0_0\/src\/xconvolution2d_linux.c",
      "impl\/misc\/drivers\/convolution2D_v0_0\/src\/xconvolution2d_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "F:\/Workspace\/Design-Conv2D-using-HLS\/Convolution2D\/Convolution2D\/solution1\/.autopilot\/db\/convolution2D.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_conv_io",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_conv_io": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_conv_io",
      "param_prefix": "C_S_AXI_CONV_IO",
      "addr_bits": "9",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xe0",
          "name": "kernel_0_0",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of kernel_0_0",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel_0_0",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of kernel_0_0"
            }]
        },
        {
          "offset": "0xe8",
          "name": "kernel_0_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of kernel_0_1",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel_0_1",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of kernel_0_1"
            }]
        },
        {
          "offset": "0xf0",
          "name": "kernel_0_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of kernel_0_2",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel_0_2",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of kernel_0_2"
            }]
        },
        {
          "offset": "0xf8",
          "name": "kernel_1_0",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of kernel_1_0",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel_1_0",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of kernel_1_0"
            }]
        },
        {
          "offset": "0x100",
          "name": "kernel_1_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of kernel_1_1",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel_1_1",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of kernel_1_1"
            }]
        },
        {
          "offset": "0x108",
          "name": "kernel_1_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of kernel_1_2",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel_1_2",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of kernel_1_2"
            }]
        },
        {
          "offset": "0x110",
          "name": "kernel_2_0",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of kernel_2_0",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel_2_0",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of kernel_2_0"
            }]
        },
        {
          "offset": "0x118",
          "name": "kernel_2_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of kernel_2_1",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel_2_1",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of kernel_2_1"
            }]
        },
        {
          "offset": "0x120",
          "name": "kernel_2_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of kernel_2_2",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "kernel_2_2",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of kernel_2_2"
            }]
        }
      ],
      "memories": "input_0 {base_address 64 range 64} input_1 {base_address 128 range 64} input_2 {base_address 192 range 32} output_r {base_address 320 range 64}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "9"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "9"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "9",
        "AWADDR": "9",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_conv_io_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_conv_io_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_conv_io_AWADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_conv_io_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_conv_io_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_conv_io_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_conv_io_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_conv_io_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_conv_io_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_conv_io_ARADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_conv_io_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_conv_io_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_conv_io_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_conv_io_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_conv_io_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_conv_io_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_conv_io_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "input_0": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "Object": "conv_io"
    },
    "input_1": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "128",
      "statusOffset": "NA",
      "Object": "conv_io"
    },
    "input_2": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "192",
      "statusOffset": "NA",
      "Object": "conv_io"
    },
    "kernel_0_0": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "224",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "conv_io"
    },
    "kernel_0_1": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "232",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "conv_io"
    },
    "kernel_0_2": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "240",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "conv_io"
    },
    "kernel_1_0": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "248",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "conv_io"
    },
    "kernel_1_1": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "256",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "conv_io"
    },
    "kernel_1_2": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "264",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "conv_io"
    },
    "kernel_2_0": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "272",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "conv_io"
    },
    "kernel_2_1": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "280",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "conv_io"
    },
    "kernel_2_2": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "288",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "conv_io"
    },
    "output_r": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "out",
      "offset": "320",
      "statusOffset": "NA",
      "Object": "conv_io",
      "firstOutLatency": "10"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_conv_io",
      "dir": "in",
      "offset": "0"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "convolution2D"},
    "Metrics": {"convolution2D": {
        "Latency": {
          "LatencyBest": "25",
          "LatencyAvg": "25",
          "LatencyWorst": "25",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "3",
            "Latency": "23",
            "PipelineII": "6",
            "PipelineDepth": "12"
          }],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "54",
          "FF": "2273",
          "LUT": "2324"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "convolution2D",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2024-12-18 21:04:28 +0700",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
