
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadm/Desktop/Github/core-comblock-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.cache/ip 
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadm/Desktop/Github/core-comblock-master'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 425.543 ; gain = 14.746
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 983.180 ; gain = 234.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/synth/design_1.vhd:45]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/synth/design_1.vhd:433]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_5Y9LOC' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:983]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_one_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_one_0' (2#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (9#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1024]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1003]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_5Y9LOC' (10#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:983]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_1XMPFJB' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1329]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01e_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01e_0' (17#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/synth/bd_afc3_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_1XMPFJB' (18#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1329]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_94N5OD' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1630]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01arn_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01arn_0' (28#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01awn_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01awn_0' (29#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/synth/bd_afc3_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01bn_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01bn_0' (30#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/synth/bd_afc3_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01rn_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01rn_0' (31#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01wn_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01wn_0' (32#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/synth/bd_afc3_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_94N5OD' (33#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1630]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m01s2a_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m01s2a_0' (35#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00a2s_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00a2s_0' (37#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_USCCV8' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1926]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00mmu_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00mmu_0' (44#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00sic_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00sic_0' (47#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00tr_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00tr_0' (50#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (51#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1926]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_Y7M43I' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2580]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_0' (52#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_0' (53#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_0' (54#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_0' (55#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_0' (56#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_Y7M43I' (57#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2580]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_4N4PBE' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2876]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_arinsw_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_arinsw_0' (60#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_aroutsw_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_aroutsw_0' (61#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_aroutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awinsw_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awinsw_0' (62#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awoutsw_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awoutsw_0' (63#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_awoutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_binsw_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_binsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_binsw_0' (64#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_binsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_boutsw_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_boutsw_0' (65#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_boutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_1MZRIMQ' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1033]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_arni_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_arni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_arni_0' (71#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awni_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_awni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awni_0' (72#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_awni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_bni_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_bni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_bni_0' (74#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_rni_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_rni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_rni_0' (75#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_wni_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_wni_0' (76#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_1MZRIMQ' (77#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1033]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_rinsw_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_rinsw_0' (78#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_routsw_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_routsw_0' (79#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_routsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_winsw_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_winsw_0' (80#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_winsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_woutsw_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_woutsw_0' (81#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_4N4PBE' (82#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2876]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_4N4PBE' has 79 connections declared, but only 65 given [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:915]
WARNING: [Synth 8-3848] Net M00_AXI_araddr in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:115]
WARNING: [Synth 8-3848] Net M00_AXI_arburst in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:116]
WARNING: [Synth 8-3848] Net M00_AXI_arcache in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:117]
WARNING: [Synth 8-3848] Net M00_AXI_arid in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:118]
WARNING: [Synth 8-3848] Net M00_AXI_arlen in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:119]
WARNING: [Synth 8-3848] Net M00_AXI_arlock in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:120]
WARNING: [Synth 8-3848] Net M00_AXI_arprot in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:121]
WARNING: [Synth 8-3848] Net M00_AXI_arqos in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:122]
WARNING: [Synth 8-3848] Net M00_AXI_arregion in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:124]
WARNING: [Synth 8-3848] Net M00_AXI_arsize in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:125]
WARNING: [Synth 8-3848] Net M00_AXI_aruser in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:126]
WARNING: [Synth 8-3848] Net M00_AXI_arvalid in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:127]
WARNING: [Synth 8-3848] Net M00_AXI_awaddr in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:128]
WARNING: [Synth 8-3848] Net M00_AXI_awburst in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:129]
WARNING: [Synth 8-3848] Net M00_AXI_awcache in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:130]
WARNING: [Synth 8-3848] Net M00_AXI_awid in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:131]
WARNING: [Synth 8-3848] Net M00_AXI_awlen in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:132]
WARNING: [Synth 8-3848] Net M00_AXI_awlock in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:133]
WARNING: [Synth 8-3848] Net M00_AXI_awprot in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:134]
WARNING: [Synth 8-3848] Net M00_AXI_awqos in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:135]
WARNING: [Synth 8-3848] Net M00_AXI_awregion in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:137]
WARNING: [Synth 8-3848] Net M00_AXI_awsize in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:138]
WARNING: [Synth 8-3848] Net M00_AXI_awuser in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:139]
WARNING: [Synth 8-3848] Net M00_AXI_awvalid in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:140]
WARNING: [Synth 8-3848] Net M00_AXI_bready in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:142]
WARNING: [Synth 8-3848] Net M00_AXI_rready in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:149]
WARNING: [Synth 8-3848] Net M00_AXI_wdata in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:153]
WARNING: [Synth 8-3848] Net M00_AXI_wid in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:154]
WARNING: [Synth 8-3848] Net M00_AXI_wlast in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:155]
WARNING: [Synth 8-3848] Net M00_AXI_wstrb in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:157]
WARNING: [Synth 8-3848] Net M00_AXI_wuser in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:158]
WARNING: [Synth 8-3848] Net M00_AXI_wvalid in module/entity bd_afc3 does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:159]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3' (83#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (84#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-3491] module 'design_1_comblock_0_1' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_comblock_0_1/synth/design_1_comblock_0_1.vhd:56' bound to instance 'comblock_0' of component 'design_1_comblock_0_1' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/synth/design_1.vhd:540]
INFO: [Synth 8-638] synthesizing module 'design_1_comblock_0_1' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_comblock_0_1/synth/design_1_comblock_0_1.vhd:86]
	Parameter REGS_IN_ENA bound to: 1 - type: bool 
	Parameter REGS_IN_DWIDTH bound to: 32 - type: integer 
	Parameter REGS_IN_DEPTH bound to: 3 - type: integer 
	Parameter REGS_OUT_ENA bound to: 1 - type: bool 
	Parameter REGS_OUT_DWIDTH bound to: 32 - type: integer 
	Parameter REGS_OUT_DEPTH bound to: 1 - type: integer 
	Parameter DRAM_IO_ENA bound to: 0 - type: bool 
	Parameter DRAM_IO_DWIDTH bound to: 16 - type: integer 
	Parameter DRAM_IO_AWIDTH bound to: 16 - type: integer 
	Parameter DRAM_IO_DEPTH bound to: 0 - type: integer 
	Parameter FIFO_IN_ENA bound to: 0 - type: bool 
	Parameter FIFO_IN_DWIDTH bound to: 16 - type: integer 
	Parameter FIFO_IN_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_IN_AFOFFSET bound to: 1 - type: integer 
	Parameter FIFO_IN_AEOFFSET bound to: 1 - type: integer 
	Parameter FIFO_OUT_ENA bound to: 0 - type: bool 
	Parameter FIFO_OUT_DWIDTH bound to: 16 - type: integer 
	Parameter FIFO_OUT_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_OUT_AFOFFSET bound to: 1 - type: integer 
	Parameter FIFO_OUT_AEOFFSET bound to: 1 - type: integer 
	Parameter C_AXIF_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_comblock' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl:17' bound to instance 'U0' of component 'axi_comblock' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_comblock_0_1/synth/design_1_comblock_0_1.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_comblock' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl:186]
	Parameter REGS_IN_ENA bound to: 1 - type: bool 
	Parameter REGS_IN_DWIDTH bound to: 32 - type: integer 
	Parameter REGS_IN_DEPTH bound to: 3 - type: integer 
	Parameter REGS_OUT_ENA bound to: 1 - type: bool 
	Parameter REGS_OUT_DWIDTH bound to: 32 - type: integer 
	Parameter REGS_OUT_DEPTH bound to: 1 - type: integer 
	Parameter DRAM_IO_ENA bound to: 0 - type: bool 
	Parameter DRAM_IO_DWIDTH bound to: 16 - type: integer 
	Parameter DRAM_IO_AWIDTH bound to: 16 - type: integer 
	Parameter DRAM_IO_DEPTH bound to: 0 - type: integer 
	Parameter FIFO_IN_ENA bound to: 0 - type: bool 
	Parameter FIFO_IN_DWIDTH bound to: 16 - type: integer 
	Parameter FIFO_IN_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_IN_AFOFFSET bound to: 1 - type: integer 
	Parameter FIFO_IN_AEOFFSET bound to: 1 - type: integer 
	Parameter FIFO_OUT_ENA bound to: 0 - type: bool 
	Parameter FIFO_OUT_DWIDTH bound to: 16 - type: integer 
	Parameter FIFO_OUT_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_OUT_AFOFFSET bound to: 1 - type: integer 
	Parameter FIFO_OUT_AEOFFSET bound to: 1 - type: integer 
	Parameter C_AXIF_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIF_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AXIL' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/axil.vhdl:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXIL' (85#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/axil.vhdl:91]
INFO: [Synth 8-638] synthesizing module 'AXIF' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/axif.vhdl:173]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXIF' (86#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/axif.vhdl:173]
INFO: [Synth 8-638] synthesizing module 'ComBlock' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:125]
	Parameter REGS_IN_ENA bound to: 1 - type: bool 
	Parameter REGS_IN_DWIDTH bound to: 32 - type: integer 
	Parameter REGS_IN_DEPTH bound to: 3 - type: integer 
	Parameter REGS_OUT_ENA bound to: 1 - type: bool 
	Parameter REGS_OUT_DWIDTH bound to: 32 - type: integer 
	Parameter REGS_OUT_DEPTH bound to: 1 - type: integer 
	Parameter DRAM_IO_ENA bound to: 0 - type: bool 
	Parameter DRAM_IO_DWIDTH bound to: 16 - type: integer 
	Parameter DRAM_IO_AWIDTH bound to: 16 - type: integer 
	Parameter DRAM_IO_DEPTH bound to: 0 - type: integer 
	Parameter FIFO_IN_ENA bound to: 0 - type: bool 
	Parameter FIFO_IN_DWIDTH bound to: 16 - type: integer 
	Parameter FIFO_IN_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_IN_AFOFFSET bound to: 1 - type: integer 
	Parameter FIFO_IN_AEOFFSET bound to: 1 - type: integer 
	Parameter FIFO_OUT_ENA bound to: 0 - type: bool 
	Parameter FIFO_OUT_DWIDTH bound to: 16 - type: integer 
	Parameter FIFO_OUT_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_OUT_AFOFFSET bound to: 1 - type: integer 
	Parameter FIFO_OUT_AEOFFSET bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element fifo_out_clear_reg was removed.  [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:360]
WARNING: [Synth 8-6014] Unused sequential element fifo_in_clear_reg was removed.  [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:361]
WARNING: [Synth 8-6014] Unused sequential element fifo_in_under_r_reg was removed.  [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:379]
WARNING: [Synth 8-6014] Unused sequential element fifo_out_over_r_reg was removed.  [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:382]
WARNING: [Synth 8-3848] Net ram_data_o in module/entity ComBlock does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:87]
WARNING: [Synth 8-3848] Net fifo_in_full_o in module/entity ComBlock does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:93]
WARNING: [Synth 8-3848] Net fifo_in_afull_o in module/entity ComBlock does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:94]
WARNING: [Synth 8-3848] Net fifo_in_overflow_o in module/entity ComBlock does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:95]
WARNING: [Synth 8-3848] Net fifo_out_data_o in module/entity ComBlock does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:100]
WARNING: [Synth 8-3848] Net fifo_out_valid_o in module/entity ComBlock does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:101]
WARNING: [Synth 8-3848] Net fifo_out_empty_o in module/entity ComBlock does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:102]
WARNING: [Synth 8-3848] Net fifo_out_aempty_o in module/entity ComBlock does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:103]
WARNING: [Synth 8-3848] Net fifo_out_underflow_o in module/entity ComBlock does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:104]
WARNING: [Synth 8-3848] Net mem_data_o in module/entity ComBlock does not have driver. [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:121]
INFO: [Synth 8-256] done synthesizing module 'ComBlock' (87#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/comblock.vhdl:125]
INFO: [Synth 8-256] done synthesizing module 'axi_comblock' (88#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/axi_comblock.vhdl:186]
INFO: [Synth 8-256] done synthesizing module 'design_1_comblock_0_1' (89#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_comblock_0_1/synth/design_1_comblock_0_1.vhd:86]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_1' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v:60' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_1' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/synth/design_1.vhd:601]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_1' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (90#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (91#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (92#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61924]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (93#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v:329]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_1' (94#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v:60]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_100M_0' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:59' bound to instance 'rst_ps7_0_100M' of component 'design_1_rst_ps7_0_100M_0' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/synth/design_1.vhd:672]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:77949' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (94#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (94#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (95#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_top_nqueens_0_1' declared at 'c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_top_nqueens_0_1/synth/design_1_top_nqueens_0_1.vhd:56' bound to instance 'top_nqueens_0' of component 'design_1_top_nqueens_0_1' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/synth/design_1.vhd:685]
INFO: [Synth 8-638] synthesizing module 'design_1_top_nqueens_0_1' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_top_nqueens_0_1/synth/design_1_top_nqueens_0_1.vhd:67]
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
	Parameter P bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'top_nqueens' declared at 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/top_nqueens.vhd:5' bound to instance 'U0' of component 'top_nqueens' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_top_nqueens_0_1/synth/design_1_top_nqueens_0_1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'top_nqueens' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/top_nqueens.vhd:18]
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
	Parameter P bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fsm' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
	Parameter K bound to: 9 - type: integer 
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_counter' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/up_counter.vhd:17]
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/up_counter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'up_counter' (96#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/up_counter.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ctrl_logic_fsm' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
	Parameter K bound to: 9 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'u_k' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a_j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic_fsm' (97#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
INFO: [Synth 8-638] synthesizing module 'fsm__parameterized0' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
	Parameter K bound to: 8 - type: integer 
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_logic_fsm__parameterized0' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
	Parameter K bound to: 8 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'u_k' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a_j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic_fsm__parameterized0' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm__parameterized0' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
INFO: [Synth 8-638] synthesizing module 'fsm__parameterized1' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
	Parameter K bound to: 7 - type: integer 
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_logic_fsm__parameterized1' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
	Parameter K bound to: 7 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'u_k' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a_j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic_fsm__parameterized1' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm__parameterized1' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
INFO: [Synth 8-638] synthesizing module 'fsm__parameterized2' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
	Parameter K bound to: 6 - type: integer 
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_logic_fsm__parameterized2' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
	Parameter K bound to: 6 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'u_k' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a_j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic_fsm__parameterized2' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm__parameterized2' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
INFO: [Synth 8-638] synthesizing module 'fsm__parameterized3' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
	Parameter K bound to: 5 - type: integer 
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_logic_fsm__parameterized3' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
	Parameter K bound to: 5 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'u_k' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a_j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic_fsm__parameterized3' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm__parameterized3' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
INFO: [Synth 8-638] synthesizing module 'fsm__parameterized4' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
	Parameter K bound to: 4 - type: integer 
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_logic_fsm__parameterized4' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
	Parameter K bound to: 4 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'u_k' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a_j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic_fsm__parameterized4' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm__parameterized4' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
INFO: [Synth 8-638] synthesizing module 'fsm__parameterized5' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
	Parameter K bound to: 3 - type: integer 
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_logic_fsm__parameterized5' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
	Parameter K bound to: 3 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'u_k' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a_j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic_fsm__parameterized5' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm__parameterized5' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
INFO: [Synth 8-638] synthesizing module 'fsm__parameterized6' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
	Parameter K bound to: 2 - type: integer 
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_logic_fsm__parameterized6' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
	Parameter K bound to: 2 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'u_k' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a_j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic_fsm__parameterized6' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'fsm__parameterized6' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
INFO: [Synth 8-638] synthesizing module 'fsm__parameterized7' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
	Parameter K bound to: 1 - type: integer 
	Parameter M bound to: 10 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_logic_fsm__parameterized7' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
	Parameter K bound to: 1 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'u_k' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'a_j' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ctrl_logic_fsm__parameterized7' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:20]
WARNING: [Synth 8-614] signal 'complete_tick' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'done' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'valid' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'asin_array' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'u_i' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
WARNING: [Synth 8-614] signal 'nexts_in' is read in the process but is not in the sensitivity list [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:87]
INFO: [Common 17-14] Message 'Synth 8-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'fsm__parameterized7' (98#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'top_nqueens' (99#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/top_nqueens.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_nqueens_0_1' (100#1) [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_top_nqueens_0_1/synth/design_1_top_nqueens_0_1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'design_1' (101#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/synth/design_1.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (102#1) [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:41]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[15]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[14]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[13]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[12]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[11]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[10]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[9]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[8]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[7]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[6]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[5]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[4]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[3]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[2]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[1]
WARNING: [Synth 8-3331] design ComBlock has unconnected port ram_data_o[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.102 ; gain = 421.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1170.102 ; gain = 421.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1170.102 ; gain = 421.742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1170.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/constrs_1/new/nqueens_final.xdc]
Finished Parsing XDC File [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/constrs_1/new/nqueens_final.xdc]
Parsing XDC File [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1481.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1481.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.runs/synth_1/dont_touch.xdc, line 192).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/comblock_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_nqueens_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_8_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_9_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_9_axilite_conv'
INFO: [Synth 8-4471] merging register 'axi_ruser_reg[0:0]' into 'axi_buser_reg[0:0]' [c:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/bd/design_1/ipshared/2cb9/hdl/axif.vhdl:232]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ctrl_logic_fsm__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_8_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_9_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_9_axilite_conv'
WARNING: [Synth 8-327] inferring latch for variable 'valid_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'done_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'a_j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[3]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[4]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[5]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[6]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[7]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[8]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[9]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'valid_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'done_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'a_j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[3]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[4]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[5]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[6]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[7]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[8]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'valid_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'done_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'a_j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm__parameterized1'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[3]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[4]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[5]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[6]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[7]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'valid_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'done_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'a_j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm__parameterized2'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[3]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[4]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[5]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[6]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'valid_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'done_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'a_j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm__parameterized3'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[3]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[4]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[5]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'valid_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:34]
WARNING: [Synth 8-327] inferring latch for variable 'done_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'a_j_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm__parameterized4'
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[0]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[1]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[2]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[3]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'asout_array_reg[4]' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'acks_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:45]
WARNING: [Synth 8-327] inferring latch for variable 'nexts_out_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'reset_control_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:42]
WARNING: [Synth 8-327] inferring latch for variable 'ce_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/fsm.vhd:39]
WARNING: [Synth 8-327] inferring latch for variable 'valid_aux_reg' [C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.srcs/sources_1/new/ctrl_logic_fsm.vhd:34]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
            st1_aument_j |                            00010 |                              001
             st3_compare |                            00100 |                              011
               st4_count |                            01000 |                              100
                st2_done |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ctrl_logic_fsm__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                            00001 |                              000
       st1_new_candidate |                            00010 |                              001
          st2_validation |                            00100 |                              010
           st3_writefifo |                            01000 |                              011
                st4_done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fsm__parameterized7'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 40    
	   3 Input      5 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 6     
	   2 Input      1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
+---Registers : 
	             2178 Bit    Registers := 2     
	              512 Bit    Registers := 1     
	              160 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 21    
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 183   
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 2     
	   2 Input    141 Bit        Muxes := 6     
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     53 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 9     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 47    
	   6 Input      5 Bit        Muxes := 16    
	   5 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 11    
	   7 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 48    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 183   
	   6 Input      1 Bit        Muxes := 37    
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 93    
	   4 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_exit_v1_0_9_exit 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module sc_exit_v1_0_9_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_mi_handler__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_ingress__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_ingress__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axi_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_8_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module sc_mmu_v1_0_8_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module sc_util_v1_0_4_axi_reg_stall__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module sc_mmu_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 4     
Module sc_si_converter_v1_0_9_axilite_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	   5 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 17    
Module sc_si_converter_v1_0_9_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
Module sc_transaction_regulator_v1_0_8_singleorder 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_mi_handler__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_mi_handler__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_mi_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_mi_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_mi_handler__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    141 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module sc_util_v1_0_4_pipeline__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_fi_regulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_reg_slice3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_reg_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_node_v1_0_10_mi_handler__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_mi_handler__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_arb_alg_rr 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_si_handler__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_node_v1_0_10_mi_handler__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_si_handler__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_node_v1_0_10_ingress__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_node_v1_0_10_reg_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sc_node_v1_0_10_ingress__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module sc_node_v1_0_10_top__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_mux__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 1     
Module sc_util_v1_0_4_mux__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
Module AXIL 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module AXIF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 2     
Module ComBlock 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module axi_comblock 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module up_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ctrl_logic_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module ctrl_logic_fsm__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module fsm__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module ctrl_logic_fsm__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module fsm__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module ctrl_logic_fsm__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module fsm__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module ctrl_logic_fsm__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module fsm__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module ctrl_logic_fsm__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module fsm__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module ctrl_logic_fsm__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module fsm__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module ctrl_logic_fsm__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module fsm__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module ctrl_logic_fsm__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module fsm__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module top_nqueens 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_ar_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_ar_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_ar_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_ar_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_w_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_w_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_w_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_w_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_aw_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_aw_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_aw_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_aw_node/inst /p_0_out_inferred__0/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_r_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_r_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_r_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_r_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_ar_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_b_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_b_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_b_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_b_node/inst /p_0_out_inferred__2/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_w_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_aw_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_r_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_r_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_r_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][size][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][size][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][size][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][len][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][exclusive][id][0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][last_offset][0]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][last_offset][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_aruser_reg[cascade][user][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_si_converter/inst /\gen_axilite_conv.axilite_conv_inst/m_axi_arid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_b_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_b_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_b_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.aresetn_d_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_r_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[2]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_b_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[2]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[2]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[3]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[4]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[8]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[9]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[10]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[11]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[12]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[13]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[14]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[15]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[16]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[17]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[18]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[19]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[20]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[21]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[22]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[23]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[24]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[25]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[26]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[27]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[28]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[29]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[30]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.r_state_reg[31] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[2]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[3]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[4]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[8]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[9]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[10]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[11]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[12]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[13]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[14]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[15]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[16]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[17]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[18]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[19]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[20]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[21]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[22]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[23]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[24]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[25]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[26]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[27]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[28]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[29]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[30]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[1]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[3]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[129]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[133]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[134]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[135]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[136]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[137]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[138]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[139]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[1]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[3]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[4]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[5]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[6]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[7]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[8]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[9]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[10]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[11]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[76]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[141]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[77]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[77]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[89]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[78]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[79]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[80]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[81]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[82]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[83]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[84]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[85]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[86]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[87]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[88]' (FDE) to 'design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[89]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[140] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[96] )
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3332] Sequential element (inst/clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module design_1_axi_smc_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/comblock_0/\U0/AXIL_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/comblock_0/\U0/AXIL_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/top_nqueens_0/\U0/next_in_9_reg )
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[0][4]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[0][3]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[0][2]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[0][1]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[0][0]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[1][4]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[1][3]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[1][2]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[1][1]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[1][0]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[2][4]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[2][3]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[2][2]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[2][1]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[2][0]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[3][4]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[3][3]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[3][2]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[3][1]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[3][0]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[4][4]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[4][3]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[4][2]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[4][1]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[4][0]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[5][4]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[5][3]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[5][2]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[5][1]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[5][0]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[6][4]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[6][3]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[6][2]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[6][1]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[6][0]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[7][4]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[7][3]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[7][2]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[7][1]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[7][0]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[8][4]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[8][3]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[8][2]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[8][1]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[8][0]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[9][4]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[9][3]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[9][2]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[9][1]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/fsm_9/asout_array_reg[9][0]) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3332] Sequential element (U0/next_in_9_reg) is unused and will be removed from module design_1_top_nqueens_0_1.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /aw_reg_stall/\m_vector_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /ar_reg_stall/\m_vector_i_reg[1130] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/switchboards/i_nodes/i_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[143] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BIBUF  |   130|
|2     |BUFG   |     5|
|3     |CARRY4 |    34|
|4     |LUT1   |   190|
|5     |LUT2   |   227|
|6     |LUT3   |   252|
|7     |LUT4   |   244|
|8     |LUT5   |   292|
|9     |LUT6   |   454|
|10    |PS7    |     1|
|11    |SRL16  |     2|
|12    |SRL16E |     1|
|13    |FDCE   |    45|
|14    |FDR    |    12|
|15    |FDRE   |   659|
|16    |FDSE   |    48|
|17    |LD     |   409|
|18    |LDC    |    19|
|19    |LDP    |     1|
|20    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                                                    |Module                                          |Cells |
+------+--------------------------------------------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                                                         |                                                |  3057|
|2     |  design_1_i                                                                                |design_1                                        |  3025|
|3     |    axi_smc                                                                                 |design_1_axi_smc_0                              |  1169|
|4     |      inst                                                                                  |bd_afc3                                         |  1169|
|5     |        clk_map                                                                             |clk_map_imp_5Y9LOC                              |    41|
|6     |          psr_aclk                                                                          |bd_afc3_psr_aclk_0                              |    41|
|7     |            U0                                                                              |proc_sys_reset                                  |    41|
|8     |              EXT_LPF                                                                       |lpf                                             |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |cdc_sync_27                                     |     5|
|10    |              SEQ                                                                           |sequence_psr_25                                 |    31|
|11    |                SEQ_COUNTER                                                                 |upcnt_n_26                                      |    13|
|12    |        m01_exit_pipeline                                                                   |m01_exit_pipeline_imp_1XMPFJB                   |    19|
|13    |          m01_exit                                                                          |bd_afc3_m01e_0                                  |    19|
|14    |            inst                                                                            |sc_exit_v1_0_9_top                              |    19|
|15    |              exit_inst                                                                     |sc_exit_v1_0_9_exit                             |    14|
|16    |        m01_nodes                                                                           |m01_nodes_imp_94N5OD                            |    36|
|17    |          m01_ar_node                                                                       |bd_afc3_m01arn_0                                |     6|
|18    |            inst                                                                            |sc_node_v1_0_10_top                             |     6|
|19    |              inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler                      |     2|
|20    |          m01_aw_node                                                                       |bd_afc3_m01awn_0                                |     6|
|21    |            inst                                                                            |sc_node_v1_0_10_top__parameterized0             |     6|
|22    |              inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized0      |     2|
|23    |          m01_b_node                                                                        |bd_afc3_m01bn_0                                 |     9|
|24    |            inst                                                                            |sc_node_v1_0_10_top__parameterized1             |     9|
|25    |              inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized1      |     5|
|26    |          m01_r_node                                                                        |bd_afc3_m01rn_0                                 |     9|
|27    |            inst                                                                            |sc_node_v1_0_10_top__parameterized2             |     9|
|28    |              inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized2      |     5|
|29    |          m01_w_node                                                                        |bd_afc3_m01wn_0                                 |     6|
|30    |            inst                                                                            |sc_node_v1_0_10_top__parameterized3             |     6|
|31    |              inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized3      |     2|
|32    |        s00_entry_pipeline                                                                  |s00_entry_pipeline_imp_USCCV8                   |   783|
|33    |          s00_mmu                                                                           |bd_afc3_s00mmu_0                                |   403|
|34    |            inst                                                                            |sc_mmu_v1_0_8_top                               |   403|
|35    |              ar_reg_stall                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized0    |    95|
|36    |              aw_reg_stall                                                                  |sc_util_v1_0_4_axi_reg_stall__parameterized0_24 |    75|
|37    |              \gen_endpoint.decerr_slave_inst                                               |sc_mmu_v1_0_8_decerr_slave                      |   105|
|38    |              \gen_wroute_fifo.wroute_fifo                                                  |sc_util_v1_0_4_axic_reg_srl_fifo                |    25|
|39    |                \gen_srls[2].srl_nx1                                                        |sc_util_v1_0_4_srl_rtl                          |     2|
|40    |              \gen_wroute_fifo.wroute_split                                                 |sc_util_v1_0_4_axi_splitter                     |    11|
|41    |          s00_si_converter                                                                  |bd_afc3_s00sic_0                                |   338|
|42    |            inst                                                                            |sc_si_converter_v1_0_9_top                      |   338|
|43    |              \gen_axilite_conv.axilite_conv_inst                                           |sc_si_converter_v1_0_9_axilite_conv             |   336|
|44    |          s00_transaction_regulator                                                         |bd_afc3_s00tr_0                                 |    42|
|45    |            inst                                                                            |sc_transaction_regulator_v1_0_8_top             |    42|
|46    |              \gen_endpoint.gen_r_singleorder.r_singleorder                                 |sc_transaction_regulator_v1_0_8_singleorder     |    19|
|47    |              \gen_endpoint.gen_w_singleorder.w_singleorder                                 |sc_transaction_regulator_v1_0_8_singleorder_23  |    21|
|48    |        s00_nodes                                                                           |s00_nodes_imp_Y7M43I                            |    30|
|49    |          s00_ar_node                                                                       |bd_afc3_sarn_0                                  |     6|
|50    |            inst                                                                            |sc_node_v1_0_10_top__parameterized4             |     6|
|51    |              inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized4      |     2|
|52    |          s00_aw_node                                                                       |bd_afc3_sawn_0                                  |     6|
|53    |            inst                                                                            |sc_node_v1_0_10_top__parameterized5             |     6|
|54    |              inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized5      |     2|
|55    |          s00_b_node                                                                        |bd_afc3_sbn_0                                   |     6|
|56    |            inst                                                                            |sc_node_v1_0_10_top__parameterized6             |     6|
|57    |              inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized6      |     2|
|58    |          s00_r_node                                                                        |bd_afc3_srn_0                                   |     6|
|59    |            inst                                                                            |sc_node_v1_0_10_top__parameterized7             |     6|
|60    |              inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized7      |     2|
|61    |          s00_w_node                                                                        |bd_afc3_swn_0                                   |     6|
|62    |            inst                                                                            |sc_node_v1_0_10_top__parameterized8             |     6|
|63    |              inst_mi_handler                                                               |sc_node_v1_0_10_mi_handler__parameterized8      |     2|
|64    |        switchboards                                                                        |switchboards_imp_4N4PBE                         |   260|
|65    |          b_la_out_swbd                                                                     |bd_afc3_boutsw_0                                |     2|
|66    |            inst                                                                            |sc_switchboard_v1_0_6_top__parameterized2       |     2|
|67    |              \gen_mi[0].inst_mux_payld                                                     |sc_util_v1_0_4_mux__parameterized1              |     2|
|68    |          i_nodes                                                                           |i_nodes_imp_1MZRIMQ                             |   224|
|69    |            i_ar_node                                                                       |bd_afc3_arni_0                                  |    35|
|70    |              inst                                                                          |sc_node_v1_0_10_top__parameterized9             |    35|
|71    |                inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized9      |    28|
|72    |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_19                 |     4|
|73    |                  \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo_20                         |    22|
|74    |                    \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo_21                     |    22|
|75    |                      \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_22       |     7|
|76    |                inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized4      |     3|
|77    |                  inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized7_18      |     3|
|78    |            i_aw_node                                                                       |bd_afc3_awni_0                                  |    33|
|79    |              inst                                                                          |sc_node_v1_0_10_top__parameterized10            |    33|
|80    |                inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized10     |    26|
|81    |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_16                 |     4|
|82    |                  \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo                            |    20|
|83    |                    \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo                        |    20|
|84    |                      \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_17       |     6|
|85    |                inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized5      |     3|
|86    |                  inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized7_15      |     3|
|87    |            i_b_node                                                                        |bd_afc3_bni_0                                   |    33|
|88    |              inst                                                                          |sc_node_v1_0_10_top__parameterized11            |    33|
|89    |                inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized11     |    18|
|90    |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_13                 |     3|
|91    |                  \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized0            |    13|
|92    |                    \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized0        |    13|
|93    |                      \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_14       |     6|
|94    |                inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized6      |    11|
|95    |                  \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_10_arb_alg_rr_11                   |     4|
|96    |                  \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1_12       |     6|
|97    |            i_r_node                                                                        |bd_afc3_rni_0                                   |    63|
|98    |              inst                                                                          |sc_node_v1_0_10_top__parameterized12            |    63|
|99    |                inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized12     |    48|
|100   |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator_9                  |     3|
|101   |                  \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized1            |    43|
|102   |                    \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized1        |    43|
|103   |                      \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0_10       |     6|
|104   |                inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized7      |    11|
|105   |                  \gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                   |sc_node_v1_0_10_arb_alg_rr                      |     4|
|106   |                  \gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter  |sc_util_v1_0_4_counter__parameterized1          |     6|
|107   |            i_w_node                                                                        |bd_afc3_wni_0                                   |    60|
|108   |              inst                                                                          |sc_node_v1_0_10_top__parameterized13            |    60|
|109   |                inst_mi_handler                                                             |sc_node_v1_0_10_mi_handler__parameterized13     |    53|
|110   |                  \gen_normal_area.gen_fi_regulator.inst_fi_regulator                       |sc_node_v1_0_10_fi_regulator                    |     4|
|111   |                  \gen_normal_area.inst_fifo_node_payld                                     |sc_node_v1_0_10_fifo__parameterized2            |    47|
|112   |                    \gen_reg_fifo.inst_reg_fifo                                             |sc_node_v1_0_10_reg_fifo__parameterized2        |    47|
|113   |                      \gen_single_rank.inst_cntr                                            |sc_util_v1_0_4_counter__parameterized0          |     7|
|114   |                inst_si_handler                                                             |sc_node_v1_0_10_si_handler__parameterized8      |     3|
|115   |                  inst_arb_stall_late                                                       |sc_util_v1_0_4_pipeline__parameterized7         |     3|
|116   |          r_la_out_swbd                                                                     |bd_afc3_routsw_0                                |    34|
|117   |            inst                                                                            |sc_switchboard_v1_0_6_top__parameterized4       |    34|
|118   |              \gen_mi[0].inst_mux_payld                                                     |sc_util_v1_0_4_mux__parameterized3              |    34|
|119   |    comblock_0                                                                              |design_1_comblock_0_1                           |   160|
|120   |      U0                                                                                    |axi_comblock                                    |   160|
|121   |        AXIL_inst                                                                           |AXIL                                            |   128|
|122   |        comblock_i                                                                          |ComBlock                                        |    32|
|123   |    processing_system7_0                                                                    |design_1_processing_system7_0_1                 |   244|
|124   |      inst                                                                                  |processing_system7_v5_5_processing_system7      |   244|
|125   |    rst_ps7_0_100M                                                                          |design_1_rst_ps7_0_100M_0                       |    66|
|126   |      U0                                                                                    |proc_sys_reset__parameterized1                  |    66|
|127   |        EXT_LPF                                                                             |lpf__parameterized0                             |    23|
|128   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                        |cdc_sync                                        |     6|
|129   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                        |cdc_sync_8                                      |     6|
|130   |        SEQ                                                                                 |sequence_psr                                    |    38|
|131   |          SEQ_COUNTER                                                                       |upcnt_n                                         |    13|
|132   |    top_nqueens_0                                                                           |design_1_top_nqueens_0_1                        |  1386|
|133   |      U0                                                                                    |top_nqueens                                     |  1382|
|134   |        fsm_1                                                                               |fsm__parameterized7                             |   131|
|135   |          dut                                                                               |up_counter_7                                    |    21|
|136   |          logic                                                                             |ctrl_logic_fsm__parameterized7                  |    82|
|137   |        fsm_2                                                                               |fsm__parameterized6                             |   129|
|138   |          dut                                                                               |up_counter_6                                    |    24|
|139   |          logic                                                                             |ctrl_logic_fsm__parameterized6                  |    76|
|140   |        fsm_3                                                                               |fsm__parameterized5                             |   132|
|141   |          dut                                                                               |up_counter_5                                    |    18|
|142   |          logic                                                                             |ctrl_logic_fsm__parameterized5                  |    80|
|143   |        fsm_4                                                                               |fsm__parameterized4                             |   159|
|144   |          dut                                                                               |up_counter_4                                    |    22|
|145   |          logic                                                                             |ctrl_logic_fsm__parameterized4                  |    98|
|146   |        fsm_5                                                                               |fsm__parameterized3                             |   158|
|147   |          dut                                                                               |up_counter_3                                    |    19|
|148   |          logic                                                                             |ctrl_logic_fsm__parameterized3                  |    95|
|149   |        fsm_6                                                                               |fsm__parameterized2                             |   166|
|150   |          dut                                                                               |up_counter_2                                    |    20|
|151   |          logic                                                                             |ctrl_logic_fsm__parameterized2                  |    97|
|152   |        fsm_7                                                                               |fsm__parameterized1                             |   180|
|153   |          dut                                                                               |up_counter_1                                    |    20|
|154   |          logic                                                                             |ctrl_logic_fsm__parameterized1                  |   106|
|155   |        fsm_8                                                                               |fsm__parameterized0                             |   180|
|156   |          dut                                                                               |up_counter_0                                    |    20|
|157   |          logic                                                                             |ctrl_logic_fsm__parameterized0                  |   101|
|158   |        fsm_9                                                                               |fsm                                             |   114|
|159   |          dut                                                                               |up_counter                                      |    19|
|160   |          logic                                                                             |ctrl_logic_fsm                                  |    69|
+------+--------------------------------------------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1481.500 ; gain = 733.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15527 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:00 . Memory (MB): peak = 1481.500 ; gain = 421.742
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1481.500 ; gain = 733.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1481.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1481.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 443 instances were transformed.
  FDR => FDRE: 12 instances
  LD => LDCE: 409 instances
  LDC => LDCE: 19 instances
  LDP => LDPE: 1 instance 
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
483 Infos, 357 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1481.500 ; gain = 1055.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1481.500 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadm/Desktop/Github/FPGA/nqueens/nqueens_final/nqueens_final.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  9 17:50:01 2021...
