m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/simulation/modelsim
vALU
Z1 !s110 1676193719
!i10b 1
!s100 :0<YlTFXX11ec[cPUOX?Y1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IOC[2bO[6[S:zFLQ5cR^W81
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1676055052
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v
!i122 2
L0 3 31
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1676193719.000000
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU.v|
!i113 1
Z7 o-vlog01compat -work work
Z8 !s92 -vlog01compat -work work {+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra}
Z9 tCvgOpt 0
n@a@l@u
vALU_Control_Unit
R1
!i10b 1
!s100 M_[]VE:dcLLUPL0JQKi`Y1
R2
IW]<D[F<Z[44kJNek7_M5I1
R3
R0
w1676116886
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU_Control_Unit.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU_Control_Unit.v
!i122 1
L0 3 45
R5
r1
!s85 0
31
R6
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU_Control_Unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/ALU_Control_Unit.v|
!i113 1
R7
R8
R9
n@a@l@u_@control_@unit
vClk_Div
Z10 !s110 1676193720
!i10b 1
!s100 1FWPg6gM>Nai2II8F=5Rf2
R2
I=?FkhN`z3GTFajj_7^M=12
R3
R0
w1676181558
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Clk_Div.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Clk_Div.v
!i122 11
L0 1 21
R5
r1
!s85 0
31
Z11 !s108 1676193720.000000
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Clk_Div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Clk_Div.v|
!i113 1
R7
R8
R9
n@clk_@div
vControl_Unit
R1
!i10b 1
!s100 CkD4P9lH=fMSELiAo^l>70
R2
InVWF``d9RI=l@nfLa]G_`3
R3
R0
R4
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v
!i122 3
L0 22 66
R5
r1
!s85 0
31
R6
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Control_Unit.v|
!i113 1
R7
R8
R9
n@control_@unit
vCPU
R1
!i10b 1
!s100 VmM^izLQdnz7@eLM=>Nh?1
R2
Ii5MPGT2jWKS`[@g^JGFG63
R3
R0
w1676166185
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v
!i122 4
L0 23 145
R5
r1
!s85 0
31
R6
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU.v|
!i113 1
R7
R8
R9
n@c@p@u
vCPU_Demo
R10
!i10b 1
!s100 @;RzRJ>L?R50T]iUeF@bd1
R2
IQE;]f1?j5z`J[mhhD1QhW3
R3
R0
w1676133791
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Demo.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Demo.v
!i122 12
L0 1 53
R5
r1
!s85 0
31
R11
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Demo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Demo.v|
!i113 1
R7
R8
R9
n@c@p@u_@demo
vCPU_Tb
R10
!i10b 1
!s100 NeG@_=[ga0Dm_cKCGSezb3
R2
I_GkePejc:JNz7ie[b9FD20
R3
R0
w1676104077
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Tb.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Tb.v
!i122 14
L0 4 43
R5
r1
!s85 0
31
R11
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/CPU_Tb.v|
!i113 1
R7
R8
R9
n@c@p@u_@tb
vData_Mem
R1
!i10b 1
!s100 ZlT0O@9_ZgB];JjCOf2nN1
R2
I<bdQlLjbDf7R<[FDj?OTM2
R3
R0
w1676166609
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Data_Mem.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Data_Mem.v
!i122 5
L0 1 20
R5
r1
!s85 0
31
R6
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Data_Mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Data_Mem.v|
!i113 1
R7
R8
R9
n@data_@mem
vDigit
R10
!i10b 1
!s100 ^d2:T6lfY:KfHI0><1K^I3
R2
I7YLf?e[ANU>H=0n6BP_DU2
R3
R0
w1676121280
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digit.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digit.v
!i122 9
L0 1 28
R5
r1
!s85 0
31
R11
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digit.v|
!i113 1
R7
R8
R9
n@digit
vDigits
R10
!i10b 1
!s100 ZUQFoV8S0V[joN0CzJRYf3
R2
I4=`BaQz^0PkLUERRcdlJ72
R3
R0
w1676122636
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digits.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digits.v
!i122 10
L0 2 36
R5
r1
!s85 0
31
R11
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digits.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Digits.v|
!i113 1
R7
R8
R9
n@digits
vImmediate_Gen
R10
!i10b 1
!s100 GS9PA3n@lMbzB:oL?Paf40
R2
IDg`2;H<X_[g0Gcb8J=_6z0
R3
R0
w1676167507
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Immediate_Gen.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Immediate_Gen.v
!i122 6
L0 4 40
R5
r1
!s85 0
31
R6
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Immediate_Gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Immediate_Gen.v|
!i113 1
R7
R8
R9
n@immediate_@gen
vIns_Mem
R10
!i10b 1
!s100 A;e2HhBf69gX:GLIR[52a0
R2
Ik@3EA>0m`k^Pfmoi43gH>3
R3
R0
R4
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v
!i122 13
L0 3 15
R5
r1
!s85 0
31
R11
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Ins_Mem.v|
!i113 1
R7
R8
R9
n@ins_@mem
vMux
R10
!i10b 1
!s100 FZHkWc=nBR:Kf:;I?_7DL3
R2
Iz=BG5iLl8UIZ@61aA]YjG1
R3
R0
R4
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Mux.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Mux.v
!i122 7
L0 1 10
R5
r1
!s85 0
31
R11
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Mux.v|
!i113 1
R7
R8
R9
n@mux
vPC_Unit
R10
!i10b 1
!s100 dUnf2JAPWeC=?d>k<R?E@3
R2
I^[<:NQ>7@Fd5S69KUob3E2
R3
R0
R4
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v
!i122 8
L0 3 18
R5
r1
!s85 0
31
R11
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/PC_Unit.v|
!i113 1
R7
R8
R9
n@p@c_@unit
vReg_File
R1
!i10b 1
!s100 Ob8E`dkRNlbU:SS6]IZY=1
R2
Inz]0AVj2mokELPabOjnle1
R3
R0
w1676112670
8M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Reg_File.v
FM:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Reg_File.v
!i122 0
L0 3 28
R5
r1
!s85 0
31
!s108 1676193718.000000
!s107 M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Reg_File.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra|M:/Academics/Sem5/WorkPlace/Circuits and Systems Design/Digital/Final Processor Design/hydra/Reg_File.v|
!i113 1
R7
R8
R9
n@reg_@file
