lbl_80D2ED14:
/* 80D2ED14 00000000  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 80D2ED18 00000004  7C 08 02 A6 */	mflr r0
/* 80D2ED1C 00000008  90 01 00 84 */	stw r0, 0x84(r1)
/* 80D2ED20 0000000C  DB E1 00 70 */	stfd f31, 0x70(r1)
/* 80D2ED24 00000010  F3 E1 00 78 */	psq_st f31, 120(r1), 0, 0 /* qr0 */
/* 80D2ED28 00000014  DB C1 00 60 */	stfd f30, 0x60(r1)
/* 80D2ED2C 00000018  F3 C1 00 68 */	psq_st f30, 104(r1), 0, 0 /* qr0 */
/* 80D2ED30 00000000  39 61 00 60 */	addi r11, r1, 0x60
/* 80D2ED34 00000004  4B FF FE C5 */	bl _unresolved
/* 80D2ED38 00000008  7C 78 1B 78 */	mr r24, r3
/* 80D2ED3C 0000000C  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80D2ED40 00000010  3B 63 00 00 */	addi r27, r3, 0x0000 /* 0x00000000@l */
/* 80D2ED44 00000014  80 18 00 B0 */	lwz r0, 0xb0(r24)
/* 80D2ED48 00000018  54 00 B7 3E */	rlwinm r0, r0, 0x16, 0x1c, 0x1f
/* 80D2ED4C 0000001C  2C 00 00 01 */	cmpwi r0, 1
/* 80D2ED50 00000020  41 82 02 80 */	beq lbl_80D2EFD0
/* 80D2ED54 00000024  38 A0 00 00 */	li r5, 0
/* 80D2ED58 00000028  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80D2ED5C 0000002C  90 A3 00 00 */	stw r5, 0x0000(r3)
/* 80D2ED60 00000030  7C A3 2B 78 */	mr r3, r5
/* 80D2ED64 00000034  3C 80 00 00 */	lis r4, 0x0000 /* 0x00000000@ha */
/* 80D2ED68 00000038  38 84 00 00 */	addi r4, r4, 0x0000 /* 0x00000000@l */
/* 80D2ED6C 0000003C  38 00 00 0A */	li r0, 0xa
/* 80D2ED70 00000040  7C 09 03 A6 */	mtctr r0
lbl_80D2ED74:
/* 80D2ED74 00000000  7C A4 19 2E */	stwx r5, r4, r3
/* 80D2ED78 00000004  38 63 00 04 */	addi r3, r3, 4
/* 80D2ED7C 00000008  42 00 FF F8 */	bdnz lbl_80D2ED74
/* 80D2ED80 0000000C  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80D2ED84 00000010  38 63 00 00 */	addi r3, r3, 0x0000 /* 0x00000000@l */
/* 80D2ED88 00000014  7F 04 C3 78 */	mr r4, r24
/* 80D2ED8C 00000018  4B FF FE 6D */	bl _unresolved
/* 80D2ED90 0000001C  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80D2ED94 00000020  3B 83 00 00 */	addi r28, r3, 0x0000 /* 0x00000000@l */
/* 80D2ED98 00000024  80 1C 00 00 */	lwz r0, 0(r28)
/* 80D2ED9C 00000028  2C 00 00 00 */	cmpwi r0, 0
/* 80D2EDA0 0000002C  41 82 02 30 */	beq lbl_80D2EFD0
/* 80D2EDA4 00000030  3B 40 00 00 */	li r26, 0
/* 80D2EDA8 00000034  3A E0 00 00 */	li r23, 0
/* 80D2EDAC 00000038  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80D2EDB0 0000003C  3B A3 00 00 */	addi r29, r3, 0x0000 /* 0x00000000@l */
/* 80D2EDB4 00000040  3C 60 00 00 */	lis r3, 0x0000 /* 0x00000000@ha */
/* 80D2EDB8 00000044  3B C3 00 00 */	addi r30, r3, 0x0000 /* 0x00000000@l */
/* 80D2EDBC 00000048  7F DF F3 78 */	mr r31, r30
/* 80D2EDC0 0000004C  C3 FB 00 00 */	lfs f31, 0(r27)
/* 80D2EDC4 00000050  C3 DB 00 04 */	lfs f30, 4(r27)
/* 80D2EDC8 00000054  48 00 01 FC */	b lbl_80D2EFC4
lbl_80D2EDCC:
/* 80D2EDCC 00000000  7F 3D B8 2E */	lwzx r25, r29, r23
/* 80D2EDD0 00000004  38 61 00 14 */	addi r3, r1, 0x14
/* 80D2EDD4 00000008  38 99 04 BC */	addi r4, r25, 0x4bc
/* 80D2EDD8 0000000C  38 B8 04 D0 */	addi r5, r24, 0x4d0
/* 80D2EDDC 00000010  4B FF FE 1D */	bl _unresolved
/* 80D2EDE0 00000014  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 80D2EDE4 00000018  D0 01 00 2C */	stfs f0, 0x2c(r1)
/* 80D2EDE8 0000001C  C0 01 00 18 */	lfs f0, 0x18(r1)
/* 80D2EDEC 00000020  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 80D2EDF0 00000024  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 80D2EDF4 00000028  D0 01 00 34 */	stfs f0, 0x34(r1)
/* 80D2EDF8 0000002C  38 61 00 08 */	addi r3, r1, 8
/* 80D2EDFC 00000030  38 99 04 D0 */	addi r4, r25, 0x4d0
/* 80D2EE00 00000034  38 B8 04 D0 */	addi r5, r24, 0x4d0
/* 80D2EE04 00000038  4B FF FD F5 */	bl _unresolved
/* 80D2EE08 0000003C  C0 01 00 08 */	lfs f0, 8(r1)
/* 80D2EE0C 00000040  D0 01 00 20 */	stfs f0, 0x20(r1)
/* 80D2EE10 00000044  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80D2EE14 00000048  D0 01 00 24 */	stfs f0, 0x24(r1)
/* 80D2EE18 0000004C  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80D2EE1C 00000050  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 80D2EE20 00000054  7F C3 F3 78 */	mr r3, r30
/* 80D2EE24 00000058  A8 18 04 DE */	lha r0, 0x4de(r24)
/* 80D2EE28 0000005C  7C 00 00 D0 */	neg r0, r0
/* 80D2EE2C 00000060  7C 04 07 34 */	extsh r4, r0
/* 80D2EE30 00000064  4B FF FD C9 */	bl _unresolved
/* 80D2EE34 00000068  7F C3 F3 78 */	mr r3, r30
/* 80D2EE38 0000006C  38 81 00 2C */	addi r4, r1, 0x2c
/* 80D2EE3C 00000070  7C 85 23 78 */	mr r5, r4
/* 80D2EE40 00000074  4B FF FD B9 */	bl _unresolved
/* 80D2EE44 00000078  7F E3 FB 78 */	mr r3, r31
/* 80D2EE48 0000007C  38 81 00 20 */	addi r4, r1, 0x20
/* 80D2EE4C 00000080  7C 85 23 78 */	mr r5, r4
/* 80D2EE50 00000084  4B FF FD A9 */	bl _unresolved
/* 80D2EE54 00000088  38 60 00 00 */	li r3, 0
/* 80D2EE58 0000008C  7C 60 1B 78 */	mr r0, r3
/* 80D2EE5C 00000090  C0 21 00 34 */	lfs f1, 0x34(r1)
/* 80D2EE60 00000094  C0 01 00 28 */	lfs f0, 0x28(r1)
/* 80D2EE64 00000098  EC 21 00 32 */	fmuls f1, f1, f0
/* 80D2EE68 0000009C  FC 01 F8 40 */	fcmpo cr0, f1, f31
/* 80D2EE6C 00000000  40 80 00 64 */	bge lbl_80D2EED0
/* 80D2EE70 00000004  C0 A1 00 2C */	lfs f5, 0x2c(r1)
/* 80D2EE74 00000008  C0 7B 00 04 */	lfs f3, 4(r27)
/* 80D2EE78 0000000C  C0 98 04 EC */	lfs f4, 0x4ec(r24)
/* 80D2EE7C 00000010  FC 20 20 50 */	fneg f1, f4
/* 80D2EE80 00000014  EC 43 00 72 */	fmuls f2, f3, f1
/* 80D2EE84 000000B8  FC 05 10 40 */	fcmpo cr0, f5, f2
/* 80D2EE88 00000000  40 81 00 48 */	ble lbl_80D2EED0
/* 80D2EE8C 00000004  EC 23 01 32 */	fmuls f1, f3, f4
/* 80D2EE90 000000C4  FC 05 08 40 */	fcmpo cr0, f5, f1
/* 80D2EE94 00000000  40 80 00 3C */	bge lbl_80D2EED0
/* 80D2EE98 00000004  C0 61 00 20 */	lfs f3, 0x20(r1)
/* 80D2EE9C 000000D0  FC 03 10 40 */	fcmpo cr0, f3, f2
/* 80D2EEA0 00000000  40 81 00 30 */	ble lbl_80D2EED0
/* 80D2EEA4 000000D8  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2EEA8 00000000  40 80 00 28 */	bge lbl_80D2EED0
/* 80D2EEAC 00000004  C0 61 00 30 */	lfs f3, 0x30(r1)
/* 80D2EEB0 000000E4  FC 03 F8 40 */	fcmpo cr0, f3, f31
/* 80D2EEB4 00000000  40 81 00 1C */	ble lbl_80D2EED0
/* 80D2EEB8 00000004  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80D2EEBC 00000008  C0 38 04 F0 */	lfs f1, 0x4f0(r24)
/* 80D2EEC0 0000000C  EC 22 00 72 */	fmuls f1, f2, f1
/* 80D2EEC4 000000F8  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2EEC8 00000000  40 80 00 08 */	bge lbl_80D2EED0
/* 80D2EECC 00000004  38 00 00 01 */	li r0, 1
lbl_80D2EED0:
/* 80D2EED0 00000000  54 00 06 3F */	clrlwi. r0, r0, 0x18
/* 80D2EED4 00000004  41 82 00 3C */	beq lbl_80D2EF10
/* 80D2EED8 00000008  38 00 00 00 */	li r0, 0
/* 80D2EEDC 0000000C  C0 61 00 24 */	lfs f3, 0x24(r1)
/* 80D2EEE0 00000010  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80D2EEE4 00000014  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2EEE8 00000000  40 81 00 1C */	ble lbl_80D2EF04
/* 80D2EEEC 00000004  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80D2EEF0 00000008  C0 38 04 F0 */	lfs f1, 0x4f0(r24)
/* 80D2EEF4 0000000C  EC 22 00 72 */	fmuls f1, f2, f1
/* 80D2EEF8 00000028  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2EEFC 00000000  40 80 00 08 */	bge lbl_80D2EF04
/* 80D2EF00 00000004  38 00 00 01 */	li r0, 1
lbl_80D2EF04:
/* 80D2EF04 00000000  54 00 06 3F */	clrlwi. r0, r0, 0x18
/* 80D2EF08 00000004  41 82 00 08 */	beq lbl_80D2EF10
/* 80D2EF0C 00000008  38 60 00 01 */	li r3, 1
lbl_80D2EF10:
/* 80D2EF10 00000000  38 80 00 00 */	li r4, 0
/* 80D2EF14 00000004  7C 80 23 78 */	mr r0, r4
/* 80D2EF18 00000008  C0 61 00 20 */	lfs f3, 0x20(r1)
/* 80D2EF1C 0000000C  C0 58 04 EC */	lfs f2, 0x4ec(r24)
/* 80D2EF20 00000010  FC 20 10 50 */	fneg f1, f2
/* 80D2EF24 00000014  EC 3E 00 72 */	fmuls f1, f30, f1
/* 80D2EF28 00000018  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2EF2C 00000000  40 81 00 38 */	ble lbl_80D2EF64
/* 80D2EF30 00000004  EC 3E 00 B2 */	fmuls f1, f30, f2
/* 80D2EF34 00000024  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2EF38 00000000  40 80 00 2C */	bge lbl_80D2EF64
/* 80D2EF3C 00000004  C0 61 00 24 */	lfs f3, 0x24(r1)
/* 80D2EF40 00000008  C0 3B 00 00 */	lfs f1, 0(r27)
/* 80D2EF44 00000034  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2EF48 00000000  40 81 00 1C */	ble lbl_80D2EF64
/* 80D2EF4C 00000004  C0 5B 00 08 */	lfs f2, 8(r27)
/* 80D2EF50 00000008  C0 38 04 F0 */	lfs f1, 0x4f0(r24)
/* 80D2EF54 0000000C  EC 22 00 72 */	fmuls f1, f2, f1
/* 80D2EF58 00000048  FC 03 08 40 */	fcmpo cr0, f3, f1
/* 80D2EF5C 00000000  40 80 00 08 */	bge lbl_80D2EF64
/* 80D2EF60 00000004  38 00 00 01 */	li r0, 1
lbl_80D2EF64:
/* 80D2EF64 00000000  54 00 06 3F */	clrlwi. r0, r0, 0x18
/* 80D2EF68 00000004  41 82 00 3C */	beq lbl_80D2EFA4
/* 80D2EF6C 00000008  38 00 00 00 */	li r0, 0
/* 80D2EF70 0000000C  C0 5B 00 04 */	lfs f2, 4(r27)
/* 80D2EF74 00000010  C0 78 04 F4 */	lfs f3, 0x4f4(r24)
/* 80D2EF78 00000014  FC 20 18 50 */	fneg f1, f3
/* 80D2EF7C 00000018  EC 22 00 72 */	fmuls f1, f2, f1
/* 80D2EF80 0000001C  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80D2EF84 00000000  40 81 00 14 */	ble lbl_80D2EF98
/* 80D2EF88 00000004  EC 22 00 F2 */	fmuls f1, f2, f3
/* 80D2EF8C 00000028  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 80D2EF90 00000000  40 80 00 08 */	bge lbl_80D2EF98
/* 80D2EF94 00000004  38 00 00 01 */	li r0, 1
lbl_80D2EF98:
/* 80D2EF98 00000000  54 00 06 3F */	clrlwi. r0, r0, 0x18
/* 80D2EF9C 00000004  41 82 00 08 */	beq lbl_80D2EFA4
/* 80D2EFA0 00000008  38 80 00 01 */	li r4, 1
lbl_80D2EFA4:
/* 80D2EFA4 00000000  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80D2EFA8 00000004  40 82 00 0C */	bne lbl_80D2EFB4
/* 80D2EFAC 00000008  54 80 06 3F */	clrlwi. r0, r4, 0x18
/* 80D2EFB0 0000000C  41 82 00 0C */	beq lbl_80D2EFBC
lbl_80D2EFB4:
/* 80D2EFB4 00000000  7F 23 CB 78 */	mr r3, r25
/* 80D2EFB8 00000004  4B FF FC 41 */	bl _unresolved
lbl_80D2EFBC:
/* 80D2EFBC 00000000  3B 5A 00 01 */	addi r26, r26, 1
/* 80D2EFC0 00000004  3A F7 00 04 */	addi r23, r23, 4
lbl_80D2EFC4:
/* 80D2EFC4 00000000  80 1C 00 00 */	lwz r0, 0(r28)
/* 80D2EFC8 00000004  7C 1A 00 00 */	cmpw r26, r0
/* 80D2EFCC 00000008  41 80 FE 00 */	blt lbl_80D2EDCC
lbl_80D2EFD0:
/* 80D2EFD0 00000000  E3 E1 00 78 */	psq_l f31, 120(r1), 0, 0 /* qr0 */
/* 80D2EFD4 00000000  CB E1 00 70 */	lfd f31, 0x70(r1)
/* 80D2EFD8 00000008  E3 C1 00 68 */	psq_l f30, 104(r1), 0, 0 /* qr0 */
/* 80D2EFDC 00000000  CB C1 00 60 */	lfd f30, 0x60(r1)
/* 80D2EFE0 00000004  39 61 00 60 */	addi r11, r1, 0x60
/* 80D2EFE4 00000008  4B FF FC 15 */	bl _unresolved
/* 80D2EFE8 0000000C  80 01 00 84 */	lwz r0, 0x84(r1)
/* 80D2EFEC 00000010  7C 08 03 A6 */	mtlr r0
/* 80D2EFF0 00000014  38 21 00 80 */	addi r1, r1, 0x80
/* 80D2EFF4 00000018  4E 80 00 20 */	blr 
