Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sat Mar 30 11:56:29 2019
| Host              : DESKTOP-BRS6M9C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_Top_timing_summary_routed.rpt -rpx Basys3_Top_timing_summary_routed.rpx
| Design            : Basys3_Top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.607       -9.142                     32                 1405        0.045        0.000                      0                 1405        3.750        0.000                       0                   491  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.607       -9.142                     32                 1405        0.045        0.000                      0                 1405        3.750        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -0.607ns,  Total Violation       -9.142ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 cpu/es_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ds_inst_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.476ns  (logic 2.787ns (26.604%)  route 7.689ns (73.396%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.560     5.081    cpu/clk_IBUF_BUFG
    SLICE_X37Y14                                                      r  cpu/es_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu/es_pc_reg[3]/Q
                         net (fo=1, routed)           0.800     6.337    cpu/u_alu/I155[3]
    SLICE_X39Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.461 r  cpu/u_alu/ms_alu_result[3]_i_5/O
                         net (fo=80, routed)          1.211     7.672    cpu/alu_src1[3]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.796 r  cpu/ms_alu_result[21]_i_10/O
                         net (fo=4, routed)           0.981     8.777    cpu/n_2_ms_alu_result[21]_i_10
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  cpu/es_rs_value[17]_i_6/O
                         net (fo=2, routed)           0.463     9.364    cpu/n_2_es_rs_value[17]_i_6
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu/es_rs_value[17]_i_3/O
                         net (fo=2, routed)           0.731    10.219    cpu/n_2_es_rs_value[17]_i_3
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  cpu/ms_alu_result[17]_i_2/O
                         net (fo=2, routed)           0.405    10.748    cpu/u_alu/I25
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  cpu/u_alu/es_rt_value[17]_i_1/O
                         net (fo=2, routed)           0.818    11.690    cpu/u_alu/D[17]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.814 r  cpu/u_alu/irom_i_62/O
                         net (fo=1, routed)           0.000    11.814    cpu/u_regfile/O18[0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.364 r  cpu/u_regfile/irom_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.364    cpu/u_regfile/n_2_irom_i_51
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.592 r  cpu/u_regfile/irom_i_32/CO[2]
                         net (fo=6, routed)           0.327    12.919    cpu/rs_eq_rt
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.313    13.232 r  cpu/irom_i_13/O
                         net (fo=38, routed)          0.661    13.892    cpu/u_alu/br_taken
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.124    14.016 f  cpu/u_alu/irom_i_6/O
                         net (fo=17, routed)          1.139    15.155    irom/U0/a[4]
    SLICE_X35Y24         LUT5 (Prop_lut5_I3_O)        0.124    15.279 r  irom/U0/g0_b31/O
                         net (fo=1, routed)           0.154    15.433    irom/U0/n_0_g0_b31
    SLICE_X35Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.557 r  irom/U0/spo[31]_INST_0/O
                         net (fo=1, routed)           0.000    15.557    cpu/I1[31]
    SLICE_X35Y24         FDRE                                         r  cpu/ds_inst_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.427    14.768    cpu/clk_IBUF_BUFG
    SLICE_X35Y24                                                      r  cpu/ds_inst_reg[31]/C
                         clock pessimism              0.188    14.956    
                         clock uncertainty           -0.035    14.921    
    SLICE_X35Y24         FDRE (Setup_fdre_C_D)        0.029    14.950    cpu/ds_inst_reg[31]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -15.557    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.524ns  (required time - arrival time)
  Source:                 cpu/es_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ds_inst_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.465ns  (logic 2.787ns (26.631%)  route 7.678ns (73.369%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.560     5.081    cpu/clk_IBUF_BUFG
    SLICE_X37Y14                                                      r  cpu/es_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu/es_pc_reg[3]/Q
                         net (fo=1, routed)           0.800     6.337    cpu/u_alu/I155[3]
    SLICE_X39Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.461 r  cpu/u_alu/ms_alu_result[3]_i_5/O
                         net (fo=80, routed)          1.211     7.672    cpu/alu_src1[3]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.796 r  cpu/ms_alu_result[21]_i_10/O
                         net (fo=4, routed)           0.981     8.777    cpu/n_2_ms_alu_result[21]_i_10
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  cpu/es_rs_value[17]_i_6/O
                         net (fo=2, routed)           0.463     9.364    cpu/n_2_es_rs_value[17]_i_6
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu/es_rs_value[17]_i_3/O
                         net (fo=2, routed)           0.731    10.219    cpu/n_2_es_rs_value[17]_i_3
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  cpu/ms_alu_result[17]_i_2/O
                         net (fo=2, routed)           0.405    10.748    cpu/u_alu/I25
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  cpu/u_alu/es_rt_value[17]_i_1/O
                         net (fo=2, routed)           0.818    11.690    cpu/u_alu/D[17]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.814 r  cpu/u_alu/irom_i_62/O
                         net (fo=1, routed)           0.000    11.814    cpu/u_regfile/O18[0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.364 r  cpu/u_regfile/irom_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.364    cpu/u_regfile/n_2_irom_i_51
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.592 r  cpu/u_regfile/irom_i_32/CO[2]
                         net (fo=6, routed)           0.327    12.919    cpu/rs_eq_rt
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.313    13.232 r  cpu/irom_i_13/O
                         net (fo=38, routed)          0.410    13.642    cpu/u_alu/br_taken
    SLICE_X37Y21         LUT3 (Prop_lut3_I2_O)        0.124    13.766 f  cpu/u_alu/irom_i_8/O
                         net (fo=16, routed)          1.378    15.144    irom/U0/a[2]
    SLICE_X37Y25         LUT6 (Prop_lut6_I2_O)        0.124    15.268 r  irom/U0/g0_b1/O
                         net (fo=1, routed)           0.154    15.423    irom/U0/n_0_g0_b1
    SLICE_X37Y25         LUT5 (Prop_lut5_I1_O)        0.124    15.547 r  irom/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           0.000    15.547    cpu/I1[1]
    SLICE_X37Y25         FDRE                                         r  cpu/ds_inst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.428    14.769    cpu/clk_IBUF_BUFG
    SLICE_X37Y25                                                      r  cpu/ds_inst_reg[1]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.029    15.023    cpu/ds_inst_reg[1]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -15.547    
  -------------------------------------------------------------------
                         slack                                 -0.524    

Slack (VIOLATED) :        -0.487ns  (required time - arrival time)
  Source:                 cpu/es_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ds_inst_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.357ns  (logic 2.787ns (26.909%)  route 7.570ns (73.091%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.560     5.081    cpu/clk_IBUF_BUFG
    SLICE_X37Y14                                                      r  cpu/es_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu/es_pc_reg[3]/Q
                         net (fo=1, routed)           0.800     6.337    cpu/u_alu/I155[3]
    SLICE_X39Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.461 r  cpu/u_alu/ms_alu_result[3]_i_5/O
                         net (fo=80, routed)          1.211     7.672    cpu/alu_src1[3]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.796 r  cpu/ms_alu_result[21]_i_10/O
                         net (fo=4, routed)           0.981     8.777    cpu/n_2_ms_alu_result[21]_i_10
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  cpu/es_rs_value[17]_i_6/O
                         net (fo=2, routed)           0.463     9.364    cpu/n_2_es_rs_value[17]_i_6
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu/es_rs_value[17]_i_3/O
                         net (fo=2, routed)           0.731    10.219    cpu/n_2_es_rs_value[17]_i_3
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  cpu/ms_alu_result[17]_i_2/O
                         net (fo=2, routed)           0.405    10.748    cpu/u_alu/I25
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  cpu/u_alu/es_rt_value[17]_i_1/O
                         net (fo=2, routed)           0.818    11.690    cpu/u_alu/D[17]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.814 r  cpu/u_alu/irom_i_62/O
                         net (fo=1, routed)           0.000    11.814    cpu/u_regfile/O18[0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.364 r  cpu/u_regfile/irom_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.364    cpu/u_regfile/n_2_irom_i_51
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.592 r  cpu/u_regfile/irom_i_32/CO[2]
                         net (fo=6, routed)           0.327    12.919    cpu/rs_eq_rt
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.313    13.232 r  cpu/irom_i_13/O
                         net (fo=38, routed)          0.661    13.892    cpu/u_alu/br_taken
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.124    14.016 f  cpu/u_alu/irom_i_6/O
                         net (fo=17, routed)          0.866    14.882    irom/U0/a[4]
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    15.006 r  irom/U0/g0_b26/O
                         net (fo=1, routed)           0.309    15.315    irom/U0/n_0_g0_b26
    SLICE_X35Y23         LUT5 (Prop_lut5_I1_O)        0.124    15.439 r  irom/U0/spo[26]_INST_0/O
                         net (fo=1, routed)           0.000    15.439    cpu/I1[26]
    SLICE_X35Y23         FDRE                                         r  cpu/ds_inst_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.429    14.770    cpu/clk_IBUF_BUFG
    SLICE_X35Y23                                                      r  cpu/ds_inst_reg[26]/C
                         clock pessimism              0.188    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)        0.029    14.952    cpu/ds_inst_reg[26]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -15.439    
  -------------------------------------------------------------------
                         slack                                 -0.487    

Slack (VIOLATED) :        -0.452ns  (required time - arrival time)
  Source:                 cpu/es_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fs_pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.432ns  (logic 3.765ns (36.092%)  route 6.667ns (63.908%))
  Logic Levels:           16  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.560     5.081    cpu/clk_IBUF_BUFG
    SLICE_X37Y14                                                      r  cpu/es_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu/es_pc_reg[3]/Q
                         net (fo=1, routed)           0.800     6.337    cpu/u_alu/I155[3]
    SLICE_X39Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.461 r  cpu/u_alu/ms_alu_result[3]_i_5/O
                         net (fo=80, routed)          1.211     7.672    cpu/alu_src1[3]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.796 r  cpu/ms_alu_result[21]_i_10/O
                         net (fo=4, routed)           0.981     8.777    cpu/n_2_ms_alu_result[21]_i_10
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  cpu/es_rs_value[17]_i_6/O
                         net (fo=2, routed)           0.463     9.364    cpu/n_2_es_rs_value[17]_i_6
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu/es_rs_value[17]_i_3/O
                         net (fo=2, routed)           0.731    10.219    cpu/n_2_es_rs_value[17]_i_3
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  cpu/ms_alu_result[17]_i_2/O
                         net (fo=2, routed)           0.405    10.748    cpu/u_alu/I25
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  cpu/u_alu/es_rt_value[17]_i_1/O
                         net (fo=2, routed)           0.818    11.690    cpu/u_alu/D[17]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.814 r  cpu/u_alu/irom_i_62/O
                         net (fo=1, routed)           0.000    11.814    cpu/u_regfile/O18[0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.364 r  cpu/u_regfile/irom_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.364    cpu/u_regfile/n_2_irom_i_51
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.592 r  cpu/u_regfile/irom_i_32/CO[2]
                         net (fo=6, routed)           0.327    12.919    cpu/rs_eq_rt
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.313    13.232 r  cpu/irom_i_13/O
                         net (fo=38, routed)          0.922    14.154    cpu/u_alu/br_taken
    SLICE_X36Y24         LUT3 (Prop_lut3_I1_O)        0.124    14.278 r  cpu/u_alu/fs_pc[13]_i_4/O
                         net (fo=1, routed)           0.000    14.278    cpu/u_alu/n_2_fs_pc[13]_i_4
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  cpu/u_alu/fs_pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.837    cpu/u_alu/n_2_fs_pc_reg[13]_i_1
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.951 r  cpu/u_alu/fs_pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.951    cpu/u_alu/n_2_fs_pc_reg[17]_i_1
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  cpu/u_alu/fs_pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.065    cpu/u_alu/n_2_fs_pc_reg[21]_i_1
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  cpu/u_alu/fs_pc_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.179    cpu/u_alu/n_2_fs_pc_reg[25]_i_1
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.513 r  cpu/u_alu/fs_pc_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    15.513    cpu/n_32_u_alu
    SLICE_X36Y28         FDRE                                         r  cpu/fs_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.433    14.774    cpu/clk_IBUF_BUFG
    SLICE_X36Y28                                                      r  cpu/fs_pc_reg[30]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X36Y28         FDRE (Setup_fdre_C_D)        0.062    15.061    cpu/fs_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -15.513    
  -------------------------------------------------------------------
                         slack                                 -0.452    

Slack (VIOLATED) :        -0.448ns  (required time - arrival time)
  Source:                 cpu/es_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ds_inst_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 2.787ns (27.003%)  route 7.534ns (72.997%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.560     5.081    cpu/clk_IBUF_BUFG
    SLICE_X37Y14                                                      r  cpu/es_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu/es_pc_reg[3]/Q
                         net (fo=1, routed)           0.800     6.337    cpu/u_alu/I155[3]
    SLICE_X39Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.461 r  cpu/u_alu/ms_alu_result[3]_i_5/O
                         net (fo=80, routed)          1.211     7.672    cpu/alu_src1[3]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.796 r  cpu/ms_alu_result[21]_i_10/O
                         net (fo=4, routed)           0.981     8.777    cpu/n_2_ms_alu_result[21]_i_10
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  cpu/es_rs_value[17]_i_6/O
                         net (fo=2, routed)           0.463     9.364    cpu/n_2_es_rs_value[17]_i_6
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu/es_rs_value[17]_i_3/O
                         net (fo=2, routed)           0.731    10.219    cpu/n_2_es_rs_value[17]_i_3
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  cpu/ms_alu_result[17]_i_2/O
                         net (fo=2, routed)           0.405    10.748    cpu/u_alu/I25
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  cpu/u_alu/es_rt_value[17]_i_1/O
                         net (fo=2, routed)           0.818    11.690    cpu/u_alu/D[17]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.814 r  cpu/u_alu/irom_i_62/O
                         net (fo=1, routed)           0.000    11.814    cpu/u_regfile/O18[0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.364 r  cpu/u_regfile/irom_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.364    cpu/u_regfile/n_2_irom_i_51
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.592 r  cpu/u_regfile/irom_i_32/CO[2]
                         net (fo=6, routed)           0.327    12.919    cpu/rs_eq_rt
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.313    13.232 r  cpu/irom_i_13/O
                         net (fo=38, routed)          0.661    13.892    cpu/u_alu/br_taken
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.124    14.016 f  cpu/u_alu/irom_i_6/O
                         net (fo=17, routed)          0.984    15.000    irom/U0/a[4]
    SLICE_X33Y24         LUT6 (Prop_lut6_I4_O)        0.124    15.124 r  irom/U0/g0_b11/O
                         net (fo=1, routed)           0.154    15.278    irom/U0/n_0_g0_b11
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.124    15.402 r  irom/U0/spo[11]_INST_0/O
                         net (fo=1, routed)           0.000    15.402    cpu/I1[11]
    SLICE_X33Y24         FDRE                                         r  cpu/ds_inst_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.428    14.769    cpu/clk_IBUF_BUFG
    SLICE_X33Y24                                                      r  cpu/ds_inst_reg[11]/C
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X33Y24         FDRE (Setup_fdre_C_D)        0.032    14.954    cpu/ds_inst_reg[11]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -15.402    
  -------------------------------------------------------------------
                         slack                                 -0.448    

Slack (VIOLATED) :        -0.404ns  (required time - arrival time)
  Source:                 cpu/es_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ds_inst_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 2.787ns (26.766%)  route 7.625ns (73.234%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.560     5.081    cpu/clk_IBUF_BUFG
    SLICE_X37Y14                                                      r  cpu/es_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu/es_pc_reg[3]/Q
                         net (fo=1, routed)           0.800     6.337    cpu/u_alu/I155[3]
    SLICE_X39Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.461 r  cpu/u_alu/ms_alu_result[3]_i_5/O
                         net (fo=80, routed)          1.211     7.672    cpu/alu_src1[3]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.796 r  cpu/ms_alu_result[21]_i_10/O
                         net (fo=4, routed)           0.981     8.777    cpu/n_2_ms_alu_result[21]_i_10
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  cpu/es_rs_value[17]_i_6/O
                         net (fo=2, routed)           0.463     9.364    cpu/n_2_es_rs_value[17]_i_6
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu/es_rs_value[17]_i_3/O
                         net (fo=2, routed)           0.731    10.219    cpu/n_2_es_rs_value[17]_i_3
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  cpu/ms_alu_result[17]_i_2/O
                         net (fo=2, routed)           0.405    10.748    cpu/u_alu/I25
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  cpu/u_alu/es_rt_value[17]_i_1/O
                         net (fo=2, routed)           0.818    11.690    cpu/u_alu/D[17]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.814 r  cpu/u_alu/irom_i_62/O
                         net (fo=1, routed)           0.000    11.814    cpu/u_regfile/O18[0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.364 r  cpu/u_regfile/irom_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.364    cpu/u_regfile/n_2_irom_i_51
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.592 r  cpu/u_regfile/irom_i_32/CO[2]
                         net (fo=6, routed)           0.327    12.919    cpu/rs_eq_rt
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.313    13.232 r  cpu/irom_i_13/O
                         net (fo=38, routed)          0.661    13.892    cpu/u_alu/br_taken
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.124    14.016 f  cpu/u_alu/irom_i_6/O
                         net (fo=17, routed)          0.917    14.934    irom/U0/a[4]
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124    15.058 r  irom/U0/g0_b19/O
                         net (fo=1, routed)           0.312    15.370    irom/U0/n_0_g0_b19
    SLICE_X38Y23         LUT5 (Prop_lut5_I1_O)        0.124    15.494 r  irom/U0/spo[19]_INST_0/O
                         net (fo=1, routed)           0.000    15.494    cpu/I1[19]
    SLICE_X38Y23         FDRE                                         r  cpu/ds_inst_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.430    14.771    cpu/clk_IBUF_BUFG
    SLICE_X38Y23                                                      r  cpu/ds_inst_reg[19]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X38Y23         FDRE (Setup_fdre_C_D)        0.079    15.090    cpu/ds_inst_reg[19]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                 -0.404    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 cpu/es_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ds_inst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 2.787ns (26.977%)  route 7.544ns (73.023%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.560     5.081    cpu/clk_IBUF_BUFG
    SLICE_X37Y14                                                      r  cpu/es_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu/es_pc_reg[3]/Q
                         net (fo=1, routed)           0.800     6.337    cpu/u_alu/I155[3]
    SLICE_X39Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.461 r  cpu/u_alu/ms_alu_result[3]_i_5/O
                         net (fo=80, routed)          1.211     7.672    cpu/alu_src1[3]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.796 r  cpu/ms_alu_result[21]_i_10/O
                         net (fo=4, routed)           0.981     8.777    cpu/n_2_ms_alu_result[21]_i_10
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  cpu/es_rs_value[17]_i_6/O
                         net (fo=2, routed)           0.463     9.364    cpu/n_2_es_rs_value[17]_i_6
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu/es_rs_value[17]_i_3/O
                         net (fo=2, routed)           0.731    10.219    cpu/n_2_es_rs_value[17]_i_3
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  cpu/ms_alu_result[17]_i_2/O
                         net (fo=2, routed)           0.405    10.748    cpu/u_alu/I25
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  cpu/u_alu/es_rt_value[17]_i_1/O
                         net (fo=2, routed)           0.818    11.690    cpu/u_alu/D[17]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.814 r  cpu/u_alu/irom_i_62/O
                         net (fo=1, routed)           0.000    11.814    cpu/u_regfile/O18[0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.364 r  cpu/u_regfile/irom_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.364    cpu/u_regfile/n_2_irom_i_51
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.592 r  cpu/u_regfile/irom_i_32/CO[2]
                         net (fo=6, routed)           0.327    12.919    cpu/rs_eq_rt
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.313    13.232 r  cpu/irom_i_13/O
                         net (fo=38, routed)          0.742    13.974    cpu/u_alu/br_taken
    SLICE_X37Y23         LUT3 (Prop_lut3_I2_O)        0.124    14.098 f  cpu/u_alu/irom_i_5/O
                         net (fo=17, routed)          0.746    14.843    irom/U0/a[5]
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.967 r  irom/U0/g0_b7/O
                         net (fo=1, routed)           0.321    15.288    irom/U0/n_0_g0_b7
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.124    15.412 r  irom/U0/spo[7]_INST_0/O
                         net (fo=1, routed)           0.000    15.412    cpu/I1[7]
    SLICE_X39Y25         FDRE                                         r  cpu/ds_inst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.428    14.769    cpu/clk_IBUF_BUFG
    SLICE_X39Y25                                                      r  cpu/ds_inst_reg[7]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X39Y25         FDRE (Setup_fdre_C_D)        0.031    15.025    cpu/ds_inst_reg[7]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -15.412    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 cpu/es_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ds_inst_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.260ns  (logic 2.787ns (27.164%)  route 7.473ns (72.836%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.560     5.081    cpu/clk_IBUF_BUFG
    SLICE_X37Y14                                                      r  cpu/es_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu/es_pc_reg[3]/Q
                         net (fo=1, routed)           0.800     6.337    cpu/u_alu/I155[3]
    SLICE_X39Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.461 r  cpu/u_alu/ms_alu_result[3]_i_5/O
                         net (fo=80, routed)          1.211     7.672    cpu/alu_src1[3]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.796 r  cpu/ms_alu_result[21]_i_10/O
                         net (fo=4, routed)           0.981     8.777    cpu/n_2_ms_alu_result[21]_i_10
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  cpu/es_rs_value[17]_i_6/O
                         net (fo=2, routed)           0.463     9.364    cpu/n_2_es_rs_value[17]_i_6
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu/es_rs_value[17]_i_3/O
                         net (fo=2, routed)           0.731    10.219    cpu/n_2_es_rs_value[17]_i_3
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  cpu/ms_alu_result[17]_i_2/O
                         net (fo=2, routed)           0.405    10.748    cpu/u_alu/I25
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  cpu/u_alu/es_rt_value[17]_i_1/O
                         net (fo=2, routed)           0.818    11.690    cpu/u_alu/D[17]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.814 r  cpu/u_alu/irom_i_62/O
                         net (fo=1, routed)           0.000    11.814    cpu/u_regfile/O18[0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.364 r  cpu/u_regfile/irom_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.364    cpu/u_regfile/n_2_irom_i_51
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.592 r  cpu/u_regfile/irom_i_32/CO[2]
                         net (fo=6, routed)           0.327    12.919    cpu/rs_eq_rt
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.313    13.232 r  cpu/irom_i_13/O
                         net (fo=38, routed)          0.661    13.892    cpu/u_alu/br_taken
    SLICE_X37Y22         LUT3 (Prop_lut3_I2_O)        0.124    14.016 f  cpu/u_alu/irom_i_6/O
                         net (fo=17, routed)          0.771    14.787    irom/U0/a[4]
    SLICE_X37Y22         LUT6 (Prop_lut6_I4_O)        0.124    14.911 r  irom/U0/g0_b24/O
                         net (fo=1, routed)           0.306    15.217    irom/U0/n_0_g0_b24
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.124    15.341 r  irom/U0/spo[24]_INST_0/O
                         net (fo=1, routed)           0.000    15.341    cpu/I1[24]
    SLICE_X35Y22         FDRE                                         r  cpu/ds_inst_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.430    14.771    cpu/clk_IBUF_BUFG
    SLICE_X35Y22                                                      r  cpu/ds_inst_reg[24]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X35Y22         FDRE (Setup_fdre_C_D)        0.031    14.955    cpu/ds_inst_reg[24]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -15.341    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 cpu/es_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/fs_pc_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.337ns  (logic 3.670ns (35.504%)  route 6.667ns (64.496%))
  Logic Levels:           16  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.560     5.081    cpu/clk_IBUF_BUFG
    SLICE_X37Y14                                                      r  cpu/es_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu/es_pc_reg[3]/Q
                         net (fo=1, routed)           0.800     6.337    cpu/u_alu/I155[3]
    SLICE_X39Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.461 r  cpu/u_alu/ms_alu_result[3]_i_5/O
                         net (fo=80, routed)          1.211     7.672    cpu/alu_src1[3]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.796 r  cpu/ms_alu_result[21]_i_10/O
                         net (fo=4, routed)           0.981     8.777    cpu/n_2_ms_alu_result[21]_i_10
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  cpu/es_rs_value[17]_i_6/O
                         net (fo=2, routed)           0.463     9.364    cpu/n_2_es_rs_value[17]_i_6
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu/es_rs_value[17]_i_3/O
                         net (fo=2, routed)           0.731    10.219    cpu/n_2_es_rs_value[17]_i_3
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  cpu/ms_alu_result[17]_i_2/O
                         net (fo=2, routed)           0.405    10.748    cpu/u_alu/I25
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  cpu/u_alu/es_rt_value[17]_i_1/O
                         net (fo=2, routed)           0.818    11.690    cpu/u_alu/D[17]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.814 r  cpu/u_alu/irom_i_62/O
                         net (fo=1, routed)           0.000    11.814    cpu/u_regfile/O18[0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.364 r  cpu/u_regfile/irom_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.364    cpu/u_regfile/n_2_irom_i_51
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.592 r  cpu/u_regfile/irom_i_32/CO[2]
                         net (fo=6, routed)           0.327    12.919    cpu/rs_eq_rt
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.313    13.232 r  cpu/irom_i_13/O
                         net (fo=38, routed)          0.922    14.154    cpu/u_alu/br_taken
    SLICE_X36Y24         LUT3 (Prop_lut3_I1_O)        0.124    14.278 r  cpu/u_alu/fs_pc[13]_i_4/O
                         net (fo=1, routed)           0.000    14.278    cpu/u_alu/n_2_fs_pc[13]_i_4
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  cpu/u_alu/fs_pc_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.837    cpu/u_alu/n_2_fs_pc_reg[13]_i_1
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.951 r  cpu/u_alu/fs_pc_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.951    cpu/u_alu/n_2_fs_pc_reg[17]_i_1
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.065 r  cpu/u_alu/fs_pc_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.065    cpu/u_alu/n_2_fs_pc_reg[21]_i_1
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.179 r  cpu/u_alu/fs_pc_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.179    cpu/u_alu/n_2_fs_pc_reg[25]_i_1
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.418 r  cpu/u_alu/fs_pc_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    15.418    cpu/n_31_u_alu
    SLICE_X36Y28         FDSE                                         r  cpu/fs_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.433    14.774    cpu/clk_IBUF_BUFG
    SLICE_X36Y28                                                      r  cpu/fs_pc_reg[31]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X36Y28         FDSE (Setup_fdse_C_D)        0.062    15.061    cpu/fs_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.348ns  (required time - arrival time)
  Source:                 cpu/es_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ds_inst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 2.787ns (27.147%)  route 7.479ns (72.853%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.560     5.081    cpu/clk_IBUF_BUFG
    SLICE_X37Y14                                                      r  cpu/es_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  cpu/es_pc_reg[3]/Q
                         net (fo=1, routed)           0.800     6.337    cpu/u_alu/I155[3]
    SLICE_X39Y15         LUT5 (Prop_lut5_I1_O)        0.124     6.461 r  cpu/u_alu/ms_alu_result[3]_i_5/O
                         net (fo=80, routed)          1.211     7.672    cpu/alu_src1[3]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.124     7.796 r  cpu/ms_alu_result[21]_i_10/O
                         net (fo=4, routed)           0.981     8.777    cpu/n_2_ms_alu_result[21]_i_10
    SLICE_X31Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  cpu/es_rs_value[17]_i_6/O
                         net (fo=2, routed)           0.463     9.364    cpu/n_2_es_rs_value[17]_i_6
    SLICE_X31Y16         LUT6 (Prop_lut6_I2_O)        0.124     9.488 r  cpu/es_rs_value[17]_i_3/O
                         net (fo=2, routed)           0.731    10.219    cpu/n_2_es_rs_value[17]_i_3
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  cpu/ms_alu_result[17]_i_2/O
                         net (fo=2, routed)           0.405    10.748    cpu/u_alu/I25
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124    10.872 r  cpu/u_alu/es_rt_value[17]_i_1/O
                         net (fo=2, routed)           0.818    11.690    cpu/u_alu/D[17]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.814 r  cpu/u_alu/irom_i_62/O
                         net (fo=1, routed)           0.000    11.814    cpu/u_regfile/O18[0]
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.364 r  cpu/u_regfile/irom_i_51/CO[3]
                         net (fo=1, routed)           0.000    12.364    cpu/u_regfile/n_2_irom_i_51
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.592 r  cpu/u_regfile/irom_i_32/CO[2]
                         net (fo=6, routed)           0.327    12.919    cpu/rs_eq_rt
    SLICE_X37Y20         LUT3 (Prop_lut3_I1_O)        0.313    13.232 r  cpu/irom_i_13/O
                         net (fo=38, routed)          0.549    13.781    cpu/u_alu/br_taken
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.905 f  cpu/u_alu/irom_i_7/O
                         net (fo=17, routed)          1.030    14.935    irom/U0/a[3]
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.059 r  irom/U0/g0_b0/O
                         net (fo=1, routed)           0.165    15.223    irom/U0/n_0_g0_b0
    SLICE_X34Y23         LUT5 (Prop_lut5_I1_O)        0.124    15.347 r  irom/U0/spo[0]_INST_0/O
                         net (fo=1, routed)           0.000    15.347    cpu/I1[0]
    SLICE_X34Y23         FDRE                                         r  cpu/ds_inst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         1.429    14.770    cpu/clk_IBUF_BUFG
    SLICE_X34Y23                                                      r  cpu/ds_inst_reg[0]/C
                         clock pessimism              0.188    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X34Y23         FDRE (Setup_fdre_C_D)        0.077    15.000    cpu/ds_inst_reg[0]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -15.347    
  -------------------------------------------------------------------
                         slack                                 -0.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 cpu/fs_pc_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ds_pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.807%)  route 0.232ns (62.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.553     1.436    cpu/clk_IBUF_BUFG
    SLICE_X36Y28                                                      r  cpu/fs_pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  cpu/fs_pc_reg[29]/Q
                         net (fo=5, routed)           0.232     1.809    cpu/fs_pc_reg[29]
    SLICE_X35Y26         FDRE                                         r  cpu/ds_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.816     1.943    cpu/clk_IBUF_BUFG
    SLICE_X35Y26                                                      r  cpu/ds_pc_reg[29]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.070     1.764    cpu/ds_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu/fs_pc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ds_pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.899%)  route 0.241ns (63.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.553     1.436    cpu/clk_IBUF_BUFG
    SLICE_X36Y27                                                      r  cpu/fs_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  cpu/fs_pc_reg[28]/Q
                         net (fo=5, routed)           0.241     1.818    cpu/fs_pc_reg[28]
    SLICE_X35Y26         FDRE                                         r  cpu/ds_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.816     1.943    cpu/clk_IBUF_BUFG
    SLICE_X35Y26                                                      r  cpu/ds_pc_reg[28]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.066     1.760    cpu/ds_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cpu/fs_pc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/ds_pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.350%)  route 0.258ns (64.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.553     1.436    cpu/clk_IBUF_BUFG
    SLICE_X36Y28                                                      r  cpu/fs_pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cpu/fs_pc_reg[30]/Q
                         net (fo=4, routed)           0.258     1.835    cpu/fs_pc_reg[30]
    SLICE_X35Y26         FDRE                                         r  cpu/ds_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.816     1.943    cpu/clk_IBUF_BUFG
    SLICE_X35Y26                                                      r  cpu/ds_pc_reg[30]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.072     1.766    cpu/ds_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.615%)  route 0.255ns (64.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.553     1.436    cpu/clk_IBUF_BUFG
    SLICE_X43Y22                                                      r  cpu/ws_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cpu/ws_dest_reg[0]/Q
                         net (fo=99, routed)          0.255     1.832    cpu/u_regfile/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X42Y22         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.820     1.947    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X42Y22                                                      r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.615%)  route 0.255ns (64.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.553     1.436    cpu/clk_IBUF_BUFG
    SLICE_X43Y22                                                      r  cpu/ws_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cpu/ws_dest_reg[0]/Q
                         net (fo=99, routed)          0.255     1.832    cpu/u_regfile/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X42Y22         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.820     1.947    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X42Y22                                                      r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.615%)  route 0.255ns (64.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.553     1.436    cpu/clk_IBUF_BUFG
    SLICE_X43Y22                                                      r  cpu/ws_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cpu/ws_dest_reg[0]/Q
                         net (fo=99, routed)          0.255     1.832    cpu/u_regfile/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X42Y22         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.820     1.947    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X42Y22                                                      r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.615%)  route 0.255ns (64.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.553     1.436    cpu/clk_IBUF_BUFG
    SLICE_X43Y22                                                      r  cpu/ws_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cpu/ws_dest_reg[0]/Q
                         net (fo=99, routed)          0.255     1.832    cpu/u_regfile/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X42Y22         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.820     1.947    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X42Y22                                                      r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.615%)  route 0.255ns (64.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.553     1.436    cpu/clk_IBUF_BUFG
    SLICE_X43Y22                                                      r  cpu/ws_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cpu/ws_dest_reg[0]/Q
                         net (fo=99, routed)          0.255     1.832    cpu/u_regfile/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X42Y22         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.820     1.947    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X42Y22                                                      r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.615%)  route 0.255ns (64.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.553     1.436    cpu/clk_IBUF_BUFG
    SLICE_X43Y22                                                      r  cpu/ws_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cpu/ws_dest_reg[0]/Q
                         net (fo=99, routed)          0.255     1.832    cpu/u_regfile/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X42Y22         RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.820     1.947    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X42Y22                                                      r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMC_D1/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.759    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu/ws_dest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.615%)  route 0.255ns (64.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.553     1.436    cpu/clk_IBUF_BUFG
    SLICE_X43Y22                                                      r  cpu/ws_dest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  cpu/ws_dest_reg[0]/Q
                         net (fo=99, routed)          0.255     1.832    cpu/u_regfile/rf_reg_r2_0_31_30_31/ADDRD0
    SLICE_X42Y22         RAMS32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=490, routed)         0.820     1.947    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X42Y22                                                      r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMD/CLK
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y22         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.759    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location       Pin                                             
Min Period        n/a     BUFG/I      n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I                            
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X34Y23   cpu/ds_inst_reg[0]/C                            
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X30Y20   cpu/ds_inst_reg[10]/C                           
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X33Y24   cpu/ds_inst_reg[11]/C                           
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X32Y20   cpu/ds_inst_reg[12]/C                           
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X31Y21   cpu/ds_inst_reg[13]/C                           
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X35Y22   cpu/ds_inst_reg[14]/C                           
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X33Y24   cpu/ds_inst_reg[15]/C                           
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X43Y24   cpu/ds_inst_reg[16]/C                           
Min Period        n/a     FDRE/C      n/a            1.000     10.000  9.000  SLICE_X37Y22   cpu/ds_inst_reg[17]/C                           
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y24   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA/CLK     
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y24   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/CLK  
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y24   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/CLK     
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y24   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/CLK  
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y24   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC/CLK     
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y24   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/CLK  
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y24   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMD/CLK     
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y24   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMD_D1/CLK  
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X38Y19   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA/CLK       
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X38Y19   cpu/u_regfile/rf_reg_r1_0_31_0_5/RAMA_D1/CLK    
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y17   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK      
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y17   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK   
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y17   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/CLK      
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y17   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB_D1/CLK   
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y17   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC/CLK      
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y17   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMC_D1/CLK   
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y17   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMD/CLK      
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y17   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMD_D1/CLK   
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y18   cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK      
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     5.000   3.750  SLICE_X42Y18   cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK   



