<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1190" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1190{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1190{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1190{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1190{left:69px;bottom:717px;letter-spacing:-0.09px;}
#t5_1190{left:154px;bottom:717px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t6_1190{left:69px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t7_1190{left:69px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_1190{left:69px;bottom:661px;letter-spacing:-0.17px;word-spacing:-0.51px;}
#t9_1190{left:69px;bottom:634px;}
#ta_1190{left:95px;bottom:638px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_1190{left:95px;bottom:613px;}
#tc_1190{left:121px;bottom:613px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#td_1190{left:69px;bottom:587px;}
#te_1190{left:95px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_1190{left:95px;bottom:566px;}
#tg_1190{left:121px;bottom:566px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#th_1190{left:95px;bottom:542px;}
#ti_1190{left:121px;bottom:542px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tj_1190{left:69px;bottom:515px;}
#tk_1190{left:95px;bottom:519px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_1190{left:95px;bottom:494px;}
#tm_1190{left:121px;bottom:494px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tn_1190{left:95px;bottom:470px;}
#to_1190{left:121px;bottom:470px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tp_1190{left:95px;bottom:445px;}
#tq_1190{left:121px;bottom:445px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tr_1190{left:69px;bottom:419px;}
#ts_1190{left:95px;bottom:422px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_1190{left:95px;bottom:398px;}
#tu_1190{left:121px;bottom:398px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tv_1190{left:95px;bottom:373px;}
#tw_1190{left:121px;bottom:373px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tx_1190{left:95px;bottom:349px;}
#ty_1190{left:121px;bottom:349px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#tz_1190{left:95px;bottom:325px;}
#t10_1190{left:121px;bottom:325px;letter-spacing:-0.19px;word-spacing:-0.49px;}
#t11_1190{left:69px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_1190{left:69px;bottom:285px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t13_1190{left:69px;bottom:262px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t14_1190{left:69px;bottom:245px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t15_1190{left:69px;bottom:195px;letter-spacing:-0.09px;}
#t16_1190{left:154px;bottom:195px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t17_1190{left:69px;bottom:173px;letter-spacing:-0.17px;word-spacing:-0.74px;}
#t18_1190{left:69px;bottom:156px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t19_1190{left:69px;bottom:139px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t1a_1190{left:97px;bottom:1039px;}
#t1b_1190{left:139px;bottom:1039px;letter-spacing:-0.14px;}
#t1c_1190{left:238px;bottom:1039px;}
#t1d_1190{left:304px;bottom:1039px;letter-spacing:-0.12px;}
#t1e_1190{left:304px;bottom:1022px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t1f_1190{left:304px;bottom:1005px;letter-spacing:-0.11px;}
#t1g_1190{left:304px;bottom:988px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#t1h_1190{left:304px;bottom:972px;letter-spacing:-0.12px;}
#t1i_1190{left:304px;bottom:950px;letter-spacing:-0.12px;}
#t1j_1190{left:618px;bottom:950px;letter-spacing:-0.1px;}
#t1k_1190{left:641px;bottom:950px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1l_1190{left:88px;bottom:926px;letter-spacing:-0.1px;}
#t1m_1190{left:139px;bottom:926px;letter-spacing:-0.15px;}
#t1n_1190{left:238px;bottom:926px;}
#t1o_1190{left:304px;bottom:926px;letter-spacing:-0.1px;}
#t1p_1190{left:84px;bottom:901px;letter-spacing:-0.13px;}
#t1q_1190{left:139px;bottom:901px;letter-spacing:-0.13px;}
#t1r_1190{left:238px;bottom:901px;}
#t1s_1190{left:304px;bottom:901px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1t_1190{left:304px;bottom:885px;letter-spacing:-0.11px;}
#t1u_1190{left:304px;bottom:868px;letter-spacing:-0.11px;}
#t1v_1190{left:304px;bottom:851px;letter-spacing:-0.12px;}
#t1w_1190{left:304px;bottom:830px;letter-spacing:-0.11px;}
#t1x_1190{left:304px;bottom:808px;letter-spacing:-0.12px;}
#t1y_1190{left:304px;bottom:791px;letter-spacing:-0.11px;}
#t1z_1190{left:84px;bottom:767px;letter-spacing:-0.13px;}
#t20_1190{left:139px;bottom:767px;letter-spacing:-0.15px;}
#t21_1190{left:238px;bottom:767px;}
#t22_1190{left:304px;bottom:767px;letter-spacing:-0.11px;}
#t23_1190{left:334px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t24_1190{left:76px;bottom:1063px;letter-spacing:-0.13px;}
#t25_1190{left:154px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t26_1190{left:238px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t27_1190{left:528px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.03px;}

.s1_1190{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1190{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1190{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1190{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1190{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_1190{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_1190{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1190{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1190" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1190Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1190" style="-webkit-user-select: none;"><object width="935" height="1210" data="1190/1190.svg" type="image/svg+xml" id="pdf1190" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1190" class="t s1_1190">33-22 </span><span id="t2_1190" class="t s1_1190">Vol. 3C </span>
<span id="t3_1190" class="t s2_1190">INTEL® PROCESSOR TRACE </span>
<span id="t4_1190" class="t s3_1190">33.2.8.5 </span><span id="t5_1190" class="t s3_1190">IA32_RTIT_ADDRn_A and IA32_RTIT_ADDRn_B MSRs </span>
<span id="t6_1190" class="t s4_1190">The role of the IA32_RTIT_ADDRn_A/B register pairs, for each n, is determined by the corresponding ADDRn_CFG </span>
<span id="t7_1190" class="t s4_1190">fields in IA32_RTIT_CTL (see Section 33.2.8.2). The number of these register pairs is enumerated by </span>
<span id="t8_1190" class="t s4_1190">CPUID.(EAX=14H, ECX=1):EAX.RANGECNT[2:0]. </span>
<span id="t9_1190" class="t s5_1190">• </span><span id="ta_1190" class="t s4_1190">Processors that enumerate support for 1 range support: </span>
<span id="tb_1190" class="t s4_1190">— </span><span id="tc_1190" class="t s4_1190">IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B </span>
<span id="td_1190" class="t s5_1190">• </span><span id="te_1190" class="t s4_1190">Processors that enumerate support for 2 ranges support: </span>
<span id="tf_1190" class="t s4_1190">— </span><span id="tg_1190" class="t s4_1190">IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B </span>
<span id="th_1190" class="t s4_1190">— </span><span id="ti_1190" class="t s4_1190">IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B </span>
<span id="tj_1190" class="t s5_1190">• </span><span id="tk_1190" class="t s4_1190">Processors that enumerate support for 3 ranges support: </span>
<span id="tl_1190" class="t s4_1190">— </span><span id="tm_1190" class="t s4_1190">IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B </span>
<span id="tn_1190" class="t s4_1190">— </span><span id="to_1190" class="t s4_1190">IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B </span>
<span id="tp_1190" class="t s4_1190">— </span><span id="tq_1190" class="t s4_1190">IA32_RTIT_ADDR2_A, IA32_RTIT_ADDR2_B </span>
<span id="tr_1190" class="t s5_1190">• </span><span id="ts_1190" class="t s4_1190">Processors that enumerate support for 4 ranges support: </span>
<span id="tt_1190" class="t s4_1190">— </span><span id="tu_1190" class="t s4_1190">IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B </span>
<span id="tv_1190" class="t s4_1190">— </span><span id="tw_1190" class="t s4_1190">IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B </span>
<span id="tx_1190" class="t s4_1190">— </span><span id="ty_1190" class="t s4_1190">IA32_RTIT_ADDR2_A, IA32_RTIT_ADDR2_B </span>
<span id="tz_1190" class="t s4_1190">— </span><span id="t10_1190" class="t s4_1190">IA32_RTIT_ADDR3_A, IA32_RTIT_ADDR3_B </span>
<span id="t11_1190" class="t s4_1190">Each register has a single 64-bit field that holds a linear address value. Writes must ensure that the address is in </span>
<span id="t12_1190" class="t s4_1190">canonical form, otherwise a general-protection fault (#GP) fault will result. </span>
<span id="t13_1190" class="t s4_1190">Each MSR can be written only when IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection </span>
<span id="t14_1190" class="t s4_1190">fault (#GP). </span>
<span id="t15_1190" class="t s3_1190">33.2.8.6 </span><span id="t16_1190" class="t s3_1190">IA32_RTIT_CR3_MATCH MSR </span>
<span id="t17_1190" class="t s4_1190">The IA32_RTIT_CR3_MATCH register is compared against CR3 when IA32_RTIT_CTL.CR3Filter is 1. Bits 63:5 hold </span>
<span id="t18_1190" class="t s4_1190">the CR3 address value to match, bits 4:0 are reserved to 0. For more details on CR3 filtering and the treatment of </span>
<span id="t19_1190" class="t s4_1190">this register, see Section 33.2.5.2. </span>
<span id="t1a_1190" class="t s6_1190">7 </span><span id="t1b_1190" class="t s6_1190">PendTopaPMI </span><span id="t1c_1190" class="t s6_1190">0 </span><span id="t1d_1190" class="t s6_1190">If IA32_RTIT_CTL.InjectPsbPmiOnEnable[56] = 1, the processor sets this bit when the </span>
<span id="t1e_1190" class="t s6_1190">threshold for a ToPA PMI to be inserted has been reached. Software should clear this bit once </span>
<span id="t1f_1190" class="t s6_1190">the ToPA PMI has been handled, see “ToPA PMI” for details. If PendTopaPMI = 1 and </span>
<span id="t1g_1190" class="t s6_1190">InjectPsbPmiOnEnable = 1 when IA32_RTIT_CTL.TraceEn[0] transitions from 0 to 1, a PMI will </span>
<span id="t1h_1190" class="t s6_1190">be pended. </span>
<span id="t1i_1190" class="t s6_1190">This field is reserved if CPUID.(EAX=14H, ECX=0):EBX[</span><span id="t1j_1190" class="t s4_1190">bit </span><span id="t1k_1190" class="t s6_1190">6] = 0. </span>
<span id="t1l_1190" class="t s6_1190">31:8 </span><span id="t1m_1190" class="t s6_1190">Reserved </span><span id="t1n_1190" class="t s6_1190">0 </span><span id="t1o_1190" class="t s6_1190">Must be 0. </span>
<span id="t1p_1190" class="t s6_1190">48:32 </span><span id="t1q_1190" class="t s6_1190">PacketByteCnt </span><span id="t1r_1190" class="t s6_1190">0 </span><span id="t1s_1190" class="t s6_1190">This field is written by the processor, and holds a count of packet bytes that have been sent </span>
<span id="t1t_1190" class="t s6_1190">out. The processor also uses this field to determine when the next PSB packet should be </span>
<span id="t1u_1190" class="t s6_1190">inserted. Note that the processor may clear or modify this field at any time while </span>
<span id="t1v_1190" class="t s6_1190">IA32_RTIT_CTL.TraceEn=1. It will have a stable value when IA32_RTIT_CTL.TraceEn=0. </span>
<span id="t1w_1190" class="t s6_1190">See Section 33.4.2.17 for details. </span>
<span id="t1x_1190" class="t s6_1190">This field is reserved when CPUID.(EAX=14H,ECX=0):EBX[bit 1] (“Configurable PSB and </span>
<span id="t1y_1190" class="t s6_1190">CycleAccurate Mode Supported”) is 0. </span>
<span id="t1z_1190" class="t s6_1190">63:49 </span><span id="t20_1190" class="t s6_1190">Reserved </span><span id="t21_1190" class="t s6_1190">0 </span><span id="t22_1190" class="t s6_1190">Must be 0. </span>
<span id="t23_1190" class="t s7_1190">Table 33-7. IA32_RTIT_STATUS MSR </span>
<span id="t24_1190" class="t s8_1190">Position </span><span id="t25_1190" class="t s8_1190">Bit Name </span><span id="t26_1190" class="t s8_1190">At Reset </span><span id="t27_1190" class="t s8_1190">Bit Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
