Task "Run Synthesis" successful.
Generated logfile: 

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ldpc_encoder_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2020.2 project D:\Documents\DVBS2\DVBS2\src\transmitter\3-FEC\ldpc\generic_files\vivado_prj\ldpc_encoder_vivado.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
### Running Synthesis in Xilinx Vivado 2020.2 ...

[Fri Feb  5 04:57:57 2021] Launched synth_1...
Run output will be captured here: D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.runs/synth_1/runme.log
[Fri Feb  5 04:57:57 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ldpc_encoder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ldpc_encoder.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ldpc_encoder.tcl -notrace
Command: synth_design -top ldpc_encoder -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13604
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.625 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ldpc_encoder' [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/ldpc_encoder.vhd:57]
INFO: [Synth 8-3491] module 'address_calculator' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/address_calculator.vhd:23' bound to instance 'u_address_calculator' of component 'address_calculator' [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/ldpc_encoder.vhd:106]
INFO: [Synth 8-638] synthesizing module 'address_calculator' [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/address_calculator.vhd:33]
INFO: [Synth 8-3491] module 'addresses' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/addresses.vhd:23' bound to instance 'u_addresses' of component 'addresses' [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/address_calculator.vhd:56]
INFO: [Synth 8-638] synthesizing module 'addresses' [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/addresses.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'addresses' (1#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/addresses.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'address_calculator' (2#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/address_calculator.vhd:33]
INFO: [Synth 8-3491] module 'fsm_select_xor' declared at 'D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/fsm_select_xor.vhd:23' bound to instance 'u_fsm_select_xor' of component 'fsm_select_xor' [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/ldpc_encoder.vhd:114]
INFO: [Synth 8-638] synthesizing module 'fsm_select_xor' [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/fsm_select_xor.vhd:38]
INFO: [Synth 8-226] default block is never used [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/fsm_select_xor.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'fsm_select_xor' (3#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/fsm_select_xor.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ldpc_encoder' (4#1) [D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/ldpc_encoder.vhd:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:02:59 ; elapsed = 00:03:04 . Memory (MB): peak = 2236.008 ; gain = 1092.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:02 ; elapsed = 00:03:07 . Memory (MB): peak = 2236.008 ; gain = 1092.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:08 ; elapsed = 00:05:14 . Memory (MB): peak = 3872.480 ; gain = 2728.855
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 12    
	   2 Input   14 Bit       Adders := 13    
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	            16201 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input 16201 Bit        Muxes := 4     
	  16 Input   14 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 2     
	 135 Input    4 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:21 ; elapsed = 00:10:13 . Memory (MB): peak = 5320.859 ; gain = 4177.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|addresses   | nc[0,0]    | 256x6         | LUT            | 
|addresses   | nc[0,1]    | 256x14        | LUT            | 
|addresses   | nc[0,2]    | 256x14        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:39 ; elapsed = 00:10:31 . Memory (MB): peak = 5320.859 ; gain = 4177.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/u_address_calculator/slot_counter_out1_reg_rep[2]' (FDRE) to 'i_0/u_address_calculator/slot_counter_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u_address_calculator/slot_counter_out1_reg_rep[7]' (FDRE) to 'i_0/u_address_calculator/slot_counter_out1_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/u_address_calculator/slot_counter_out1_reg_rep[6]' (FDRE) to 'i_0/u_address_calculator/slot_counter_out1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/u_address_calculator/slot_counter_out1_reg_rep[5]' (FDRE) to 'i_0/u_address_calculator/slot_counter_out1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/u_address_calculator/slot_counter_out1_reg_rep[4]' (FDRE) to 'i_0/u_address_calculator/slot_counter_out1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/u_address_calculator/slot_counter_out1_reg_rep[1]' (FDRE) to 'i_0/u_address_calculator/slot_counter_out1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_address_calculator/slot_counter_out1_reg_rep[0]' (FDSE) to 'i_0/u_address_calculator/slot_counter_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_address_calculator/slot_counter_out1_reg_rep[3]' (FDRE) to 'i_0/u_address_calculator/slot_counter_out1_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:40 ; elapsed = 00:11:57 . Memory (MB): peak = 5320.859 ; gain = 4177.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:28 ; elapsed = 00:12:46 . Memory (MB): peak = 5320.859 ; gain = 4177.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:30 ; elapsed = 00:12:48 . Memory (MB): peak = 5320.859 ; gain = 4177.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:49 ; elapsed = 00:13:08 . Memory (MB): peak = 5320.859 ; gain = 4177.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:50 ; elapsed = 00:13:09 . Memory (MB): peak = 5320.859 ; gain = 4177.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:16 ; elapsed = 00:13:34 . Memory (MB): peak = 5320.859 ; gain = 4177.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:17 ; elapsed = 00:13:36 . Memory (MB): peak = 5320.859 ; gain = 4177.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+-------+
|      |Cell   |Count  |
+------+-------+-------+
|1     |CARRY4 |    151|
|2     |LUT1   |    171|
|3     |LUT2   |  16420|
|4     |LUT3   |  59979|
|5     |LUT4   |     44|
|6     |LUT5   |  17777|
|7     |LUT6   | 331248|
|8     |MUXF7  |  33214|
|9     |MUXF8  |  16433|
|10    |FDRE   |  32450|
|11    |FDSE   |      4|
+------+-------+-------+

Report Instance Areas: 
+------+-----------------------+-------------------+-------+
|      |Instance               |Module             |Cells  |
+------+-----------------------+-------------------+-------+
|1     |top                    |                   | 507891|
|2     |  u_address_calculator |address_calculator | 419918|
|3     |    u_addresses        |addresses          | 419855|
|4     |  u_fsm_select_xor     |fsm_select_xor     |  71321|
+------+-----------------------+-------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:18 ; elapsed = 00:13:36 . Memory (MB): peak = 5320.859 ; gain = 4177.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:12:18 ; elapsed = 00:13:47 . Memory (MB): peak = 5320.859 ; gain = 4177.234
Synthesis Optimization Complete : Time (s): cpu = 00:12:18 ; elapsed = 00:13:47 . Memory (MB): peak = 5320.859 ; gain = 4177.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5320.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ldpc_encoder' is not ideal for floorplanning, since the cellview 'addresses' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 5320.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:36 ; elapsed = 00:15:09 . Memory (MB): peak = 5320.859 ; gain = 4177.234
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/vivado_prj/ldpc_encoder_vivado.runs/synth_1/ldpc_encoder.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:19 ; elapsed = 00:01:02 . Memory (MB): peak = 5320.859 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ldpc_encoder_utilization_synth.rpt -pb ldpc_encoder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 05:14:17 2021...
[Fri Feb  5 05:14:18 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:16:21 . Memory (MB): peak = 1143.492 ; gain = 0.000
### Synthesis Complete.
### Running PostMapTiming in Xilinx Vivado 2020.2 ...
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1509.762 ; gain = 12.863
INFO: [Netlist 29-17] Analyzing 49798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ldpc_encoder' is not ideal for floorplanning, since the cellview 'addresses' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1841.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1841.703 ; gain = 698.211
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-493] Port clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:32 ; elapsed = 00:00:58 . Memory (MB): peak = 2964.699 ; gain = 1122.996
### PostMapTiming Complete.
### Close Xilinx Vivado 2020.2 project.
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3041.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 05:18:02 2021...

Elapsed time is 1214.4069 seconds.
