{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716249824907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716249824907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 17:03:44 2024 " "Processing started: Mon May 20 17:03:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716249824907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249824907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249824907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716249825302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716249825302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 1 1 " "Found 1 design units, including 1 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716249836505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file char_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Found entity 1: char_7seg" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716249836506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "nor_gate.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/nor_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716249836508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716249836509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smaller_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file smaller_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 smaller_counter " "Found entity 1: smaller_counter" {  } { { "smaller_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/smaller_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716249836510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716249836542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:H0 " "Elaborating entity \"counter\" for hierarchy \"counter:H0\"" {  } { { "part5.v" "H0" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/part5.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716249836546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 counter.v(13) " "Verilog HDL assignment warning at counter.v(13): truncated value with size 32 to match size of target (26)" {  } { { "counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716249836547 "|part5|counter:H0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_gate nor_gate:H1 " "Elaborating entity \"nor_gate\" for hierarchy \"nor_gate:H1\"" {  } { { "part5.v" "H1" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/part5.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716249836548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smaller_counter smaller_counter:H2 " "Elaborating entity \"smaller_counter\" for hierarchy \"smaller_counter:H2\"" {  } { { "part5.v" "H2" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/part5.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716249836550 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 smaller_counter.v(12) " "Verilog HDL assignment warning at smaller_counter.v(12): truncated value with size 32 to match size of target (3)" {  } { { "smaller_counter.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/smaller_counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716249836551 "|part5|smaller_counter:H2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:H3 " "Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:H3\"" {  } { { "part5.v" "H3" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/part5.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716249836575 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment0 char_7seg.v(15) " "Verilog HDL Always Construct warning at char_7seg.v(15): inferring latch(es) for variable \"segment0\", which holds its previous value in one or more paths through the always construct" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716249836577 "|part5|char_7seg:H3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment1 char_7seg.v(15) " "Verilog HDL Always Construct warning at char_7seg.v(15): inferring latch(es) for variable \"segment1\", which holds its previous value in one or more paths through the always construct" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716249836578 "|part5|char_7seg:H3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment2 char_7seg.v(15) " "Verilog HDL Always Construct warning at char_7seg.v(15): inferring latch(es) for variable \"segment2\", which holds its previous value in one or more paths through the always construct" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716249836578 "|part5|char_7seg:H3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment3 char_7seg.v(15) " "Verilog HDL Always Construct warning at char_7seg.v(15): inferring latch(es) for variable \"segment3\", which holds its previous value in one or more paths through the always construct" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716249836578 "|part5|char_7seg:H3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment4 char_7seg.v(15) " "Verilog HDL Always Construct warning at char_7seg.v(15): inferring latch(es) for variable \"segment4\", which holds its previous value in one or more paths through the always construct" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716249836578 "|part5|char_7seg:H3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segment5 char_7seg.v(15) " "Verilog HDL Always Construct warning at char_7seg.v(15): inferring latch(es) for variable \"segment5\", which holds its previous value in one or more paths through the always construct" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716249836578 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment5\[6\] char_7seg.v(25) " "Inferred latch for \"segment5\[6\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836578 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment5\[5\] char_7seg.v(25) " "Inferred latch for \"segment5\[5\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment5\[4\] char_7seg.v(25) " "Inferred latch for \"segment5\[4\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment5\[3\] char_7seg.v(25) " "Inferred latch for \"segment5\[3\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment5\[2\] char_7seg.v(25) " "Inferred latch for \"segment5\[2\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment5\[1\] char_7seg.v(25) " "Inferred latch for \"segment5\[1\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment5\[0\] char_7seg.v(25) " "Inferred latch for \"segment5\[0\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment4\[6\] char_7seg.v(25) " "Inferred latch for \"segment4\[6\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment4\[5\] char_7seg.v(25) " "Inferred latch for \"segment4\[5\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment4\[4\] char_7seg.v(25) " "Inferred latch for \"segment4\[4\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment4\[3\] char_7seg.v(25) " "Inferred latch for \"segment4\[3\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment4\[2\] char_7seg.v(25) " "Inferred latch for \"segment4\[2\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment4\[1\] char_7seg.v(25) " "Inferred latch for \"segment4\[1\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment4\[0\] char_7seg.v(25) " "Inferred latch for \"segment4\[0\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836579 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment3\[6\] char_7seg.v(25) " "Inferred latch for \"segment3\[6\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment3\[5\] char_7seg.v(25) " "Inferred latch for \"segment3\[5\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment3\[4\] char_7seg.v(25) " "Inferred latch for \"segment3\[4\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment3\[3\] char_7seg.v(25) " "Inferred latch for \"segment3\[3\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment3\[2\] char_7seg.v(25) " "Inferred latch for \"segment3\[2\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment3\[1\] char_7seg.v(25) " "Inferred latch for \"segment3\[1\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment3\[0\] char_7seg.v(25) " "Inferred latch for \"segment3\[0\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment2\[6\] char_7seg.v(25) " "Inferred latch for \"segment2\[6\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment2\[5\] char_7seg.v(25) " "Inferred latch for \"segment2\[5\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment2\[4\] char_7seg.v(25) " "Inferred latch for \"segment2\[4\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment2\[3\] char_7seg.v(25) " "Inferred latch for \"segment2\[3\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment2\[2\] char_7seg.v(25) " "Inferred latch for \"segment2\[2\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment2\[1\] char_7seg.v(25) " "Inferred latch for \"segment2\[1\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment2\[0\] char_7seg.v(25) " "Inferred latch for \"segment2\[0\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment1\[6\] char_7seg.v(25) " "Inferred latch for \"segment1\[6\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment1\[5\] char_7seg.v(25) " "Inferred latch for \"segment1\[5\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment1\[4\] char_7seg.v(25) " "Inferred latch for \"segment1\[4\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836580 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment1\[3\] char_7seg.v(25) " "Inferred latch for \"segment1\[3\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836581 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment1\[2\] char_7seg.v(25) " "Inferred latch for \"segment1\[2\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836581 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment1\[1\] char_7seg.v(25) " "Inferred latch for \"segment1\[1\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836581 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment1\[0\] char_7seg.v(25) " "Inferred latch for \"segment1\[0\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836581 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment0\[6\] char_7seg.v(25) " "Inferred latch for \"segment0\[6\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836581 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment0\[5\] char_7seg.v(25) " "Inferred latch for \"segment0\[5\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836581 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment0\[4\] char_7seg.v(25) " "Inferred latch for \"segment0\[4\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836581 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment0\[3\] char_7seg.v(25) " "Inferred latch for \"segment0\[3\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836581 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment0\[2\] char_7seg.v(25) " "Inferred latch for \"segment0\[2\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836581 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment0\[1\] char_7seg.v(25) " "Inferred latch for \"segment0\[1\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836581 "|part5|char_7seg:H3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment0\[0\] char_7seg.v(25) " "Inferred latch for \"segment0\[0\]\" at char_7seg.v(25)" {  } { { "char_7seg.v" "" { Text "C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab4/part5/char_7seg.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249836581 "|part5|char_7seg:H3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716249837236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716249837843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716249837843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716249837901 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716249837901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716249837901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716249837901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716249837944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 17:03:57 2024 " "Processing ended: Mon May 20 17:03:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716249837944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716249837944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716249837944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716249837944 ""}
