// Seed: 3379288583
module module_0;
  assign module_3.id_4 = 0;
endmodule
module module_1;
  wire id_2;
  assign {id_1, id_2} = id_1;
  module_0 modCall_1 ();
endmodule
module module_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri id_9,
    input tri id_10
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
