

================================================================
== Vitis HLS Report for 'convolution'
================================================================
* Date:           Sun Dec 15 21:32:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.280 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19785|    19785|  0.198 ms|  0.198 ms|  19785|  19785|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                         Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols  |    19783|    19783|       209|         25|          1|   784|       yes|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 210


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 210
* Pipeline : 1
  Pipeline-0 : II = 25, D = 210, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [CNN/src/conv.cpp:36]   --->   Operation 212 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%pr = alloca i32 1" [CNN/src/conv.cpp:33]   --->   Operation 213 'alloca' 'pr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 214 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [CNN/src/conv.cpp:28]   --->   Operation 215 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 216 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [CNN/src/conv.cpp:25]   --->   Operation 217 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 218 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%filter_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %filter"   --->   Operation 220 'read' 'filter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.19ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.00711548, i32 0.0023813, i32 0.0820738, i32 <undef>, i2 %filter_read"   --->   Operation 221 'mux' 'tmp' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (1.19ns)   --->   "%w = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.369465, i32 -0.0652928, i32 -0.683408, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 222 'mux' 'w' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (1.19ns)   --->   "%w_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.315878, i32 -0.355687, i32 -0.622519, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 223 'mux' 'w_1' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (1.19ns)   --->   "%w_2 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0279522, i32 -0.135759, i32 0.0163114, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 224 'mux' 'w_2' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (1.19ns)   --->   "%w_3 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.180339, i32 0.150171, i32 -0.066694, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 225 'mux' 'w_3' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (1.19ns)   --->   "%w_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.209319, i32 0.239181, i32 0.125832, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 226 'mux' 'w_4' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (1.19ns)   --->   "%w_5 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.318266, i32 -0.0870934, i32 0.692489, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 227 'mux' 'w_5' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (1.19ns)   --->   "%w_6 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0330583, i32 0.148082, i32 0.608712, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 228 'mux' 'w_6' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (1.19ns)   --->   "%w_7 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.376626, i32 -3.3749e-05, i32 -0.242871, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 229 'mux' 'w_7' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (1.19ns)   --->   "%w_8 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0681463, i32 -0.0262942, i32 -0.323695, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 230 'mux' 'w_8' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (1.19ns)   --->   "%w_9 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.17074, i32 -0.36931, i32 -0.0799976, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 231 'mux' 'w_9' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (1.19ns)   --->   "%w_48 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.00519895, i32 -0.163164, i32 -0.670814, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 232 'mux' 'w_48' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (1.19ns)   --->   "%w_10 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.268227, i32 0.201667, i32 -0.768202, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 233 'mux' 'w_10' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (1.19ns)   --->   "%w_11 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0706121, i32 0.43245, i32 -0.131181, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 234 'mux' 'w_11' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (1.19ns)   --->   "%w_12 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.349173, i32 0.380933, i32 0.675689, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 235 'mux' 'w_12' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (1.19ns)   --->   "%w_13 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.50561, i32 -0.0167338, i32 -0.484977, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 236 'mux' 'w_13' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (1.19ns)   --->   "%w_14 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.225695, i32 -0.418777, i32 -0.204038, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 237 'mux' 'w_14' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (1.19ns)   --->   "%w_15 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.340319, i32 -0.706621, i32 -0.335461, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 238 'mux' 'w_15' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (1.19ns)   --->   "%w_16 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.428678, i32 -0.655676, i32 -0.510361, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 239 'mux' 'w_16' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (1.19ns)   --->   "%w_17 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.454618, i32 -0.248312, i32 -1.06699, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 240 'mux' 'w_17' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (1.19ns)   --->   "%w_18 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.350113, i32 0.239075, i32 -0.747001, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 241 'mux' 'w_18' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (1.19ns)   --->   "%w_19 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0130406, i32 0.260184, i32 0.196123, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 242 'mux' 'w_19' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (1.19ns)   --->   "%w_20 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.530474, i32 0.848871, i32 -0.170207, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 243 'mux' 'w_20' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (1.19ns)   --->   "%w_21 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.498908, i32 -0.182349, i32 0.160588, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 244 'mux' 'w_21' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (1.19ns)   --->   "%w_22 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.32292, i32 -0.680559, i32 0.187922, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 245 'mux' 'w_22' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (1.19ns)   --->   "%w_23 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.34234, i32 -0.766299, i32 -0.501209, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 246 'mux' 'w_23' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (1.19ns)   --->   "%w_24 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.141424, i32 -0.112118, i32 -0.557134, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 247 'mux' 'w_24' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (1.19ns)   --->   "%w_25 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.192951, i32 0.299025, i32 -0.532941, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 248 'mux' 'w_25' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (1.19ns)   --->   "%w_26 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.44751, i32 0.569389, i32 -0.517533, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 249 'mux' 'w_26' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (1.19ns)   --->   "%w_27 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0468639, i32 0.515166, i32 0.54985, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 250 'mux' 'w_27' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (1.19ns)   --->   "%w_28 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0613528, i32 -0.334002, i32 0.492958, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 251 'mux' 'w_28' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (1.19ns)   --->   "%w_29 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.206926, i32 -0.261453, i32 0.0104843, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 252 'mux' 'w_29' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (1.19ns)   --->   "%w_30 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.329988, i32 -0.726336, i32 -0.171847, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 253 'mux' 'w_30' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (1.19ns)   --->   "%w_31 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.124204, i32 -0.443818, i32 -0.240651, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 254 'mux' 'w_31' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (1.19ns)   --->   "%w_32 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.229138, i32 0.382891, i32 -0.231, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 255 'mux' 'w_32' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (1.19ns)   --->   "%w_33 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.159034, i32 0.477933, i32 -0.590035, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 256 'mux' 'w_33' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (1.19ns)   --->   "%w_34 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -1.03971, i32 0.832957, i32 0.156188, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 257 'mux' 'w_34' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (1.19ns)   --->   "%w_35 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.868609, i32 -0.440546, i32 0.247458, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 258 'mux' 'w_35' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (1.19ns)   --->   "%w_36 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.774369, i32 -0.545615, i32 0.605935, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 259 'mux' 'w_36' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (1.19ns)   --->   "%w_37 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.469448, i32 -0.578013, i32 0.150692, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 260 'mux' 'w_37' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (1.19ns)   --->   "%w_38 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.691998, i32 -0.0548336, i32 0.242584, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 261 'mux' 'w_38' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (1.19ns)   --->   "%w_39 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0709571, i32 0.417543, i32 0.237246, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 262 'mux' 'w_39' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (1.19ns)   --->   "%w_40 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0907233, i32 0.558541, i32 -0.030029, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 263 'mux' 'w_40' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (1.19ns)   --->   "%w_41 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -1.00939, i32 0.148136, i32 0.347489, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 264 'mux' 'w_41' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (1.19ns)   --->   "%w_42 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.505232, i32 -0.859222, i32 0.377069, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 265 'mux' 'w_42' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (1.19ns)   --->   "%w_43 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.558439, i32 -0.607999, i32 0.258395, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 266 'mux' 'w_43' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (1.19ns)   --->   "%w_44 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.28424, i32 -0.615854, i32 0.25085, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 267 'mux' 'w_44' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (1.19ns)   --->   "%w_45 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.12878, i32 0.447026, i32 0.250405, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 268 'mux' 'w_45' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (1.19ns)   --->   "%w_46 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0194673, i32 0.398585, i32 0.268055, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 269 'mux' 'w_46' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (1.19ns)   --->   "%w_47 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.365663, i32 0.239688, i32 0.21705, i32 <undef>, i2 %filter_read" [CNN/src/conv.cpp:48]   --->   Operation 270 'mux' 'w_47' <Predicate = true> <Delay = 1.19> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (1.14ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 271 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 272 [1/1] (1.14ns)   --->   "%store_ln25 = store i5 0, i5 %r" [CNN/src/conv.cpp:25]   --->   Operation 272 'store' 'store_ln25' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 273 [1/1] (1.14ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten11"   --->   Operation 273 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 274 [1/1] (1.14ns)   --->   "%store_ln28 = store i5 0, i5 %c" [CNN/src/conv.cpp:28]   --->   Operation 274 'store' 'store_ln28' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 275 [1/1] (1.14ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 275 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 276 [1/1] (1.14ns)   --->   "%store_ln33 = store i2 0, i2 %pr" [CNN/src/conv.cpp:33]   --->   Operation 276 'store' 'store_ln33' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 277 [1/1] (1.14ns)   --->   "%store_ln36 = store i2 0, i2 %pc" [CNN/src/conv.cpp:36]   --->   Operation 277 'store' 'store_ln36' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln25 = br void %krn_for_rows" [CNN/src/conv.cpp:25]   --->   Operation 278 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.29>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [CNN/src/conv.cpp:25]   --->   Operation 279 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (1.62ns)   --->   "%icmp_ln25 = icmp_eq  i10 %indvar_flatten31_load, i10 784" [CNN/src/conv.cpp:25]   --->   Operation 280 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (1.62ns)   --->   "%add_ln25_2 = add i10 %indvar_flatten31_load, i10 1" [CNN/src/conv.cpp:25]   --->   Operation 281 'add' 'add_ln25_2' <Predicate = true> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc48, void %for.end50" [CNN/src/conv.cpp:25]   --->   Operation 282 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%pc_load = load i2 %pc" [CNN/src/conv.cpp:33]   --->   Operation 283 'load' 'pc_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%pr_load = load i2 %pr" [CNN/src/conv.cpp:28]   --->   Operation 284 'load' 'pr_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [CNN/src/conv.cpp:33]   --->   Operation 285 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [CNN/src/conv.cpp:25]   --->   Operation 286 'load' 'c_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i7 %indvar_flatten11" [CNN/src/conv.cpp:28]   --->   Operation 287 'load' 'indvar_flatten11_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [CNN/src/conv.cpp:25]   --->   Operation 288 'load' 'r_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (1.46ns)   --->   "%add_ln25 = add i5 %r_load, i5 2" [CNN/src/conv.cpp:25]   --->   Operation 289 'add' 'add_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (1.57ns)   --->   "%icmp_ln28 = icmp_eq  i7 %indvar_flatten11_load, i7 56" [CNN/src/conv.cpp:28]   --->   Operation 290 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.85ns)   --->   "%select_ln25 = select i1 %icmp_ln28, i5 0, i5 %c_load" [CNN/src/conv.cpp:25]   --->   Operation 291 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.71ns)   --->   "%xor_ln25 = xor i1 %icmp_ln28, i1 1" [CNN/src/conv.cpp:25]   --->   Operation 292 'xor' 'xor_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (1.14ns)   --->   "%icmp_ln36 = icmp_eq  i2 %pc_load, i2 2" [CNN/src/conv.cpp:36]   --->   Operation 293 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln25)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (1.40ns)   --->   "%icmp_ln33 = icmp_eq  i4 %indvar_flatten_load, i4 4" [CNN/src/conv.cpp:33]   --->   Operation 294 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln25)> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.71ns)   --->   "%and_ln25_2 = and i1 %icmp_ln33, i1 %xor_ln25" [CNN/src/conv.cpp:25]   --->   Operation 295 'and' 'and_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.85ns)   --->   "%select_ln25_2 = select i1 %icmp_ln28, i5 %add_ln25, i5 %r_load" [CNN/src/conv.cpp:25]   --->   Operation 296 'select' 'select_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (1.46ns)   --->   "%add_ln28 = add i5 %select_ln25, i5 2" [CNN/src/conv.cpp:28]   --->   Operation 297 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.71ns)   --->   "%or_ln28 = or i1 %and_ln25_2, i1 %icmp_ln28" [CNN/src/conv.cpp:28]   --->   Operation 298 'or' 'or_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.72ns)   --->   "%select_ln28 = select i1 %or_ln28, i2 0, i2 %pr_load" [CNN/src/conv.cpp:28]   --->   Operation 299 'select' 'select_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%xor_ln28 = xor i1 %icmp_ln33, i1 1" [CNN/src/conv.cpp:28]   --->   Operation 300 'xor' 'xor_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%or_ln28_2 = or i1 %icmp_ln28, i1 %xor_ln28" [CNN/src/conv.cpp:28]   --->   Operation 301 'or' 'or_ln28_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln28)   --->   "%and_ln25 = and i1 %or_ln28_2, i1 %xor_ln25" [CNN/src/conv.cpp:25]   --->   Operation 302 'and' 'and_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln28 = and i1 %and_ln25, i1 %icmp_ln36" [CNN/src/conv.cpp:28]   --->   Operation 303 'and' 'and_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.85ns)   --->   "%select_ln28_3 = select i1 %and_ln25_2, i5 %add_ln28, i5 %select_ln25" [CNN/src/conv.cpp:28]   --->   Operation 304 'select' 'select_ln28_3' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (1.14ns)   --->   "%add_ln33 = add i2 %select_ln28, i2 1" [CNN/src/conv.cpp:33]   --->   Operation 305 'add' 'add_ln33' <Predicate = (!icmp_ln25)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %and_ln28, i1 %and_ln25_2" [CNN/src/conv.cpp:33]   --->   Operation 306 'or' 'or_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33_2 = or i1 %or_ln33, i1 %icmp_ln28" [CNN/src/conv.cpp:33]   --->   Operation 307 'or' 'or_ln33_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.72ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33_2, i2 0, i2 %pc_load" [CNN/src/conv.cpp:33]   --->   Operation 308 'select' 'select_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.72ns)   --->   "%select_ln33_3 = select i1 %and_ln28, i2 %add_ln33, i2 %select_ln28" [CNN/src/conv.cpp:33]   --->   Operation 309 'select' 'select_ln33_3' <Predicate = (!icmp_ln25)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (1.14ns)   --->   "%store_ln25 = store i10 %add_ln25_2, i10 %indvar_flatten31" [CNN/src/conv.cpp:25]   --->   Operation 310 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.14>
ST_2 : Operation 311 [1/1] (1.14ns)   --->   "%store_ln25 = store i5 %select_ln25_2, i5 %r" [CNN/src/conv.cpp:25]   --->   Operation 311 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 1.14>
ST_2 : Operation 312 [1/1] (1.14ns)   --->   "%store_ln28 = store i5 %select_ln28_3, i5 %c" [CNN/src/conv.cpp:28]   --->   Operation 312 'store' 'store_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 7.13>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i2 %select_ln33_3" [CNN/src/conv.cpp:33]   --->   Operation 313 'zext' 'zext_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (1.46ns)   --->   "%empty = add i5 %zext_ln33, i5 %select_ln25_2" [CNN/src/conv.cpp:33]   --->   Operation 314 'add' 'empty' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_358 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [CNN/src/conv.cpp:49]   --->   Operation 315 'bitconcatenate' 'tmp_358' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %tmp_358" [CNN/src/conv.cpp:49]   --->   Operation 316 'zext' 'zext_ln49' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_359 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty, i1 0" [CNN/src/conv.cpp:49]   --->   Operation 317 'bitconcatenate' 'tmp_359' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln49_64 = zext i6 %tmp_359" [CNN/src/conv.cpp:49]   --->   Operation 318 'zext' 'zext_ln49_64' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (1.62ns)   --->   "%add_ln49_56 = add i11 %zext_ln49, i11 %zext_ln49_64" [CNN/src/conv.cpp:49]   --->   Operation 319 'add' 'add_ln49_56' <Predicate = (!icmp_ln25)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i2 %select_ln33" [CNN/src/conv.cpp:36]   --->   Operation 320 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (1.46ns)   --->   "%empty_45 = add i5 %zext_ln36_1, i5 %select_ln28_3" [CNN/src/conv.cpp:36]   --->   Operation 321 'add' 'empty_45' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln49_65 = zext i5 %empty_45" [CNN/src/conv.cpp:49]   --->   Operation 322 'zext' 'zext_ln49_65' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (1.63ns)   --->   "%add_ln49_57 = add i11 %add_ln49_56, i11 %zext_ln49_65" [CNN/src/conv.cpp:49]   --->   Operation 323 'add' 'add_ln49_57' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln49_66 = zext i11 %add_ln49_57" [CNN/src/conv.cpp:49]   --->   Operation 324 'zext' 'zext_ln49_66' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%pad_img_addr = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_66" [CNN/src/conv.cpp:49]   --->   Operation 325 'getelementptr' 'pad_img_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 326 [2/2] (2.41ns)   --->   "%pixel = load i11 %pad_img_addr" [CNN/src/conv.cpp:49]   --->   Operation 326 'load' 'pixel' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_3 : Operation 327 [1/1] (1.46ns)   --->   "%add_ln49 = add i5 %empty_45, i5 1" [CNN/src/conv.cpp:49]   --->   Operation 327 'add' 'add_ln49' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln49_67 = zext i5 %add_ln49" [CNN/src/conv.cpp:49]   --->   Operation 328 'zext' 'zext_ln49_67' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (1.63ns)   --->   "%add_ln49_58 = add i11 %add_ln49_56, i11 %zext_ln49_67" [CNN/src/conv.cpp:49]   --->   Operation 329 'add' 'add_ln49_58' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln49_68 = zext i11 %add_ln49_58" [CNN/src/conv.cpp:49]   --->   Operation 330 'zext' 'zext_ln49_68' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%pad_img_addr_1 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_68" [CNN/src/conv.cpp:49]   --->   Operation 331 'getelementptr' 'pad_img_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 332 [2/2] (2.41ns)   --->   "%pixel_49 = load i11 %pad_img_addr_1" [CNN/src/conv.cpp:49]   --->   Operation 332 'load' 'pixel_49' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_3 : Operation 333 [1/1] (1.14ns)   --->   "%store_ln33 = store i2 %select_ln33_3, i2 %pr" [CNN/src/conv.cpp:33]   --->   Operation 333 'store' 'store_ln33' <Predicate = (!icmp_ln25)> <Delay = 1.14>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 334 [1/2] (2.41ns)   --->   "%pixel = load i11 %pad_img_addr" [CNN/src/conv.cpp:49]   --->   Operation 334 'load' 'pixel' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_4 : Operation 335 [4/4] (4.34ns)   --->   "%mul = fmul i32 %w, i32 %pixel" [CNN/src/conv.cpp:50]   --->   Operation 335 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [1/2] (2.41ns)   --->   "%pixel_49 = load i11 %pad_img_addr_1" [CNN/src/conv.cpp:49]   --->   Operation 336 'load' 'pixel_49' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_4 : Operation 337 [4/4] (4.34ns)   --->   "%mul_s = fmul i32 %w_1, i32 %pixel_49" [CNN/src/conv.cpp:50]   --->   Operation 337 'fmul' 'mul_s' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (1.46ns)   --->   "%add_ln49_1 = add i5 %empty_45, i5 2" [CNN/src/conv.cpp:49]   --->   Operation 338 'add' 'add_ln49_1' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln49_69 = zext i5 %add_ln49_1" [CNN/src/conv.cpp:49]   --->   Operation 339 'zext' 'zext_ln49_69' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (1.63ns)   --->   "%add_ln49_59 = add i11 %add_ln49_56, i11 %zext_ln49_69" [CNN/src/conv.cpp:49]   --->   Operation 340 'add' 'add_ln49_59' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln49_70 = zext i11 %add_ln49_59" [CNN/src/conv.cpp:49]   --->   Operation 341 'zext' 'zext_ln49_70' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%pad_img_addr_2 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_70" [CNN/src/conv.cpp:49]   --->   Operation 342 'getelementptr' 'pad_img_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 343 [2/2] (2.41ns)   --->   "%pixel_50 = load i11 %pad_img_addr_2" [CNN/src/conv.cpp:49]   --->   Operation 343 'load' 'pixel_50' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_4 : Operation 344 [1/1] (1.46ns)   --->   "%add_ln49_2 = add i5 %empty_45, i5 3" [CNN/src/conv.cpp:49]   --->   Operation 344 'add' 'add_ln49_2' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln49_71 = zext i5 %add_ln49_2" [CNN/src/conv.cpp:49]   --->   Operation 345 'zext' 'zext_ln49_71' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (1.63ns)   --->   "%add_ln49_60 = add i11 %add_ln49_56, i11 %zext_ln49_71" [CNN/src/conv.cpp:49]   --->   Operation 346 'add' 'add_ln49_60' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln49_72 = zext i11 %add_ln49_60" [CNN/src/conv.cpp:49]   --->   Operation 347 'zext' 'zext_ln49_72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%pad_img_addr_3 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_72" [CNN/src/conv.cpp:49]   --->   Operation 348 'getelementptr' 'pad_img_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 349 [2/2] (2.41ns)   --->   "%pixel_51 = load i11 %pad_img_addr_3" [CNN/src/conv.cpp:49]   --->   Operation 349 'load' 'pixel_51' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 5 <SV = 4> <Delay = 6.76>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln48_4 = zext i5 %empty_45" [CNN/src/conv.cpp:48]   --->   Operation 350 'zext' 'zext_ln48_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 351 [3/4] (4.34ns)   --->   "%mul = fmul i32 %w, i32 %pixel" [CNN/src/conv.cpp:50]   --->   Operation 351 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [3/4] (4.34ns)   --->   "%mul_s = fmul i32 %w_1, i32 %pixel_49" [CNN/src/conv.cpp:50]   --->   Operation 352 'fmul' 'mul_s' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/2] (2.41ns)   --->   "%pixel_50 = load i11 %pad_img_addr_2" [CNN/src/conv.cpp:49]   --->   Operation 353 'load' 'pixel_50' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 354 [4/4] (4.34ns)   --->   "%mul_12 = fmul i32 %w_2, i32 %pixel_50" [CNN/src/conv.cpp:50]   --->   Operation 354 'fmul' 'mul_12' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/2] (2.41ns)   --->   "%pixel_51 = load i11 %pad_img_addr_3" [CNN/src/conv.cpp:49]   --->   Operation 355 'load' 'pixel_51' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 356 [4/4] (4.34ns)   --->   "%mul_13 = fmul i32 %w_3, i32 %pixel_51" [CNN/src/conv.cpp:50]   --->   Operation 356 'fmul' 'mul_13' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [1/1] (1.46ns)   --->   "%add_ln49_3 = add i6 %zext_ln48_4, i6 4" [CNN/src/conv.cpp:49]   --->   Operation 357 'add' 'add_ln49_3' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln49_73 = zext i6 %add_ln49_3" [CNN/src/conv.cpp:49]   --->   Operation 358 'zext' 'zext_ln49_73' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (1.63ns)   --->   "%add_ln49_61 = add i11 %add_ln49_56, i11 %zext_ln49_73" [CNN/src/conv.cpp:49]   --->   Operation 359 'add' 'add_ln49_61' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln49_74 = zext i11 %add_ln49_61" [CNN/src/conv.cpp:49]   --->   Operation 360 'zext' 'zext_ln49_74' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%pad_img_addr_4 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_74" [CNN/src/conv.cpp:49]   --->   Operation 361 'getelementptr' 'pad_img_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 362 [2/2] (2.41ns)   --->   "%pixel_52 = load i11 %pad_img_addr_4" [CNN/src/conv.cpp:49]   --->   Operation 362 'load' 'pixel_52' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 363 [1/1] (1.46ns)   --->   "%add_ln49_4 = add i6 %zext_ln48_4, i6 5" [CNN/src/conv.cpp:49]   --->   Operation 363 'add' 'add_ln49_4' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln49_75 = zext i6 %add_ln49_4" [CNN/src/conv.cpp:49]   --->   Operation 364 'zext' 'zext_ln49_75' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (1.63ns)   --->   "%add_ln49_62 = add i11 %add_ln49_56, i11 %zext_ln49_75" [CNN/src/conv.cpp:49]   --->   Operation 365 'add' 'add_ln49_62' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln49_76 = zext i11 %add_ln49_62" [CNN/src/conv.cpp:49]   --->   Operation 366 'zext' 'zext_ln49_76' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%pad_img_addr_5 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_76" [CNN/src/conv.cpp:49]   --->   Operation 367 'getelementptr' 'pad_img_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 368 [2/2] (2.41ns)   --->   "%pixel_53 = load i11 %pad_img_addr_5" [CNN/src/conv.cpp:49]   --->   Operation 368 'load' 'pixel_53' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_5 : Operation 369 [1/1] (1.46ns)   --->   "%add_ln49_5 = add i6 %zext_ln48_4, i6 6" [CNN/src/conv.cpp:49]   --->   Operation 369 'add' 'add_ln49_5' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (1.14ns)   --->   "%add_ln36 = add i2 %select_ln33, i2 1" [CNN/src/conv.cpp:36]   --->   Operation 370 'add' 'add_ln36' <Predicate = (!icmp_ln25)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 371 [1/1] (1.14ns)   --->   "%store_ln36 = store i2 %add_ln36, i2 %pc" [CNN/src/conv.cpp:36]   --->   Operation 371 'store' 'store_ln36' <Predicate = (!icmp_ln25)> <Delay = 1.14>

State 6 <SV = 5> <Delay = 7.13>
ST_6 : Operation 372 [2/4] (4.34ns)   --->   "%mul = fmul i32 %w, i32 %pixel" [CNN/src/conv.cpp:50]   --->   Operation 372 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 373 [2/4] (4.34ns)   --->   "%mul_s = fmul i32 %w_1, i32 %pixel_49" [CNN/src/conv.cpp:50]   --->   Operation 373 'fmul' 'mul_s' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [3/4] (4.34ns)   --->   "%mul_12 = fmul i32 %w_2, i32 %pixel_50" [CNN/src/conv.cpp:50]   --->   Operation 374 'fmul' 'mul_12' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 375 [3/4] (4.34ns)   --->   "%mul_13 = fmul i32 %w_3, i32 %pixel_51" [CNN/src/conv.cpp:50]   --->   Operation 375 'fmul' 'mul_13' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/2] (2.41ns)   --->   "%pixel_52 = load i11 %pad_img_addr_4" [CNN/src/conv.cpp:49]   --->   Operation 376 'load' 'pixel_52' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_6 : Operation 377 [4/4] (4.34ns)   --->   "%mul_14 = fmul i32 %w_4, i32 %pixel_52" [CNN/src/conv.cpp:50]   --->   Operation 377 'fmul' 'mul_14' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/2] (2.41ns)   --->   "%pixel_53 = load i11 %pad_img_addr_5" [CNN/src/conv.cpp:49]   --->   Operation 378 'load' 'pixel_53' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_6 : Operation 379 [4/4] (4.34ns)   --->   "%mul_15 = fmul i32 %w_5, i32 %pixel_53" [CNN/src/conv.cpp:50]   --->   Operation 379 'fmul' 'mul_15' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln49_77 = zext i6 %add_ln49_5" [CNN/src/conv.cpp:49]   --->   Operation 380 'zext' 'zext_ln49_77' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (1.63ns)   --->   "%add_ln49_63 = add i11 %add_ln49_56, i11 %zext_ln49_77" [CNN/src/conv.cpp:49]   --->   Operation 381 'add' 'add_ln49_63' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln49_78 = zext i11 %add_ln49_63" [CNN/src/conv.cpp:49]   --->   Operation 382 'zext' 'zext_ln49_78' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%pad_img_addr_6 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_78" [CNN/src/conv.cpp:49]   --->   Operation 383 'getelementptr' 'pad_img_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 384 [2/2] (2.41ns)   --->   "%pixel_54 = load i11 %pad_img_addr_6" [CNN/src/conv.cpp:49]   --->   Operation 384 'load' 'pixel_54' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_6 : Operation 385 [1/1] (1.46ns)   --->   "%empty_46 = add i5 %empty, i5 1" [CNN/src/conv.cpp:33]   --->   Operation 385 'add' 'empty_46' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_360 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_46, i5 0" [CNN/src/conv.cpp:49]   --->   Operation 386 'bitconcatenate' 'tmp_360' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln49_79 = zext i10 %tmp_360" [CNN/src/conv.cpp:49]   --->   Operation 387 'zext' 'zext_ln49_79' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_361 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_46, i1 0" [CNN/src/conv.cpp:49]   --->   Operation 388 'bitconcatenate' 'tmp_361' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln49_80 = zext i6 %tmp_361" [CNN/src/conv.cpp:49]   --->   Operation 389 'zext' 'zext_ln49_80' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (1.62ns)   --->   "%add_ln49_64 = add i11 %zext_ln49_79, i11 %zext_ln49_80" [CNN/src/conv.cpp:49]   --->   Operation 390 'add' 'add_ln49_64' <Predicate = (!icmp_ln25)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (1.63ns)   --->   "%add_ln49_65 = add i11 %add_ln49_64, i11 %zext_ln49_65" [CNN/src/conv.cpp:49]   --->   Operation 391 'add' 'add_ln49_65' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln49_81 = zext i11 %add_ln49_65" [CNN/src/conv.cpp:49]   --->   Operation 392 'zext' 'zext_ln49_81' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%pad_img_addr_7 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_81" [CNN/src/conv.cpp:49]   --->   Operation 393 'getelementptr' 'pad_img_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 394 [2/2] (2.41ns)   --->   "%pixel_55 = load i11 %pad_img_addr_7" [CNN/src/conv.cpp:49]   --->   Operation 394 'load' 'pixel_55' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 7 <SV = 6> <Delay = 6.76>
ST_7 : Operation 395 [1/4] (4.34ns)   --->   "%mul = fmul i32 %w, i32 %pixel" [CNN/src/conv.cpp:50]   --->   Operation 395 'fmul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 396 [1/4] (4.34ns)   --->   "%mul_s = fmul i32 %w_1, i32 %pixel_49" [CNN/src/conv.cpp:50]   --->   Operation 396 'fmul' 'mul_s' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [2/4] (4.34ns)   --->   "%mul_12 = fmul i32 %w_2, i32 %pixel_50" [CNN/src/conv.cpp:50]   --->   Operation 397 'fmul' 'mul_12' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [2/4] (4.34ns)   --->   "%mul_13 = fmul i32 %w_3, i32 %pixel_51" [CNN/src/conv.cpp:50]   --->   Operation 398 'fmul' 'mul_13' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [3/4] (4.34ns)   --->   "%mul_14 = fmul i32 %w_4, i32 %pixel_52" [CNN/src/conv.cpp:50]   --->   Operation 399 'fmul' 'mul_14' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [3/4] (4.34ns)   --->   "%mul_15 = fmul i32 %w_5, i32 %pixel_53" [CNN/src/conv.cpp:50]   --->   Operation 400 'fmul' 'mul_15' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/2] (2.41ns)   --->   "%pixel_54 = load i11 %pad_img_addr_6" [CNN/src/conv.cpp:49]   --->   Operation 401 'load' 'pixel_54' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_7 : Operation 402 [4/4] (4.34ns)   --->   "%mul_16 = fmul i32 %w_6, i32 %pixel_54" [CNN/src/conv.cpp:50]   --->   Operation 402 'fmul' 'mul_16' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (1.63ns)   --->   "%add_ln49_66 = add i11 %add_ln49_64, i11 %zext_ln49_67" [CNN/src/conv.cpp:49]   --->   Operation 403 'add' 'add_ln49_66' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln49_82 = zext i11 %add_ln49_66" [CNN/src/conv.cpp:49]   --->   Operation 404 'zext' 'zext_ln49_82' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%pad_img_addr_8 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_82" [CNN/src/conv.cpp:49]   --->   Operation 405 'getelementptr' 'pad_img_addr_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (1.63ns)   --->   "%add_ln49_67 = add i11 %add_ln49_64, i11 %zext_ln49_69" [CNN/src/conv.cpp:49]   --->   Operation 406 'add' 'add_ln49_67' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln49_83 = zext i11 %add_ln49_67" [CNN/src/conv.cpp:49]   --->   Operation 407 'zext' 'zext_ln49_83' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%pad_img_addr_9 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_83" [CNN/src/conv.cpp:49]   --->   Operation 408 'getelementptr' 'pad_img_addr_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 409 [1/2] (2.41ns)   --->   "%pixel_55 = load i11 %pad_img_addr_7" [CNN/src/conv.cpp:49]   --->   Operation 409 'load' 'pixel_55' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_7 : Operation 410 [4/4] (4.34ns)   --->   "%mul_1 = fmul i32 %w_7, i32 %pixel_55" [CNN/src/conv.cpp:50]   --->   Operation 410 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [2/2] (2.41ns)   --->   "%pixel_56 = load i11 %pad_img_addr_8" [CNN/src/conv.cpp:49]   --->   Operation 411 'load' 'pixel_56' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_7 : Operation 412 [2/2] (2.41ns)   --->   "%pixel_57 = load i11 %pad_img_addr_9" [CNN/src/conv.cpp:49]   --->   Operation 412 'load' 'pixel_57' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 413 [4/4] (7.28ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN/src/conv.cpp:50]   --->   Operation 413 'fadd' 'w_sum' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 414 [1/4] (4.34ns)   --->   "%mul_12 = fmul i32 %w_2, i32 %pixel_50" [CNN/src/conv.cpp:50]   --->   Operation 414 'fmul' 'mul_12' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 415 [1/4] (4.34ns)   --->   "%mul_13 = fmul i32 %w_3, i32 %pixel_51" [CNN/src/conv.cpp:50]   --->   Operation 415 'fmul' 'mul_13' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 416 [2/4] (4.34ns)   --->   "%mul_14 = fmul i32 %w_4, i32 %pixel_52" [CNN/src/conv.cpp:50]   --->   Operation 416 'fmul' 'mul_14' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 417 [2/4] (4.34ns)   --->   "%mul_15 = fmul i32 %w_5, i32 %pixel_53" [CNN/src/conv.cpp:50]   --->   Operation 417 'fmul' 'mul_15' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 418 [3/4] (4.34ns)   --->   "%mul_16 = fmul i32 %w_6, i32 %pixel_54" [CNN/src/conv.cpp:50]   --->   Operation 418 'fmul' 'mul_16' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 419 [1/1] (1.63ns)   --->   "%add_ln49_68 = add i11 %add_ln49_64, i11 %zext_ln49_71" [CNN/src/conv.cpp:49]   --->   Operation 419 'add' 'add_ln49_68' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln49_84 = zext i11 %add_ln49_68" [CNN/src/conv.cpp:49]   --->   Operation 420 'zext' 'zext_ln49_84' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 421 [1/1] (0.00ns)   --->   "%pad_img_addr_10 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_84" [CNN/src/conv.cpp:49]   --->   Operation 421 'getelementptr' 'pad_img_addr_10' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 422 [1/1] (1.63ns)   --->   "%add_ln49_69 = add i11 %add_ln49_64, i11 %zext_ln49_73" [CNN/src/conv.cpp:49]   --->   Operation 422 'add' 'add_ln49_69' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln49_85 = zext i11 %add_ln49_69" [CNN/src/conv.cpp:49]   --->   Operation 423 'zext' 'zext_ln49_85' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 424 [1/1] (0.00ns)   --->   "%pad_img_addr_11 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_85" [CNN/src/conv.cpp:49]   --->   Operation 424 'getelementptr' 'pad_img_addr_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 425 [3/4] (4.34ns)   --->   "%mul_1 = fmul i32 %w_7, i32 %pixel_55" [CNN/src/conv.cpp:50]   --->   Operation 425 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [1/2] (2.41ns)   --->   "%pixel_56 = load i11 %pad_img_addr_8" [CNN/src/conv.cpp:49]   --->   Operation 426 'load' 'pixel_56' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_8 : Operation 427 [4/4] (4.34ns)   --->   "%mul_1_1 = fmul i32 %w_8, i32 %pixel_56" [CNN/src/conv.cpp:50]   --->   Operation 427 'fmul' 'mul_1_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 428 [1/2] (2.41ns)   --->   "%pixel_57 = load i11 %pad_img_addr_9" [CNN/src/conv.cpp:49]   --->   Operation 428 'load' 'pixel_57' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_8 : Operation 429 [4/4] (4.34ns)   --->   "%mul_1_2 = fmul i32 %w_9, i32 %pixel_57" [CNN/src/conv.cpp:50]   --->   Operation 429 'fmul' 'mul_1_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 430 [2/2] (2.41ns)   --->   "%pixel_58 = load i11 %pad_img_addr_10" [CNN/src/conv.cpp:49]   --->   Operation 430 'load' 'pixel_58' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_8 : Operation 431 [2/2] (2.41ns)   --->   "%pixel_59 = load i11 %pad_img_addr_11" [CNN/src/conv.cpp:49]   --->   Operation 431 'load' 'pixel_59' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 432 [3/4] (7.28ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN/src/conv.cpp:50]   --->   Operation 432 'fadd' 'w_sum' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 433 [1/4] (4.34ns)   --->   "%mul_14 = fmul i32 %w_4, i32 %pixel_52" [CNN/src/conv.cpp:50]   --->   Operation 433 'fmul' 'mul_14' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 434 [1/4] (4.34ns)   --->   "%mul_15 = fmul i32 %w_5, i32 %pixel_53" [CNN/src/conv.cpp:50]   --->   Operation 434 'fmul' 'mul_15' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 435 [2/4] (4.34ns)   --->   "%mul_16 = fmul i32 %w_6, i32 %pixel_54" [CNN/src/conv.cpp:50]   --->   Operation 435 'fmul' 'mul_16' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [1/1] (1.63ns)   --->   "%add_ln49_70 = add i11 %add_ln49_64, i11 %zext_ln49_75" [CNN/src/conv.cpp:49]   --->   Operation 436 'add' 'add_ln49_70' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln49_86 = zext i11 %add_ln49_70" [CNN/src/conv.cpp:49]   --->   Operation 437 'zext' 'zext_ln49_86' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 438 [1/1] (0.00ns)   --->   "%pad_img_addr_12 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_86" [CNN/src/conv.cpp:49]   --->   Operation 438 'getelementptr' 'pad_img_addr_12' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 439 [1/1] (1.63ns)   --->   "%add_ln49_71 = add i11 %add_ln49_64, i11 %zext_ln49_77" [CNN/src/conv.cpp:49]   --->   Operation 439 'add' 'add_ln49_71' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln49_87 = zext i11 %add_ln49_71" [CNN/src/conv.cpp:49]   --->   Operation 440 'zext' 'zext_ln49_87' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 441 [1/1] (0.00ns)   --->   "%pad_img_addr_13 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_87" [CNN/src/conv.cpp:49]   --->   Operation 441 'getelementptr' 'pad_img_addr_13' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 442 [2/4] (4.34ns)   --->   "%mul_1 = fmul i32 %w_7, i32 %pixel_55" [CNN/src/conv.cpp:50]   --->   Operation 442 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 443 [3/4] (4.34ns)   --->   "%mul_1_1 = fmul i32 %w_8, i32 %pixel_56" [CNN/src/conv.cpp:50]   --->   Operation 443 'fmul' 'mul_1_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [3/4] (4.34ns)   --->   "%mul_1_2 = fmul i32 %w_9, i32 %pixel_57" [CNN/src/conv.cpp:50]   --->   Operation 444 'fmul' 'mul_1_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 445 [1/2] (2.41ns)   --->   "%pixel_58 = load i11 %pad_img_addr_10" [CNN/src/conv.cpp:49]   --->   Operation 445 'load' 'pixel_58' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_9 : Operation 446 [4/4] (4.34ns)   --->   "%mul_1_3 = fmul i32 %w_48, i32 %pixel_58" [CNN/src/conv.cpp:50]   --->   Operation 446 'fmul' 'mul_1_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 447 [1/2] (2.41ns)   --->   "%pixel_59 = load i11 %pad_img_addr_11" [CNN/src/conv.cpp:49]   --->   Operation 447 'load' 'pixel_59' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_9 : Operation 448 [4/4] (4.34ns)   --->   "%mul_1_4 = fmul i32 %w_10, i32 %pixel_59" [CNN/src/conv.cpp:50]   --->   Operation 448 'fmul' 'mul_1_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 449 [2/2] (2.41ns)   --->   "%pixel_60 = load i11 %pad_img_addr_12" [CNN/src/conv.cpp:49]   --->   Operation 449 'load' 'pixel_60' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_9 : Operation 450 [2/2] (2.41ns)   --->   "%pixel_61 = load i11 %pad_img_addr_13" [CNN/src/conv.cpp:49]   --->   Operation 450 'load' 'pixel_61' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 451 [2/4] (7.28ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN/src/conv.cpp:50]   --->   Operation 451 'fadd' 'w_sum' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 452 [1/4] (4.34ns)   --->   "%mul_16 = fmul i32 %w_6, i32 %pixel_54" [CNN/src/conv.cpp:50]   --->   Operation 452 'fmul' 'mul_16' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 453 [1/4] (4.34ns)   --->   "%mul_1 = fmul i32 %w_7, i32 %pixel_55" [CNN/src/conv.cpp:50]   --->   Operation 453 'fmul' 'mul_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 454 [2/4] (4.34ns)   --->   "%mul_1_1 = fmul i32 %w_8, i32 %pixel_56" [CNN/src/conv.cpp:50]   --->   Operation 454 'fmul' 'mul_1_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 455 [2/4] (4.34ns)   --->   "%mul_1_2 = fmul i32 %w_9, i32 %pixel_57" [CNN/src/conv.cpp:50]   --->   Operation 455 'fmul' 'mul_1_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 456 [3/4] (4.34ns)   --->   "%mul_1_3 = fmul i32 %w_48, i32 %pixel_58" [CNN/src/conv.cpp:50]   --->   Operation 456 'fmul' 'mul_1_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 457 [3/4] (4.34ns)   --->   "%mul_1_4 = fmul i32 %w_10, i32 %pixel_59" [CNN/src/conv.cpp:50]   --->   Operation 457 'fmul' 'mul_1_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 458 [1/2] (2.41ns)   --->   "%pixel_60 = load i11 %pad_img_addr_12" [CNN/src/conv.cpp:49]   --->   Operation 458 'load' 'pixel_60' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_10 : Operation 459 [4/4] (4.34ns)   --->   "%mul_1_5 = fmul i32 %w_11, i32 %pixel_60" [CNN/src/conv.cpp:50]   --->   Operation 459 'fmul' 'mul_1_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 460 [1/2] (2.41ns)   --->   "%pixel_61 = load i11 %pad_img_addr_13" [CNN/src/conv.cpp:49]   --->   Operation 460 'load' 'pixel_61' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_10 : Operation 461 [4/4] (4.34ns)   --->   "%mul_1_6 = fmul i32 %w_12, i32 %pixel_61" [CNN/src/conv.cpp:50]   --->   Operation 461 'fmul' 'mul_1_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 462 [1/1] (1.46ns)   --->   "%empty_47 = add i5 %empty, i5 2" [CNN/src/conv.cpp:33]   --->   Operation 462 'add' 'empty_47' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_362 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_47, i5 0" [CNN/src/conv.cpp:49]   --->   Operation 463 'bitconcatenate' 'tmp_362' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln49_88 = zext i10 %tmp_362" [CNN/src/conv.cpp:49]   --->   Operation 464 'zext' 'zext_ln49_88' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_363 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_47, i1 0" [CNN/src/conv.cpp:49]   --->   Operation 465 'bitconcatenate' 'tmp_363' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln49_89 = zext i6 %tmp_363" [CNN/src/conv.cpp:49]   --->   Operation 466 'zext' 'zext_ln49_89' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 467 [1/1] (1.62ns)   --->   "%add_ln49_72 = add i11 %zext_ln49_88, i11 %zext_ln49_89" [CNN/src/conv.cpp:49]   --->   Operation 467 'add' 'add_ln49_72' <Predicate = (!icmp_ln25)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 468 [1/1] (1.63ns)   --->   "%add_ln49_73 = add i11 %add_ln49_72, i11 %zext_ln49_65" [CNN/src/conv.cpp:49]   --->   Operation 468 'add' 'add_ln49_73' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln49_90 = zext i11 %add_ln49_73" [CNN/src/conv.cpp:49]   --->   Operation 469 'zext' 'zext_ln49_90' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%pad_img_addr_14 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_90" [CNN/src/conv.cpp:49]   --->   Operation 470 'getelementptr' 'pad_img_addr_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (1.63ns)   --->   "%add_ln49_74 = add i11 %add_ln49_72, i11 %zext_ln49_67" [CNN/src/conv.cpp:49]   --->   Operation 471 'add' 'add_ln49_74' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln49_91 = zext i11 %add_ln49_74" [CNN/src/conv.cpp:49]   --->   Operation 472 'zext' 'zext_ln49_91' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%pad_img_addr_15 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_91" [CNN/src/conv.cpp:49]   --->   Operation 473 'getelementptr' 'pad_img_addr_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 474 [2/2] (2.41ns)   --->   "%pixel_62 = load i11 %pad_img_addr_14" [CNN/src/conv.cpp:49]   --->   Operation 474 'load' 'pixel_62' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_10 : Operation 475 [2/2] (2.41ns)   --->   "%pixel_63 = load i11 %pad_img_addr_15" [CNN/src/conv.cpp:49]   --->   Operation 475 'load' 'pixel_63' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 476 [1/4] (7.28ns)   --->   "%w_sum = fadd i32 %mul, i32 0" [CNN/src/conv.cpp:50]   --->   Operation 476 'fadd' 'w_sum' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 477 [1/4] (4.34ns)   --->   "%mul_1_1 = fmul i32 %w_8, i32 %pixel_56" [CNN/src/conv.cpp:50]   --->   Operation 477 'fmul' 'mul_1_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 478 [1/4] (4.34ns)   --->   "%mul_1_2 = fmul i32 %w_9, i32 %pixel_57" [CNN/src/conv.cpp:50]   --->   Operation 478 'fmul' 'mul_1_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 479 [2/4] (4.34ns)   --->   "%mul_1_3 = fmul i32 %w_48, i32 %pixel_58" [CNN/src/conv.cpp:50]   --->   Operation 479 'fmul' 'mul_1_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 480 [2/4] (4.34ns)   --->   "%mul_1_4 = fmul i32 %w_10, i32 %pixel_59" [CNN/src/conv.cpp:50]   --->   Operation 480 'fmul' 'mul_1_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 481 [3/4] (4.34ns)   --->   "%mul_1_5 = fmul i32 %w_11, i32 %pixel_60" [CNN/src/conv.cpp:50]   --->   Operation 481 'fmul' 'mul_1_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 482 [3/4] (4.34ns)   --->   "%mul_1_6 = fmul i32 %w_12, i32 %pixel_61" [CNN/src/conv.cpp:50]   --->   Operation 482 'fmul' 'mul_1_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 483 [1/1] (1.63ns)   --->   "%add_ln49_75 = add i11 %add_ln49_72, i11 %zext_ln49_69" [CNN/src/conv.cpp:49]   --->   Operation 483 'add' 'add_ln49_75' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln49_92 = zext i11 %add_ln49_75" [CNN/src/conv.cpp:49]   --->   Operation 484 'zext' 'zext_ln49_92' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 485 [1/1] (0.00ns)   --->   "%pad_img_addr_16 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_92" [CNN/src/conv.cpp:49]   --->   Operation 485 'getelementptr' 'pad_img_addr_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 486 [1/1] (1.63ns)   --->   "%add_ln49_76 = add i11 %add_ln49_72, i11 %zext_ln49_71" [CNN/src/conv.cpp:49]   --->   Operation 486 'add' 'add_ln49_76' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln49_93 = zext i11 %add_ln49_76" [CNN/src/conv.cpp:49]   --->   Operation 487 'zext' 'zext_ln49_93' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 488 [1/1] (0.00ns)   --->   "%pad_img_addr_17 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_93" [CNN/src/conv.cpp:49]   --->   Operation 488 'getelementptr' 'pad_img_addr_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 489 [1/2] (2.41ns)   --->   "%pixel_62 = load i11 %pad_img_addr_14" [CNN/src/conv.cpp:49]   --->   Operation 489 'load' 'pixel_62' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_11 : Operation 490 [4/4] (4.34ns)   --->   "%mul_2 = fmul i32 %w_13, i32 %pixel_62" [CNN/src/conv.cpp:50]   --->   Operation 490 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 491 [1/2] (2.41ns)   --->   "%pixel_63 = load i11 %pad_img_addr_15" [CNN/src/conv.cpp:49]   --->   Operation 491 'load' 'pixel_63' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_11 : Operation 492 [4/4] (4.34ns)   --->   "%mul_2_1 = fmul i32 %w_14, i32 %pixel_63" [CNN/src/conv.cpp:50]   --->   Operation 492 'fmul' 'mul_2_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 493 [2/2] (2.41ns)   --->   "%pixel_64 = load i11 %pad_img_addr_16" [CNN/src/conv.cpp:49]   --->   Operation 493 'load' 'pixel_64' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_11 : Operation 494 [2/2] (2.41ns)   --->   "%pixel_65 = load i11 %pad_img_addr_17" [CNN/src/conv.cpp:49]   --->   Operation 494 'load' 'pixel_65' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 495 [4/4] (7.28ns)   --->   "%w_sum_49 = fadd i32 %w_sum, i32 %mul_s" [CNN/src/conv.cpp:50]   --->   Operation 495 'fadd' 'w_sum_49' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 496 [1/4] (4.34ns)   --->   "%mul_1_3 = fmul i32 %w_48, i32 %pixel_58" [CNN/src/conv.cpp:50]   --->   Operation 496 'fmul' 'mul_1_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 497 [1/4] (4.34ns)   --->   "%mul_1_4 = fmul i32 %w_10, i32 %pixel_59" [CNN/src/conv.cpp:50]   --->   Operation 497 'fmul' 'mul_1_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 498 [2/4] (4.34ns)   --->   "%mul_1_5 = fmul i32 %w_11, i32 %pixel_60" [CNN/src/conv.cpp:50]   --->   Operation 498 'fmul' 'mul_1_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 499 [2/4] (4.34ns)   --->   "%mul_1_6 = fmul i32 %w_12, i32 %pixel_61" [CNN/src/conv.cpp:50]   --->   Operation 499 'fmul' 'mul_1_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 500 [1/1] (1.63ns)   --->   "%add_ln49_77 = add i11 %add_ln49_72, i11 %zext_ln49_73" [CNN/src/conv.cpp:49]   --->   Operation 500 'add' 'add_ln49_77' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln49_94 = zext i11 %add_ln49_77" [CNN/src/conv.cpp:49]   --->   Operation 501 'zext' 'zext_ln49_94' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 502 [1/1] (0.00ns)   --->   "%pad_img_addr_18 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_94" [CNN/src/conv.cpp:49]   --->   Operation 502 'getelementptr' 'pad_img_addr_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 503 [1/1] (1.63ns)   --->   "%add_ln49_78 = add i11 %add_ln49_72, i11 %zext_ln49_75" [CNN/src/conv.cpp:49]   --->   Operation 503 'add' 'add_ln49_78' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln49_95 = zext i11 %add_ln49_78" [CNN/src/conv.cpp:49]   --->   Operation 504 'zext' 'zext_ln49_95' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 505 [1/1] (0.00ns)   --->   "%pad_img_addr_19 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_95" [CNN/src/conv.cpp:49]   --->   Operation 505 'getelementptr' 'pad_img_addr_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 506 [3/4] (4.34ns)   --->   "%mul_2 = fmul i32 %w_13, i32 %pixel_62" [CNN/src/conv.cpp:50]   --->   Operation 506 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 507 [3/4] (4.34ns)   --->   "%mul_2_1 = fmul i32 %w_14, i32 %pixel_63" [CNN/src/conv.cpp:50]   --->   Operation 507 'fmul' 'mul_2_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 508 [1/2] (2.41ns)   --->   "%pixel_64 = load i11 %pad_img_addr_16" [CNN/src/conv.cpp:49]   --->   Operation 508 'load' 'pixel_64' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_12 : Operation 509 [4/4] (4.34ns)   --->   "%mul_2_2 = fmul i32 %w_15, i32 %pixel_64" [CNN/src/conv.cpp:50]   --->   Operation 509 'fmul' 'mul_2_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 510 [1/2] (2.41ns)   --->   "%pixel_65 = load i11 %pad_img_addr_17" [CNN/src/conv.cpp:49]   --->   Operation 510 'load' 'pixel_65' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_12 : Operation 511 [4/4] (4.34ns)   --->   "%mul_2_3 = fmul i32 %w_16, i32 %pixel_65" [CNN/src/conv.cpp:50]   --->   Operation 511 'fmul' 'mul_2_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 512 [2/2] (2.41ns)   --->   "%pixel_66 = load i11 %pad_img_addr_18" [CNN/src/conv.cpp:49]   --->   Operation 512 'load' 'pixel_66' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_12 : Operation 513 [2/2] (2.41ns)   --->   "%pixel_67 = load i11 %pad_img_addr_19" [CNN/src/conv.cpp:49]   --->   Operation 513 'load' 'pixel_67' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 514 [3/4] (7.28ns)   --->   "%w_sum_49 = fadd i32 %w_sum, i32 %mul_s" [CNN/src/conv.cpp:50]   --->   Operation 514 'fadd' 'w_sum_49' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 515 [1/4] (4.34ns)   --->   "%mul_1_5 = fmul i32 %w_11, i32 %pixel_60" [CNN/src/conv.cpp:50]   --->   Operation 515 'fmul' 'mul_1_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 516 [1/4] (4.34ns)   --->   "%mul_1_6 = fmul i32 %w_12, i32 %pixel_61" [CNN/src/conv.cpp:50]   --->   Operation 516 'fmul' 'mul_1_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 517 [1/1] (1.63ns)   --->   "%add_ln49_79 = add i11 %add_ln49_72, i11 %zext_ln49_77" [CNN/src/conv.cpp:49]   --->   Operation 517 'add' 'add_ln49_79' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln49_96 = zext i11 %add_ln49_79" [CNN/src/conv.cpp:49]   --->   Operation 518 'zext' 'zext_ln49_96' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%pad_img_addr_20 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_96" [CNN/src/conv.cpp:49]   --->   Operation 519 'getelementptr' 'pad_img_addr_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 520 [2/4] (4.34ns)   --->   "%mul_2 = fmul i32 %w_13, i32 %pixel_62" [CNN/src/conv.cpp:50]   --->   Operation 520 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 521 [2/4] (4.34ns)   --->   "%mul_2_1 = fmul i32 %w_14, i32 %pixel_63" [CNN/src/conv.cpp:50]   --->   Operation 521 'fmul' 'mul_2_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 522 [3/4] (4.34ns)   --->   "%mul_2_2 = fmul i32 %w_15, i32 %pixel_64" [CNN/src/conv.cpp:50]   --->   Operation 522 'fmul' 'mul_2_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 523 [3/4] (4.34ns)   --->   "%mul_2_3 = fmul i32 %w_16, i32 %pixel_65" [CNN/src/conv.cpp:50]   --->   Operation 523 'fmul' 'mul_2_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 524 [1/2] (2.41ns)   --->   "%pixel_66 = load i11 %pad_img_addr_18" [CNN/src/conv.cpp:49]   --->   Operation 524 'load' 'pixel_66' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_13 : Operation 525 [4/4] (4.34ns)   --->   "%mul_2_4 = fmul i32 %w_17, i32 %pixel_66" [CNN/src/conv.cpp:50]   --->   Operation 525 'fmul' 'mul_2_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 526 [1/2] (2.41ns)   --->   "%pixel_67 = load i11 %pad_img_addr_19" [CNN/src/conv.cpp:49]   --->   Operation 526 'load' 'pixel_67' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_13 : Operation 527 [4/4] (4.34ns)   --->   "%mul_2_5 = fmul i32 %w_18, i32 %pixel_67" [CNN/src/conv.cpp:50]   --->   Operation 527 'fmul' 'mul_2_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 528 [2/2] (2.41ns)   --->   "%pixel_68 = load i11 %pad_img_addr_20" [CNN/src/conv.cpp:49]   --->   Operation 528 'load' 'pixel_68' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_13 : Operation 529 [1/1] (1.46ns)   --->   "%empty_48 = add i5 %empty, i5 3" [CNN/src/conv.cpp:33]   --->   Operation 529 'add' 'empty_48' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_364 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_48, i5 0" [CNN/src/conv.cpp:49]   --->   Operation 530 'bitconcatenate' 'tmp_364' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln49_97 = zext i10 %tmp_364" [CNN/src/conv.cpp:49]   --->   Operation 531 'zext' 'zext_ln49_97' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_365 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_48, i1 0" [CNN/src/conv.cpp:49]   --->   Operation 532 'bitconcatenate' 'tmp_365' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln49_98 = zext i6 %tmp_365" [CNN/src/conv.cpp:49]   --->   Operation 533 'zext' 'zext_ln49_98' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 534 [1/1] (1.62ns)   --->   "%add_ln49_80 = add i11 %zext_ln49_97, i11 %zext_ln49_98" [CNN/src/conv.cpp:49]   --->   Operation 534 'add' 'add_ln49_80' <Predicate = (!icmp_ln25)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 535 [1/1] (1.63ns)   --->   "%add_ln49_81 = add i11 %add_ln49_80, i11 %zext_ln49_65" [CNN/src/conv.cpp:49]   --->   Operation 535 'add' 'add_ln49_81' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln49_99 = zext i11 %add_ln49_81" [CNN/src/conv.cpp:49]   --->   Operation 536 'zext' 'zext_ln49_99' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 537 [1/1] (0.00ns)   --->   "%pad_img_addr_21 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_99" [CNN/src/conv.cpp:49]   --->   Operation 537 'getelementptr' 'pad_img_addr_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_13 : Operation 538 [2/2] (2.41ns)   --->   "%pixel_69 = load i11 %pad_img_addr_21" [CNN/src/conv.cpp:49]   --->   Operation 538 'load' 'pixel_69' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 539 [2/4] (7.28ns)   --->   "%w_sum_49 = fadd i32 %w_sum, i32 %mul_s" [CNN/src/conv.cpp:50]   --->   Operation 539 'fadd' 'w_sum_49' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 540 [1/4] (4.34ns)   --->   "%mul_2 = fmul i32 %w_13, i32 %pixel_62" [CNN/src/conv.cpp:50]   --->   Operation 540 'fmul' 'mul_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 541 [1/4] (4.34ns)   --->   "%mul_2_1 = fmul i32 %w_14, i32 %pixel_63" [CNN/src/conv.cpp:50]   --->   Operation 541 'fmul' 'mul_2_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 542 [2/4] (4.34ns)   --->   "%mul_2_2 = fmul i32 %w_15, i32 %pixel_64" [CNN/src/conv.cpp:50]   --->   Operation 542 'fmul' 'mul_2_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 543 [2/4] (4.34ns)   --->   "%mul_2_3 = fmul i32 %w_16, i32 %pixel_65" [CNN/src/conv.cpp:50]   --->   Operation 543 'fmul' 'mul_2_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 544 [3/4] (4.34ns)   --->   "%mul_2_4 = fmul i32 %w_17, i32 %pixel_66" [CNN/src/conv.cpp:50]   --->   Operation 544 'fmul' 'mul_2_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 545 [3/4] (4.34ns)   --->   "%mul_2_5 = fmul i32 %w_18, i32 %pixel_67" [CNN/src/conv.cpp:50]   --->   Operation 545 'fmul' 'mul_2_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 546 [1/2] (2.41ns)   --->   "%pixel_68 = load i11 %pad_img_addr_20" [CNN/src/conv.cpp:49]   --->   Operation 546 'load' 'pixel_68' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_14 : Operation 547 [4/4] (4.34ns)   --->   "%mul_2_6 = fmul i32 %w_19, i32 %pixel_68" [CNN/src/conv.cpp:50]   --->   Operation 547 'fmul' 'mul_2_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 548 [1/1] (1.63ns)   --->   "%add_ln49_82 = add i11 %add_ln49_80, i11 %zext_ln49_67" [CNN/src/conv.cpp:49]   --->   Operation 548 'add' 'add_ln49_82' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln49_100 = zext i11 %add_ln49_82" [CNN/src/conv.cpp:49]   --->   Operation 549 'zext' 'zext_ln49_100' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 550 [1/1] (0.00ns)   --->   "%pad_img_addr_22 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_100" [CNN/src/conv.cpp:49]   --->   Operation 550 'getelementptr' 'pad_img_addr_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 551 [1/1] (1.63ns)   --->   "%add_ln49_83 = add i11 %add_ln49_80, i11 %zext_ln49_69" [CNN/src/conv.cpp:49]   --->   Operation 551 'add' 'add_ln49_83' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln49_101 = zext i11 %add_ln49_83" [CNN/src/conv.cpp:49]   --->   Operation 552 'zext' 'zext_ln49_101' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 553 [1/1] (0.00ns)   --->   "%pad_img_addr_23 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_101" [CNN/src/conv.cpp:49]   --->   Operation 553 'getelementptr' 'pad_img_addr_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 554 [1/2] (2.41ns)   --->   "%pixel_69 = load i11 %pad_img_addr_21" [CNN/src/conv.cpp:49]   --->   Operation 554 'load' 'pixel_69' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_14 : Operation 555 [4/4] (4.34ns)   --->   "%mul_3 = fmul i32 %w_20, i32 %pixel_69" [CNN/src/conv.cpp:50]   --->   Operation 555 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 556 [2/2] (2.41ns)   --->   "%pixel_70 = load i11 %pad_img_addr_22" [CNN/src/conv.cpp:49]   --->   Operation 556 'load' 'pixel_70' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_14 : Operation 557 [2/2] (2.41ns)   --->   "%pixel_71 = load i11 %pad_img_addr_23" [CNN/src/conv.cpp:49]   --->   Operation 557 'load' 'pixel_71' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 558 [1/4] (7.28ns)   --->   "%w_sum_49 = fadd i32 %w_sum, i32 %mul_s" [CNN/src/conv.cpp:50]   --->   Operation 558 'fadd' 'w_sum_49' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 559 [1/4] (4.34ns)   --->   "%mul_2_2 = fmul i32 %w_15, i32 %pixel_64" [CNN/src/conv.cpp:50]   --->   Operation 559 'fmul' 'mul_2_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 560 [1/4] (4.34ns)   --->   "%mul_2_3 = fmul i32 %w_16, i32 %pixel_65" [CNN/src/conv.cpp:50]   --->   Operation 560 'fmul' 'mul_2_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 561 [2/4] (4.34ns)   --->   "%mul_2_4 = fmul i32 %w_17, i32 %pixel_66" [CNN/src/conv.cpp:50]   --->   Operation 561 'fmul' 'mul_2_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 562 [2/4] (4.34ns)   --->   "%mul_2_5 = fmul i32 %w_18, i32 %pixel_67" [CNN/src/conv.cpp:50]   --->   Operation 562 'fmul' 'mul_2_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 563 [3/4] (4.34ns)   --->   "%mul_2_6 = fmul i32 %w_19, i32 %pixel_68" [CNN/src/conv.cpp:50]   --->   Operation 563 'fmul' 'mul_2_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 564 [1/1] (1.63ns)   --->   "%add_ln49_84 = add i11 %add_ln49_80, i11 %zext_ln49_71" [CNN/src/conv.cpp:49]   --->   Operation 564 'add' 'add_ln49_84' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln49_102 = zext i11 %add_ln49_84" [CNN/src/conv.cpp:49]   --->   Operation 565 'zext' 'zext_ln49_102' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 566 [1/1] (0.00ns)   --->   "%pad_img_addr_24 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_102" [CNN/src/conv.cpp:49]   --->   Operation 566 'getelementptr' 'pad_img_addr_24' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 567 [1/1] (1.63ns)   --->   "%add_ln49_85 = add i11 %add_ln49_80, i11 %zext_ln49_73" [CNN/src/conv.cpp:49]   --->   Operation 567 'add' 'add_ln49_85' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln49_103 = zext i11 %add_ln49_85" [CNN/src/conv.cpp:49]   --->   Operation 568 'zext' 'zext_ln49_103' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 569 [1/1] (0.00ns)   --->   "%pad_img_addr_25 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_103" [CNN/src/conv.cpp:49]   --->   Operation 569 'getelementptr' 'pad_img_addr_25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 570 [3/4] (4.34ns)   --->   "%mul_3 = fmul i32 %w_20, i32 %pixel_69" [CNN/src/conv.cpp:50]   --->   Operation 570 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 571 [1/2] (2.41ns)   --->   "%pixel_70 = load i11 %pad_img_addr_22" [CNN/src/conv.cpp:49]   --->   Operation 571 'load' 'pixel_70' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_15 : Operation 572 [4/4] (4.34ns)   --->   "%mul_3_1 = fmul i32 %w_21, i32 %pixel_70" [CNN/src/conv.cpp:50]   --->   Operation 572 'fmul' 'mul_3_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 573 [1/2] (2.41ns)   --->   "%pixel_71 = load i11 %pad_img_addr_23" [CNN/src/conv.cpp:49]   --->   Operation 573 'load' 'pixel_71' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_15 : Operation 574 [4/4] (4.34ns)   --->   "%mul_3_2 = fmul i32 %w_22, i32 %pixel_71" [CNN/src/conv.cpp:50]   --->   Operation 574 'fmul' 'mul_3_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 575 [2/2] (2.41ns)   --->   "%pixel_72 = load i11 %pad_img_addr_24" [CNN/src/conv.cpp:49]   --->   Operation 575 'load' 'pixel_72' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_15 : Operation 576 [2/2] (2.41ns)   --->   "%pixel_73 = load i11 %pad_img_addr_25" [CNN/src/conv.cpp:49]   --->   Operation 576 'load' 'pixel_73' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 577 [4/4] (7.28ns)   --->   "%w_sum_50 = fadd i32 %w_sum_49, i32 %mul_12" [CNN/src/conv.cpp:50]   --->   Operation 577 'fadd' 'w_sum_50' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 578 [1/4] (4.34ns)   --->   "%mul_2_4 = fmul i32 %w_17, i32 %pixel_66" [CNN/src/conv.cpp:50]   --->   Operation 578 'fmul' 'mul_2_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 579 [1/4] (4.34ns)   --->   "%mul_2_5 = fmul i32 %w_18, i32 %pixel_67" [CNN/src/conv.cpp:50]   --->   Operation 579 'fmul' 'mul_2_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 580 [2/4] (4.34ns)   --->   "%mul_2_6 = fmul i32 %w_19, i32 %pixel_68" [CNN/src/conv.cpp:50]   --->   Operation 580 'fmul' 'mul_2_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 581 [1/1] (1.63ns)   --->   "%add_ln49_86 = add i11 %add_ln49_80, i11 %zext_ln49_75" [CNN/src/conv.cpp:49]   --->   Operation 581 'add' 'add_ln49_86' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln49_104 = zext i11 %add_ln49_86" [CNN/src/conv.cpp:49]   --->   Operation 582 'zext' 'zext_ln49_104' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 583 [1/1] (0.00ns)   --->   "%pad_img_addr_26 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_104" [CNN/src/conv.cpp:49]   --->   Operation 583 'getelementptr' 'pad_img_addr_26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 584 [1/1] (1.63ns)   --->   "%add_ln49_87 = add i11 %add_ln49_80, i11 %zext_ln49_77" [CNN/src/conv.cpp:49]   --->   Operation 584 'add' 'add_ln49_87' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln49_105 = zext i11 %add_ln49_87" [CNN/src/conv.cpp:49]   --->   Operation 585 'zext' 'zext_ln49_105' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 586 [1/1] (0.00ns)   --->   "%pad_img_addr_27 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_105" [CNN/src/conv.cpp:49]   --->   Operation 586 'getelementptr' 'pad_img_addr_27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_16 : Operation 587 [2/4] (4.34ns)   --->   "%mul_3 = fmul i32 %w_20, i32 %pixel_69" [CNN/src/conv.cpp:50]   --->   Operation 587 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 588 [3/4] (4.34ns)   --->   "%mul_3_1 = fmul i32 %w_21, i32 %pixel_70" [CNN/src/conv.cpp:50]   --->   Operation 588 'fmul' 'mul_3_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 589 [3/4] (4.34ns)   --->   "%mul_3_2 = fmul i32 %w_22, i32 %pixel_71" [CNN/src/conv.cpp:50]   --->   Operation 589 'fmul' 'mul_3_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 590 [1/2] (2.41ns)   --->   "%pixel_72 = load i11 %pad_img_addr_24" [CNN/src/conv.cpp:49]   --->   Operation 590 'load' 'pixel_72' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_16 : Operation 591 [4/4] (4.34ns)   --->   "%mul_3_3 = fmul i32 %w_23, i32 %pixel_72" [CNN/src/conv.cpp:50]   --->   Operation 591 'fmul' 'mul_3_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 592 [1/2] (2.41ns)   --->   "%pixel_73 = load i11 %pad_img_addr_25" [CNN/src/conv.cpp:49]   --->   Operation 592 'load' 'pixel_73' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_16 : Operation 593 [4/4] (4.34ns)   --->   "%mul_3_4 = fmul i32 %w_24, i32 %pixel_73" [CNN/src/conv.cpp:50]   --->   Operation 593 'fmul' 'mul_3_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 594 [2/2] (2.41ns)   --->   "%pixel_74 = load i11 %pad_img_addr_26" [CNN/src/conv.cpp:49]   --->   Operation 594 'load' 'pixel_74' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_16 : Operation 595 [2/2] (2.41ns)   --->   "%pixel_75 = load i11 %pad_img_addr_27" [CNN/src/conv.cpp:49]   --->   Operation 595 'load' 'pixel_75' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 596 [3/4] (7.28ns)   --->   "%w_sum_50 = fadd i32 %w_sum_49, i32 %mul_12" [CNN/src/conv.cpp:50]   --->   Operation 596 'fadd' 'w_sum_50' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 597 [1/4] (4.34ns)   --->   "%mul_2_6 = fmul i32 %w_19, i32 %pixel_68" [CNN/src/conv.cpp:50]   --->   Operation 597 'fmul' 'mul_2_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 598 [1/4] (4.34ns)   --->   "%mul_3 = fmul i32 %w_20, i32 %pixel_69" [CNN/src/conv.cpp:50]   --->   Operation 598 'fmul' 'mul_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 599 [2/4] (4.34ns)   --->   "%mul_3_1 = fmul i32 %w_21, i32 %pixel_70" [CNN/src/conv.cpp:50]   --->   Operation 599 'fmul' 'mul_3_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 600 [2/4] (4.34ns)   --->   "%mul_3_2 = fmul i32 %w_22, i32 %pixel_71" [CNN/src/conv.cpp:50]   --->   Operation 600 'fmul' 'mul_3_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 601 [3/4] (4.34ns)   --->   "%mul_3_3 = fmul i32 %w_23, i32 %pixel_72" [CNN/src/conv.cpp:50]   --->   Operation 601 'fmul' 'mul_3_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 602 [3/4] (4.34ns)   --->   "%mul_3_4 = fmul i32 %w_24, i32 %pixel_73" [CNN/src/conv.cpp:50]   --->   Operation 602 'fmul' 'mul_3_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 603 [1/2] (2.41ns)   --->   "%pixel_74 = load i11 %pad_img_addr_26" [CNN/src/conv.cpp:49]   --->   Operation 603 'load' 'pixel_74' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_17 : Operation 604 [4/4] (4.34ns)   --->   "%mul_3_5 = fmul i32 %w_25, i32 %pixel_74" [CNN/src/conv.cpp:50]   --->   Operation 604 'fmul' 'mul_3_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 605 [1/2] (2.41ns)   --->   "%pixel_75 = load i11 %pad_img_addr_27" [CNN/src/conv.cpp:49]   --->   Operation 605 'load' 'pixel_75' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_17 : Operation 606 [4/4] (4.34ns)   --->   "%mul_3_6 = fmul i32 %w_26, i32 %pixel_75" [CNN/src/conv.cpp:50]   --->   Operation 606 'fmul' 'mul_3_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 607 [1/1] (1.46ns)   --->   "%empty_49 = add i5 %empty, i5 4" [CNN/src/conv.cpp:33]   --->   Operation 607 'add' 'empty_49' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_366 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_49, i5 0" [CNN/src/conv.cpp:49]   --->   Operation 608 'bitconcatenate' 'tmp_366' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln49_106 = zext i10 %tmp_366" [CNN/src/conv.cpp:49]   --->   Operation 609 'zext' 'zext_ln49_106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_367 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_49, i1 0" [CNN/src/conv.cpp:49]   --->   Operation 610 'bitconcatenate' 'tmp_367' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln49_107 = zext i6 %tmp_367" [CNN/src/conv.cpp:49]   --->   Operation 611 'zext' 'zext_ln49_107' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 612 [1/1] (1.62ns)   --->   "%add_ln49_88 = add i11 %zext_ln49_106, i11 %zext_ln49_107" [CNN/src/conv.cpp:49]   --->   Operation 612 'add' 'add_ln49_88' <Predicate = (!icmp_ln25)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 613 [1/1] (1.63ns)   --->   "%add_ln49_89 = add i11 %add_ln49_88, i11 %zext_ln49_65" [CNN/src/conv.cpp:49]   --->   Operation 613 'add' 'add_ln49_89' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln49_108 = zext i11 %add_ln49_89" [CNN/src/conv.cpp:49]   --->   Operation 614 'zext' 'zext_ln49_108' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 615 [1/1] (0.00ns)   --->   "%pad_img_addr_28 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_108" [CNN/src/conv.cpp:49]   --->   Operation 615 'getelementptr' 'pad_img_addr_28' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 616 [1/1] (1.63ns)   --->   "%add_ln49_90 = add i11 %add_ln49_88, i11 %zext_ln49_67" [CNN/src/conv.cpp:49]   --->   Operation 616 'add' 'add_ln49_90' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln49_109 = zext i11 %add_ln49_90" [CNN/src/conv.cpp:49]   --->   Operation 617 'zext' 'zext_ln49_109' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 618 [1/1] (0.00ns)   --->   "%pad_img_addr_29 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_109" [CNN/src/conv.cpp:49]   --->   Operation 618 'getelementptr' 'pad_img_addr_29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_17 : Operation 619 [2/2] (2.41ns)   --->   "%pixel_76 = load i11 %pad_img_addr_28" [CNN/src/conv.cpp:49]   --->   Operation 619 'load' 'pixel_76' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_17 : Operation 620 [2/2] (2.41ns)   --->   "%pixel_77 = load i11 %pad_img_addr_29" [CNN/src/conv.cpp:49]   --->   Operation 620 'load' 'pixel_77' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 621 [2/4] (7.28ns)   --->   "%w_sum_50 = fadd i32 %w_sum_49, i32 %mul_12" [CNN/src/conv.cpp:50]   --->   Operation 621 'fadd' 'w_sum_50' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 622 [1/4] (4.34ns)   --->   "%mul_3_1 = fmul i32 %w_21, i32 %pixel_70" [CNN/src/conv.cpp:50]   --->   Operation 622 'fmul' 'mul_3_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 623 [1/4] (4.34ns)   --->   "%mul_3_2 = fmul i32 %w_22, i32 %pixel_71" [CNN/src/conv.cpp:50]   --->   Operation 623 'fmul' 'mul_3_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 624 [2/4] (4.34ns)   --->   "%mul_3_3 = fmul i32 %w_23, i32 %pixel_72" [CNN/src/conv.cpp:50]   --->   Operation 624 'fmul' 'mul_3_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 625 [2/4] (4.34ns)   --->   "%mul_3_4 = fmul i32 %w_24, i32 %pixel_73" [CNN/src/conv.cpp:50]   --->   Operation 625 'fmul' 'mul_3_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 626 [3/4] (4.34ns)   --->   "%mul_3_5 = fmul i32 %w_25, i32 %pixel_74" [CNN/src/conv.cpp:50]   --->   Operation 626 'fmul' 'mul_3_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 627 [3/4] (4.34ns)   --->   "%mul_3_6 = fmul i32 %w_26, i32 %pixel_75" [CNN/src/conv.cpp:50]   --->   Operation 627 'fmul' 'mul_3_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 628 [1/1] (1.63ns)   --->   "%add_ln49_91 = add i11 %add_ln49_88, i11 %zext_ln49_69" [CNN/src/conv.cpp:49]   --->   Operation 628 'add' 'add_ln49_91' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln49_110 = zext i11 %add_ln49_91" [CNN/src/conv.cpp:49]   --->   Operation 629 'zext' 'zext_ln49_110' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 630 [1/1] (0.00ns)   --->   "%pad_img_addr_30 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_110" [CNN/src/conv.cpp:49]   --->   Operation 630 'getelementptr' 'pad_img_addr_30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 631 [1/1] (1.63ns)   --->   "%add_ln49_92 = add i11 %add_ln49_88, i11 %zext_ln49_71" [CNN/src/conv.cpp:49]   --->   Operation 631 'add' 'add_ln49_92' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln49_111 = zext i11 %add_ln49_92" [CNN/src/conv.cpp:49]   --->   Operation 632 'zext' 'zext_ln49_111' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 633 [1/1] (0.00ns)   --->   "%pad_img_addr_31 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_111" [CNN/src/conv.cpp:49]   --->   Operation 633 'getelementptr' 'pad_img_addr_31' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_18 : Operation 634 [1/2] (2.41ns)   --->   "%pixel_76 = load i11 %pad_img_addr_28" [CNN/src/conv.cpp:49]   --->   Operation 634 'load' 'pixel_76' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_18 : Operation 635 [4/4] (4.34ns)   --->   "%mul_4 = fmul i32 %w_27, i32 %pixel_76" [CNN/src/conv.cpp:50]   --->   Operation 635 'fmul' 'mul_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 636 [1/2] (2.41ns)   --->   "%pixel_77 = load i11 %pad_img_addr_29" [CNN/src/conv.cpp:49]   --->   Operation 636 'load' 'pixel_77' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_18 : Operation 637 [4/4] (4.34ns)   --->   "%mul_4_1 = fmul i32 %w_28, i32 %pixel_77" [CNN/src/conv.cpp:50]   --->   Operation 637 'fmul' 'mul_4_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 638 [2/2] (2.41ns)   --->   "%pixel_78 = load i11 %pad_img_addr_30" [CNN/src/conv.cpp:49]   --->   Operation 638 'load' 'pixel_78' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_18 : Operation 639 [2/2] (2.41ns)   --->   "%pixel_79 = load i11 %pad_img_addr_31" [CNN/src/conv.cpp:49]   --->   Operation 639 'load' 'pixel_79' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 640 [1/4] (7.28ns)   --->   "%w_sum_50 = fadd i32 %w_sum_49, i32 %mul_12" [CNN/src/conv.cpp:50]   --->   Operation 640 'fadd' 'w_sum_50' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 641 [1/4] (4.34ns)   --->   "%mul_3_3 = fmul i32 %w_23, i32 %pixel_72" [CNN/src/conv.cpp:50]   --->   Operation 641 'fmul' 'mul_3_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 642 [1/4] (4.34ns)   --->   "%mul_3_4 = fmul i32 %w_24, i32 %pixel_73" [CNN/src/conv.cpp:50]   --->   Operation 642 'fmul' 'mul_3_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 643 [2/4] (4.34ns)   --->   "%mul_3_5 = fmul i32 %w_25, i32 %pixel_74" [CNN/src/conv.cpp:50]   --->   Operation 643 'fmul' 'mul_3_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 644 [2/4] (4.34ns)   --->   "%mul_3_6 = fmul i32 %w_26, i32 %pixel_75" [CNN/src/conv.cpp:50]   --->   Operation 644 'fmul' 'mul_3_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 645 [1/1] (1.63ns)   --->   "%add_ln49_93 = add i11 %add_ln49_88, i11 %zext_ln49_73" [CNN/src/conv.cpp:49]   --->   Operation 645 'add' 'add_ln49_93' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln49_112 = zext i11 %add_ln49_93" [CNN/src/conv.cpp:49]   --->   Operation 646 'zext' 'zext_ln49_112' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 647 [1/1] (0.00ns)   --->   "%pad_img_addr_32 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_112" [CNN/src/conv.cpp:49]   --->   Operation 647 'getelementptr' 'pad_img_addr_32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 648 [1/1] (1.63ns)   --->   "%add_ln49_94 = add i11 %add_ln49_88, i11 %zext_ln49_75" [CNN/src/conv.cpp:49]   --->   Operation 648 'add' 'add_ln49_94' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln49_113 = zext i11 %add_ln49_94" [CNN/src/conv.cpp:49]   --->   Operation 649 'zext' 'zext_ln49_113' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 650 [1/1] (0.00ns)   --->   "%pad_img_addr_33 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_113" [CNN/src/conv.cpp:49]   --->   Operation 650 'getelementptr' 'pad_img_addr_33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_19 : Operation 651 [3/4] (4.34ns)   --->   "%mul_4 = fmul i32 %w_27, i32 %pixel_76" [CNN/src/conv.cpp:50]   --->   Operation 651 'fmul' 'mul_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 652 [3/4] (4.34ns)   --->   "%mul_4_1 = fmul i32 %w_28, i32 %pixel_77" [CNN/src/conv.cpp:50]   --->   Operation 652 'fmul' 'mul_4_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 653 [1/2] (2.41ns)   --->   "%pixel_78 = load i11 %pad_img_addr_30" [CNN/src/conv.cpp:49]   --->   Operation 653 'load' 'pixel_78' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_19 : Operation 654 [4/4] (4.34ns)   --->   "%mul_4_2 = fmul i32 %w_29, i32 %pixel_78" [CNN/src/conv.cpp:50]   --->   Operation 654 'fmul' 'mul_4_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 655 [1/2] (2.41ns)   --->   "%pixel_79 = load i11 %pad_img_addr_31" [CNN/src/conv.cpp:49]   --->   Operation 655 'load' 'pixel_79' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_19 : Operation 656 [4/4] (4.34ns)   --->   "%mul_4_3 = fmul i32 %w_30, i32 %pixel_79" [CNN/src/conv.cpp:50]   --->   Operation 656 'fmul' 'mul_4_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 657 [2/2] (2.41ns)   --->   "%pixel_80 = load i11 %pad_img_addr_32" [CNN/src/conv.cpp:49]   --->   Operation 657 'load' 'pixel_80' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_19 : Operation 658 [2/2] (2.41ns)   --->   "%pixel_81 = load i11 %pad_img_addr_33" [CNN/src/conv.cpp:49]   --->   Operation 658 'load' 'pixel_81' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %empty" [CNN/src/conv.cpp:36]   --->   Operation 659 'zext' 'zext_ln36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 660 [4/4] (7.28ns)   --->   "%w_sum_51 = fadd i32 %w_sum_50, i32 %mul_13" [CNN/src/conv.cpp:50]   --->   Operation 660 'fadd' 'w_sum_51' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 661 [1/4] (4.34ns)   --->   "%mul_3_5 = fmul i32 %w_25, i32 %pixel_74" [CNN/src/conv.cpp:50]   --->   Operation 661 'fmul' 'mul_3_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 662 [1/4] (4.34ns)   --->   "%mul_3_6 = fmul i32 %w_26, i32 %pixel_75" [CNN/src/conv.cpp:50]   --->   Operation 662 'fmul' 'mul_3_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 663 [1/1] (1.63ns)   --->   "%add_ln49_95 = add i11 %add_ln49_88, i11 %zext_ln49_77" [CNN/src/conv.cpp:49]   --->   Operation 663 'add' 'add_ln49_95' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln49_114 = zext i11 %add_ln49_95" [CNN/src/conv.cpp:49]   --->   Operation 664 'zext' 'zext_ln49_114' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 665 [1/1] (0.00ns)   --->   "%pad_img_addr_34 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_114" [CNN/src/conv.cpp:49]   --->   Operation 665 'getelementptr' 'pad_img_addr_34' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 666 [2/4] (4.34ns)   --->   "%mul_4 = fmul i32 %w_27, i32 %pixel_76" [CNN/src/conv.cpp:50]   --->   Operation 666 'fmul' 'mul_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 667 [2/4] (4.34ns)   --->   "%mul_4_1 = fmul i32 %w_28, i32 %pixel_77" [CNN/src/conv.cpp:50]   --->   Operation 667 'fmul' 'mul_4_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 668 [3/4] (4.34ns)   --->   "%mul_4_2 = fmul i32 %w_29, i32 %pixel_78" [CNN/src/conv.cpp:50]   --->   Operation 668 'fmul' 'mul_4_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 669 [3/4] (4.34ns)   --->   "%mul_4_3 = fmul i32 %w_30, i32 %pixel_79" [CNN/src/conv.cpp:50]   --->   Operation 669 'fmul' 'mul_4_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 670 [1/2] (2.41ns)   --->   "%pixel_80 = load i11 %pad_img_addr_32" [CNN/src/conv.cpp:49]   --->   Operation 670 'load' 'pixel_80' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_20 : Operation 671 [4/4] (4.34ns)   --->   "%mul_4_4 = fmul i32 %w_31, i32 %pixel_80" [CNN/src/conv.cpp:50]   --->   Operation 671 'fmul' 'mul_4_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 672 [1/2] (2.41ns)   --->   "%pixel_81 = load i11 %pad_img_addr_33" [CNN/src/conv.cpp:49]   --->   Operation 672 'load' 'pixel_81' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_20 : Operation 673 [4/4] (4.34ns)   --->   "%mul_4_5 = fmul i32 %w_32, i32 %pixel_81" [CNN/src/conv.cpp:50]   --->   Operation 673 'fmul' 'mul_4_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 674 [2/2] (2.41ns)   --->   "%pixel_82 = load i11 %pad_img_addr_34" [CNN/src/conv.cpp:49]   --->   Operation 674 'load' 'pixel_82' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_20 : Operation 675 [1/1] (1.46ns)   --->   "%empty_50 = add i6 %zext_ln36, i6 5" [CNN/src/conv.cpp:36]   --->   Operation 675 'add' 'empty_50' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_368 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_50, i5 0" [CNN/src/conv.cpp:49]   --->   Operation 676 'bitconcatenate' 'tmp_368' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_369 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_50, i1 0" [CNN/src/conv.cpp:49]   --->   Operation 677 'bitconcatenate' 'tmp_369' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln49_115 = zext i7 %tmp_369" [CNN/src/conv.cpp:49]   --->   Operation 678 'zext' 'zext_ln49_115' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 679 [1/1] (1.63ns)   --->   "%add_ln49_96 = add i11 %tmp_368, i11 %zext_ln49_115" [CNN/src/conv.cpp:49]   --->   Operation 679 'add' 'add_ln49_96' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 680 [1/1] (1.63ns)   --->   "%add_ln49_97 = add i11 %add_ln49_96, i11 %zext_ln49_65" [CNN/src/conv.cpp:49]   --->   Operation 680 'add' 'add_ln49_97' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln49_116 = zext i11 %add_ln49_97" [CNN/src/conv.cpp:49]   --->   Operation 681 'zext' 'zext_ln49_116' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 682 [1/1] (0.00ns)   --->   "%pad_img_addr_35 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_116" [CNN/src/conv.cpp:49]   --->   Operation 682 'getelementptr' 'pad_img_addr_35' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_20 : Operation 683 [2/2] (2.41ns)   --->   "%pixel_83 = load i11 %pad_img_addr_35" [CNN/src/conv.cpp:49]   --->   Operation 683 'load' 'pixel_83' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 684 [3/4] (7.28ns)   --->   "%w_sum_51 = fadd i32 %w_sum_50, i32 %mul_13" [CNN/src/conv.cpp:50]   --->   Operation 684 'fadd' 'w_sum_51' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 685 [1/4] (4.34ns)   --->   "%mul_4 = fmul i32 %w_27, i32 %pixel_76" [CNN/src/conv.cpp:50]   --->   Operation 685 'fmul' 'mul_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 686 [1/4] (4.34ns)   --->   "%mul_4_1 = fmul i32 %w_28, i32 %pixel_77" [CNN/src/conv.cpp:50]   --->   Operation 686 'fmul' 'mul_4_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 687 [2/4] (4.34ns)   --->   "%mul_4_2 = fmul i32 %w_29, i32 %pixel_78" [CNN/src/conv.cpp:50]   --->   Operation 687 'fmul' 'mul_4_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 688 [2/4] (4.34ns)   --->   "%mul_4_3 = fmul i32 %w_30, i32 %pixel_79" [CNN/src/conv.cpp:50]   --->   Operation 688 'fmul' 'mul_4_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 689 [3/4] (4.34ns)   --->   "%mul_4_4 = fmul i32 %w_31, i32 %pixel_80" [CNN/src/conv.cpp:50]   --->   Operation 689 'fmul' 'mul_4_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 690 [3/4] (4.34ns)   --->   "%mul_4_5 = fmul i32 %w_32, i32 %pixel_81" [CNN/src/conv.cpp:50]   --->   Operation 690 'fmul' 'mul_4_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 691 [1/2] (2.41ns)   --->   "%pixel_82 = load i11 %pad_img_addr_34" [CNN/src/conv.cpp:49]   --->   Operation 691 'load' 'pixel_82' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_21 : Operation 692 [4/4] (4.34ns)   --->   "%mul_4_6 = fmul i32 %w_33, i32 %pixel_82" [CNN/src/conv.cpp:50]   --->   Operation 692 'fmul' 'mul_4_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 693 [1/1] (1.63ns)   --->   "%add_ln49_98 = add i11 %add_ln49_96, i11 %zext_ln49_67" [CNN/src/conv.cpp:49]   --->   Operation 693 'add' 'add_ln49_98' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln49_117 = zext i11 %add_ln49_98" [CNN/src/conv.cpp:49]   --->   Operation 694 'zext' 'zext_ln49_117' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 695 [1/1] (0.00ns)   --->   "%pad_img_addr_36 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_117" [CNN/src/conv.cpp:49]   --->   Operation 695 'getelementptr' 'pad_img_addr_36' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 696 [1/1] (1.63ns)   --->   "%add_ln49_99 = add i11 %add_ln49_96, i11 %zext_ln49_69" [CNN/src/conv.cpp:49]   --->   Operation 696 'add' 'add_ln49_99' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln49_118 = zext i11 %add_ln49_99" [CNN/src/conv.cpp:49]   --->   Operation 697 'zext' 'zext_ln49_118' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 698 [1/1] (0.00ns)   --->   "%pad_img_addr_37 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_118" [CNN/src/conv.cpp:49]   --->   Operation 698 'getelementptr' 'pad_img_addr_37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_21 : Operation 699 [1/2] (2.41ns)   --->   "%pixel_83 = load i11 %pad_img_addr_35" [CNN/src/conv.cpp:49]   --->   Operation 699 'load' 'pixel_83' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_21 : Operation 700 [4/4] (4.34ns)   --->   "%mul_5 = fmul i32 %w_34, i32 %pixel_83" [CNN/src/conv.cpp:50]   --->   Operation 700 'fmul' 'mul_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 701 [2/2] (2.41ns)   --->   "%pixel_84 = load i11 %pad_img_addr_36" [CNN/src/conv.cpp:49]   --->   Operation 701 'load' 'pixel_84' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_21 : Operation 702 [2/2] (2.41ns)   --->   "%pixel_85 = load i11 %pad_img_addr_37" [CNN/src/conv.cpp:49]   --->   Operation 702 'load' 'pixel_85' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 703 [2/4] (7.28ns)   --->   "%w_sum_51 = fadd i32 %w_sum_50, i32 %mul_13" [CNN/src/conv.cpp:50]   --->   Operation 703 'fadd' 'w_sum_51' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 704 [1/4] (4.34ns)   --->   "%mul_4_2 = fmul i32 %w_29, i32 %pixel_78" [CNN/src/conv.cpp:50]   --->   Operation 704 'fmul' 'mul_4_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 705 [1/4] (4.34ns)   --->   "%mul_4_3 = fmul i32 %w_30, i32 %pixel_79" [CNN/src/conv.cpp:50]   --->   Operation 705 'fmul' 'mul_4_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 706 [2/4] (4.34ns)   --->   "%mul_4_4 = fmul i32 %w_31, i32 %pixel_80" [CNN/src/conv.cpp:50]   --->   Operation 706 'fmul' 'mul_4_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 707 [2/4] (4.34ns)   --->   "%mul_4_5 = fmul i32 %w_32, i32 %pixel_81" [CNN/src/conv.cpp:50]   --->   Operation 707 'fmul' 'mul_4_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 708 [3/4] (4.34ns)   --->   "%mul_4_6 = fmul i32 %w_33, i32 %pixel_82" [CNN/src/conv.cpp:50]   --->   Operation 708 'fmul' 'mul_4_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 709 [1/1] (1.63ns)   --->   "%add_ln49_100 = add i11 %add_ln49_96, i11 %zext_ln49_71" [CNN/src/conv.cpp:49]   --->   Operation 709 'add' 'add_ln49_100' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln49_119 = zext i11 %add_ln49_100" [CNN/src/conv.cpp:49]   --->   Operation 710 'zext' 'zext_ln49_119' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 711 [1/1] (0.00ns)   --->   "%pad_img_addr_38 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_119" [CNN/src/conv.cpp:49]   --->   Operation 711 'getelementptr' 'pad_img_addr_38' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 712 [1/1] (1.63ns)   --->   "%add_ln49_101 = add i11 %add_ln49_96, i11 %zext_ln49_73" [CNN/src/conv.cpp:49]   --->   Operation 712 'add' 'add_ln49_101' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln49_120 = zext i11 %add_ln49_101" [CNN/src/conv.cpp:49]   --->   Operation 713 'zext' 'zext_ln49_120' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 714 [1/1] (0.00ns)   --->   "%pad_img_addr_39 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_120" [CNN/src/conv.cpp:49]   --->   Operation 714 'getelementptr' 'pad_img_addr_39' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 715 [1/1] (1.63ns)   --->   "%add_ln49_102 = add i11 %add_ln49_96, i11 %zext_ln49_75" [CNN/src/conv.cpp:49]   --->   Operation 715 'add' 'add_ln49_102' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 716 [1/1] (1.63ns)   --->   "%add_ln49_103 = add i11 %add_ln49_96, i11 %zext_ln49_77" [CNN/src/conv.cpp:49]   --->   Operation 716 'add' 'add_ln49_103' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 717 [3/4] (4.34ns)   --->   "%mul_5 = fmul i32 %w_34, i32 %pixel_83" [CNN/src/conv.cpp:50]   --->   Operation 717 'fmul' 'mul_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 718 [1/2] (2.41ns)   --->   "%pixel_84 = load i11 %pad_img_addr_36" [CNN/src/conv.cpp:49]   --->   Operation 718 'load' 'pixel_84' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_22 : Operation 719 [4/4] (4.34ns)   --->   "%mul_5_1 = fmul i32 %w_35, i32 %pixel_84" [CNN/src/conv.cpp:50]   --->   Operation 719 'fmul' 'mul_5_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 720 [1/2] (2.41ns)   --->   "%pixel_85 = load i11 %pad_img_addr_37" [CNN/src/conv.cpp:49]   --->   Operation 720 'load' 'pixel_85' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_22 : Operation 721 [4/4] (4.34ns)   --->   "%mul_5_2 = fmul i32 %w_36, i32 %pixel_85" [CNN/src/conv.cpp:50]   --->   Operation 721 'fmul' 'mul_5_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 722 [2/2] (2.41ns)   --->   "%pixel_86 = load i11 %pad_img_addr_38" [CNN/src/conv.cpp:49]   --->   Operation 722 'load' 'pixel_86' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_22 : Operation 723 [2/2] (2.41ns)   --->   "%pixel_87 = load i11 %pad_img_addr_39" [CNN/src/conv.cpp:49]   --->   Operation 723 'load' 'pixel_87' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_22 : Operation 724 [1/1] (1.46ns)   --->   "%empty_51 = add i6 %zext_ln36, i6 6" [CNN/src/conv.cpp:36]   --->   Operation 724 'add' 'empty_51' <Predicate = (!icmp_ln25)> <Delay = 1.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_370 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_51, i5 0" [CNN/src/conv.cpp:49]   --->   Operation 725 'bitconcatenate' 'tmp_370' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_371 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_51, i1 0" [CNN/src/conv.cpp:49]   --->   Operation 726 'bitconcatenate' 'tmp_371' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln49_123 = zext i7 %tmp_371" [CNN/src/conv.cpp:49]   --->   Operation 727 'zext' 'zext_ln49_123' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_22 : Operation 728 [1/1] (1.63ns)   --->   "%add_ln49_104 = add i11 %tmp_370, i11 %zext_ln49_123" [CNN/src/conv.cpp:49]   --->   Operation 728 'add' 'add_ln49_104' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 729 [1/1] (1.63ns)   --->   "%add_ln49_105 = add i11 %add_ln49_104, i11 %zext_ln49_65" [CNN/src/conv.cpp:49]   --->   Operation 729 'add' 'add_ln49_105' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 730 [1/1] (1.63ns)   --->   "%add_ln49_106 = add i11 %add_ln49_104, i11 %zext_ln49_67" [CNN/src/conv.cpp:49]   --->   Operation 730 'add' 'add_ln49_106' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 731 [1/1] (1.63ns)   --->   "%add_ln49_107 = add i11 %add_ln49_104, i11 %zext_ln49_69" [CNN/src/conv.cpp:49]   --->   Operation 731 'add' 'add_ln49_107' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 732 [1/1] (1.63ns)   --->   "%add_ln49_108 = add i11 %add_ln49_104, i11 %zext_ln49_71" [CNN/src/conv.cpp:49]   --->   Operation 732 'add' 'add_ln49_108' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 733 [1/1] (1.63ns)   --->   "%add_ln49_109 = add i11 %add_ln49_104, i11 %zext_ln49_73" [CNN/src/conv.cpp:49]   --->   Operation 733 'add' 'add_ln49_109' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 734 [1/1] (1.63ns)   --->   "%add_ln49_110 = add i11 %add_ln49_104, i11 %zext_ln49_75" [CNN/src/conv.cpp:49]   --->   Operation 734 'add' 'add_ln49_110' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 735 [1/1] (1.63ns)   --->   "%add_ln49_111 = add i11 %add_ln49_104, i11 %zext_ln49_77" [CNN/src/conv.cpp:49]   --->   Operation 735 'add' 'add_ln49_111' <Predicate = (!icmp_ln25)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 736 [1/4] (7.28ns)   --->   "%w_sum_51 = fadd i32 %w_sum_50, i32 %mul_13" [CNN/src/conv.cpp:50]   --->   Operation 736 'fadd' 'w_sum_51' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 737 [1/4] (4.34ns)   --->   "%mul_4_4 = fmul i32 %w_31, i32 %pixel_80" [CNN/src/conv.cpp:50]   --->   Operation 737 'fmul' 'mul_4_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 738 [1/4] (4.34ns)   --->   "%mul_4_5 = fmul i32 %w_32, i32 %pixel_81" [CNN/src/conv.cpp:50]   --->   Operation 738 'fmul' 'mul_4_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 739 [2/4] (4.34ns)   --->   "%mul_4_6 = fmul i32 %w_33, i32 %pixel_82" [CNN/src/conv.cpp:50]   --->   Operation 739 'fmul' 'mul_4_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln49_121 = zext i11 %add_ln49_102" [CNN/src/conv.cpp:49]   --->   Operation 740 'zext' 'zext_ln49_121' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 741 [1/1] (0.00ns)   --->   "%pad_img_addr_40 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_121" [CNN/src/conv.cpp:49]   --->   Operation 741 'getelementptr' 'pad_img_addr_40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln49_122 = zext i11 %add_ln49_103" [CNN/src/conv.cpp:49]   --->   Operation 742 'zext' 'zext_ln49_122' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 743 [1/1] (0.00ns)   --->   "%pad_img_addr_41 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_122" [CNN/src/conv.cpp:49]   --->   Operation 743 'getelementptr' 'pad_img_addr_41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_23 : Operation 744 [2/4] (4.34ns)   --->   "%mul_5 = fmul i32 %w_34, i32 %pixel_83" [CNN/src/conv.cpp:50]   --->   Operation 744 'fmul' 'mul_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 745 [3/4] (4.34ns)   --->   "%mul_5_1 = fmul i32 %w_35, i32 %pixel_84" [CNN/src/conv.cpp:50]   --->   Operation 745 'fmul' 'mul_5_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 746 [3/4] (4.34ns)   --->   "%mul_5_2 = fmul i32 %w_36, i32 %pixel_85" [CNN/src/conv.cpp:50]   --->   Operation 746 'fmul' 'mul_5_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 747 [1/2] (2.41ns)   --->   "%pixel_86 = load i11 %pad_img_addr_38" [CNN/src/conv.cpp:49]   --->   Operation 747 'load' 'pixel_86' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_23 : Operation 748 [4/4] (4.34ns)   --->   "%mul_5_3 = fmul i32 %w_37, i32 %pixel_86" [CNN/src/conv.cpp:50]   --->   Operation 748 'fmul' 'mul_5_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 749 [1/2] (2.41ns)   --->   "%pixel_87 = load i11 %pad_img_addr_39" [CNN/src/conv.cpp:49]   --->   Operation 749 'load' 'pixel_87' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_23 : Operation 750 [4/4] (4.34ns)   --->   "%mul_5_4 = fmul i32 %w_38, i32 %pixel_87" [CNN/src/conv.cpp:50]   --->   Operation 750 'fmul' 'mul_5_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 751 [2/2] (2.41ns)   --->   "%pixel_88 = load i11 %pad_img_addr_40" [CNN/src/conv.cpp:49]   --->   Operation 751 'load' 'pixel_88' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_23 : Operation 752 [2/2] (2.41ns)   --->   "%pixel_89 = load i11 %pad_img_addr_41" [CNN/src/conv.cpp:49]   --->   Operation 752 'load' 'pixel_89' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 753 [4/4] (7.28ns)   --->   "%w_sum_52 = fadd i32 %w_sum_51, i32 %mul_14" [CNN/src/conv.cpp:50]   --->   Operation 753 'fadd' 'w_sum_52' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 754 [1/4] (4.34ns)   --->   "%mul_4_6 = fmul i32 %w_33, i32 %pixel_82" [CNN/src/conv.cpp:50]   --->   Operation 754 'fmul' 'mul_4_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 755 [1/4] (4.34ns)   --->   "%mul_5 = fmul i32 %w_34, i32 %pixel_83" [CNN/src/conv.cpp:50]   --->   Operation 755 'fmul' 'mul_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 756 [2/4] (4.34ns)   --->   "%mul_5_1 = fmul i32 %w_35, i32 %pixel_84" [CNN/src/conv.cpp:50]   --->   Operation 756 'fmul' 'mul_5_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 757 [2/4] (4.34ns)   --->   "%mul_5_2 = fmul i32 %w_36, i32 %pixel_85" [CNN/src/conv.cpp:50]   --->   Operation 757 'fmul' 'mul_5_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 758 [3/4] (4.34ns)   --->   "%mul_5_3 = fmul i32 %w_37, i32 %pixel_86" [CNN/src/conv.cpp:50]   --->   Operation 758 'fmul' 'mul_5_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 759 [3/4] (4.34ns)   --->   "%mul_5_4 = fmul i32 %w_38, i32 %pixel_87" [CNN/src/conv.cpp:50]   --->   Operation 759 'fmul' 'mul_5_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 760 [1/2] (2.41ns)   --->   "%pixel_88 = load i11 %pad_img_addr_40" [CNN/src/conv.cpp:49]   --->   Operation 760 'load' 'pixel_88' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_24 : Operation 761 [4/4] (4.34ns)   --->   "%mul_5_5 = fmul i32 %w_39, i32 %pixel_88" [CNN/src/conv.cpp:50]   --->   Operation 761 'fmul' 'mul_5_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 762 [1/2] (2.41ns)   --->   "%pixel_89 = load i11 %pad_img_addr_41" [CNN/src/conv.cpp:49]   --->   Operation 762 'load' 'pixel_89' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_24 : Operation 763 [4/4] (4.34ns)   --->   "%mul_5_6 = fmul i32 %w_40, i32 %pixel_89" [CNN/src/conv.cpp:50]   --->   Operation 763 'fmul' 'mul_5_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln49_124 = zext i11 %add_ln49_105" [CNN/src/conv.cpp:49]   --->   Operation 764 'zext' 'zext_ln49_124' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 765 [1/1] (0.00ns)   --->   "%pad_img_addr_42 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_124" [CNN/src/conv.cpp:49]   --->   Operation 765 'getelementptr' 'pad_img_addr_42' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln49_125 = zext i11 %add_ln49_106" [CNN/src/conv.cpp:49]   --->   Operation 766 'zext' 'zext_ln49_125' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 767 [1/1] (0.00ns)   --->   "%pad_img_addr_43 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_125" [CNN/src/conv.cpp:49]   --->   Operation 767 'getelementptr' 'pad_img_addr_43' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_24 : Operation 768 [2/2] (2.41ns)   --->   "%pixel_90 = load i11 %pad_img_addr_42" [CNN/src/conv.cpp:49]   --->   Operation 768 'load' 'pixel_90' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_24 : Operation 769 [2/2] (2.41ns)   --->   "%pixel_91 = load i11 %pad_img_addr_43" [CNN/src/conv.cpp:49]   --->   Operation 769 'load' 'pixel_91' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 770 [3/4] (7.28ns)   --->   "%w_sum_52 = fadd i32 %w_sum_51, i32 %mul_14" [CNN/src/conv.cpp:50]   --->   Operation 770 'fadd' 'w_sum_52' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 771 [1/4] (4.34ns)   --->   "%mul_5_1 = fmul i32 %w_35, i32 %pixel_84" [CNN/src/conv.cpp:50]   --->   Operation 771 'fmul' 'mul_5_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 772 [1/4] (4.34ns)   --->   "%mul_5_2 = fmul i32 %w_36, i32 %pixel_85" [CNN/src/conv.cpp:50]   --->   Operation 772 'fmul' 'mul_5_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 773 [2/4] (4.34ns)   --->   "%mul_5_3 = fmul i32 %w_37, i32 %pixel_86" [CNN/src/conv.cpp:50]   --->   Operation 773 'fmul' 'mul_5_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 774 [2/4] (4.34ns)   --->   "%mul_5_4 = fmul i32 %w_38, i32 %pixel_87" [CNN/src/conv.cpp:50]   --->   Operation 774 'fmul' 'mul_5_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 775 [3/4] (4.34ns)   --->   "%mul_5_5 = fmul i32 %w_39, i32 %pixel_88" [CNN/src/conv.cpp:50]   --->   Operation 775 'fmul' 'mul_5_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 776 [3/4] (4.34ns)   --->   "%mul_5_6 = fmul i32 %w_40, i32 %pixel_89" [CNN/src/conv.cpp:50]   --->   Operation 776 'fmul' 'mul_5_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln49_126 = zext i11 %add_ln49_107" [CNN/src/conv.cpp:49]   --->   Operation 777 'zext' 'zext_ln49_126' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 778 [1/1] (0.00ns)   --->   "%pad_img_addr_44 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_126" [CNN/src/conv.cpp:49]   --->   Operation 778 'getelementptr' 'pad_img_addr_44' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln49_127 = zext i11 %add_ln49_108" [CNN/src/conv.cpp:49]   --->   Operation 779 'zext' 'zext_ln49_127' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 780 [1/1] (0.00ns)   --->   "%pad_img_addr_45 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_127" [CNN/src/conv.cpp:49]   --->   Operation 780 'getelementptr' 'pad_img_addr_45' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_25 : Operation 781 [1/2] (2.41ns)   --->   "%pixel_90 = load i11 %pad_img_addr_42" [CNN/src/conv.cpp:49]   --->   Operation 781 'load' 'pixel_90' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_25 : Operation 782 [4/4] (4.34ns)   --->   "%mul_6 = fmul i32 %w_41, i32 %pixel_90" [CNN/src/conv.cpp:50]   --->   Operation 782 'fmul' 'mul_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 783 [1/2] (2.41ns)   --->   "%pixel_91 = load i11 %pad_img_addr_43" [CNN/src/conv.cpp:49]   --->   Operation 783 'load' 'pixel_91' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_25 : Operation 784 [4/4] (4.34ns)   --->   "%mul_6_1 = fmul i32 %w_42, i32 %pixel_91" [CNN/src/conv.cpp:50]   --->   Operation 784 'fmul' 'mul_6_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 785 [2/2] (2.41ns)   --->   "%pixel_92 = load i11 %pad_img_addr_44" [CNN/src/conv.cpp:49]   --->   Operation 785 'load' 'pixel_92' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_25 : Operation 786 [2/2] (2.41ns)   --->   "%pixel_93 = load i11 %pad_img_addr_45" [CNN/src/conv.cpp:49]   --->   Operation 786 'load' 'pixel_93' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 787 [2/4] (7.28ns)   --->   "%w_sum_52 = fadd i32 %w_sum_51, i32 %mul_14" [CNN/src/conv.cpp:50]   --->   Operation 787 'fadd' 'w_sum_52' <Predicate = (!icmp_ln25)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 788 [1/4] (4.34ns)   --->   "%mul_5_3 = fmul i32 %w_37, i32 %pixel_86" [CNN/src/conv.cpp:50]   --->   Operation 788 'fmul' 'mul_5_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 789 [1/4] (4.34ns)   --->   "%mul_5_4 = fmul i32 %w_38, i32 %pixel_87" [CNN/src/conv.cpp:50]   --->   Operation 789 'fmul' 'mul_5_4' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 790 [2/4] (4.34ns)   --->   "%mul_5_5 = fmul i32 %w_39, i32 %pixel_88" [CNN/src/conv.cpp:50]   --->   Operation 790 'fmul' 'mul_5_5' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 791 [2/4] (4.34ns)   --->   "%mul_5_6 = fmul i32 %w_40, i32 %pixel_89" [CNN/src/conv.cpp:50]   --->   Operation 791 'fmul' 'mul_5_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln49_128 = zext i11 %add_ln49_109" [CNN/src/conv.cpp:49]   --->   Operation 792 'zext' 'zext_ln49_128' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 793 [1/1] (0.00ns)   --->   "%pad_img_addr_46 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_128" [CNN/src/conv.cpp:49]   --->   Operation 793 'getelementptr' 'pad_img_addr_46' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln49_129 = zext i11 %add_ln49_110" [CNN/src/conv.cpp:49]   --->   Operation 794 'zext' 'zext_ln49_129' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 795 [1/1] (0.00ns)   --->   "%pad_img_addr_47 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_129" [CNN/src/conv.cpp:49]   --->   Operation 795 'getelementptr' 'pad_img_addr_47' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_26 : Operation 796 [3/4] (4.34ns)   --->   "%mul_6 = fmul i32 %w_41, i32 %pixel_90" [CNN/src/conv.cpp:50]   --->   Operation 796 'fmul' 'mul_6' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 797 [3/4] (4.34ns)   --->   "%mul_6_1 = fmul i32 %w_42, i32 %pixel_91" [CNN/src/conv.cpp:50]   --->   Operation 797 'fmul' 'mul_6_1' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 798 [1/2] (2.41ns)   --->   "%pixel_92 = load i11 %pad_img_addr_44" [CNN/src/conv.cpp:49]   --->   Operation 798 'load' 'pixel_92' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 799 [4/4] (4.34ns)   --->   "%mul_6_2 = fmul i32 %w_43, i32 %pixel_92" [CNN/src/conv.cpp:50]   --->   Operation 799 'fmul' 'mul_6_2' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 800 [1/2] (2.41ns)   --->   "%pixel_93 = load i11 %pad_img_addr_45" [CNN/src/conv.cpp:49]   --->   Operation 800 'load' 'pixel_93' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 801 [4/4] (4.34ns)   --->   "%mul_6_3 = fmul i32 %w_44, i32 %pixel_93" [CNN/src/conv.cpp:50]   --->   Operation 801 'fmul' 'mul_6_3' <Predicate = (!icmp_ln25)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 802 [2/2] (2.41ns)   --->   "%pixel_94 = load i11 %pad_img_addr_46" [CNN/src/conv.cpp:49]   --->   Operation 802 'load' 'pixel_94' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 803 [2/2] (2.41ns)   --->   "%pixel_95 = load i11 %pad_img_addr_47" [CNN/src/conv.cpp:49]   --->   Operation 803 'load' 'pixel_95' <Predicate = (!icmp_ln25)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_26 : Operation 804 [1/1] (1.40ns)   --->   "%add_ln33_2 = add i4 %indvar_flatten_load, i4 1" [CNN/src/conv.cpp:33]   --->   Operation 804 'add' 'add_ln33_2' <Predicate = (!icmp_ln25 & !or_ln28)> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 805 [1/1] (0.74ns)   --->   "%select_ln33_4 = select i1 %or_ln28, i4 1, i4 %add_ln33_2" [CNN/src/conv.cpp:33]   --->   Operation 805 'select' 'select_ln33_4' <Predicate = (!icmp_ln25)> <Delay = 0.74> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 806 [1/1] (1.57ns)   --->   "%add_ln28_2 = add i7 %indvar_flatten11_load, i7 1" [CNN/src/conv.cpp:28]   --->   Operation 806 'add' 'add_ln28_2' <Predicate = (!icmp_ln25 & !icmp_ln28)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 807 [1/1] (0.71ns)   --->   "%select_ln28_4 = select i1 %icmp_ln28, i7 1, i7 %add_ln28_2" [CNN/src/conv.cpp:28]   --->   Operation 807 'select' 'select_ln28_4' <Predicate = (!icmp_ln25)> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 808 [1/1] (1.14ns)   --->   "%store_ln28 = store i7 %select_ln28_4, i7 %indvar_flatten11" [CNN/src/conv.cpp:28]   --->   Operation 808 'store' 'store_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.14>
ST_26 : Operation 809 [1/1] (1.14ns)   --->   "%store_ln33 = store i4 %select_ln33_4, i4 %indvar_flatten" [CNN/src/conv.cpp:33]   --->   Operation 809 'store' 'store_ln33' <Predicate = (!icmp_ln25)> <Delay = 1.14>

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 810 [1/4] (7.28ns)   --->   "%w_sum_52 = fadd i32 %w_sum_51, i32 %mul_14" [CNN/src/conv.cpp:50]   --->   Operation 810 'fadd' 'w_sum_52' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 811 [1/4] (4.34ns)   --->   "%mul_5_5 = fmul i32 %w_39, i32 %pixel_88" [CNN/src/conv.cpp:50]   --->   Operation 811 'fmul' 'mul_5_5' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 812 [1/4] (4.34ns)   --->   "%mul_5_6 = fmul i32 %w_40, i32 %pixel_89" [CNN/src/conv.cpp:50]   --->   Operation 812 'fmul' 'mul_5_6' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln49_130 = zext i11 %add_ln49_111" [CNN/src/conv.cpp:49]   --->   Operation 813 'zext' 'zext_ln49_130' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 814 [1/1] (0.00ns)   --->   "%pad_img_addr_48 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_130" [CNN/src/conv.cpp:49]   --->   Operation 814 'getelementptr' 'pad_img_addr_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 815 [2/4] (4.34ns)   --->   "%mul_6 = fmul i32 %w_41, i32 %pixel_90" [CNN/src/conv.cpp:50]   --->   Operation 815 'fmul' 'mul_6' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 816 [2/4] (4.34ns)   --->   "%mul_6_1 = fmul i32 %w_42, i32 %pixel_91" [CNN/src/conv.cpp:50]   --->   Operation 816 'fmul' 'mul_6_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 817 [3/4] (4.34ns)   --->   "%mul_6_2 = fmul i32 %w_43, i32 %pixel_92" [CNN/src/conv.cpp:50]   --->   Operation 817 'fmul' 'mul_6_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 818 [3/4] (4.34ns)   --->   "%mul_6_3 = fmul i32 %w_44, i32 %pixel_93" [CNN/src/conv.cpp:50]   --->   Operation 818 'fmul' 'mul_6_3' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 819 [1/2] (2.41ns)   --->   "%pixel_94 = load i11 %pad_img_addr_46" [CNN/src/conv.cpp:49]   --->   Operation 819 'load' 'pixel_94' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_27 : Operation 820 [4/4] (4.34ns)   --->   "%mul_6_4 = fmul i32 %w_45, i32 %pixel_94" [CNN/src/conv.cpp:50]   --->   Operation 820 'fmul' 'mul_6_4' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 821 [1/2] (2.41ns)   --->   "%pixel_95 = load i11 %pad_img_addr_47" [CNN/src/conv.cpp:49]   --->   Operation 821 'load' 'pixel_95' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_27 : Operation 822 [4/4] (4.34ns)   --->   "%mul_6_5 = fmul i32 %w_46, i32 %pixel_95" [CNN/src/conv.cpp:50]   --->   Operation 822 'fmul' 'mul_6_5' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 823 [2/2] (2.41ns)   --->   "%pixel_96 = load i11 %pad_img_addr_48" [CNN/src/conv.cpp:49]   --->   Operation 823 'load' 'pixel_96' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 824 [4/4] (7.28ns)   --->   "%w_sum_53 = fadd i32 %w_sum_52, i32 %mul_15" [CNN/src/conv.cpp:50]   --->   Operation 824 'fadd' 'w_sum_53' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 825 [1/4] (4.34ns)   --->   "%mul_6 = fmul i32 %w_41, i32 %pixel_90" [CNN/src/conv.cpp:50]   --->   Operation 825 'fmul' 'mul_6' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 826 [1/4] (4.34ns)   --->   "%mul_6_1 = fmul i32 %w_42, i32 %pixel_91" [CNN/src/conv.cpp:50]   --->   Operation 826 'fmul' 'mul_6_1' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 827 [2/4] (4.34ns)   --->   "%mul_6_2 = fmul i32 %w_43, i32 %pixel_92" [CNN/src/conv.cpp:50]   --->   Operation 827 'fmul' 'mul_6_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 828 [2/4] (4.34ns)   --->   "%mul_6_3 = fmul i32 %w_44, i32 %pixel_93" [CNN/src/conv.cpp:50]   --->   Operation 828 'fmul' 'mul_6_3' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 829 [3/4] (4.34ns)   --->   "%mul_6_4 = fmul i32 %w_45, i32 %pixel_94" [CNN/src/conv.cpp:50]   --->   Operation 829 'fmul' 'mul_6_4' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 830 [3/4] (4.34ns)   --->   "%mul_6_5 = fmul i32 %w_46, i32 %pixel_95" [CNN/src/conv.cpp:50]   --->   Operation 830 'fmul' 'mul_6_5' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 831 [1/2] (2.41ns)   --->   "%pixel_96 = load i11 %pad_img_addr_48" [CNN/src/conv.cpp:49]   --->   Operation 831 'load' 'pixel_96' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_28 : Operation 832 [4/4] (4.34ns)   --->   "%mul_6_6 = fmul i32 %w_47, i32 %pixel_96" [CNN/src/conv.cpp:50]   --->   Operation 832 'fmul' 'mul_6_6' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.28>
ST_29 : Operation 833 [3/4] (7.28ns)   --->   "%w_sum_53 = fadd i32 %w_sum_52, i32 %mul_15" [CNN/src/conv.cpp:50]   --->   Operation 833 'fadd' 'w_sum_53' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 834 [1/4] (4.34ns)   --->   "%mul_6_2 = fmul i32 %w_43, i32 %pixel_92" [CNN/src/conv.cpp:50]   --->   Operation 834 'fmul' 'mul_6_2' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 835 [1/4] (4.34ns)   --->   "%mul_6_3 = fmul i32 %w_44, i32 %pixel_93" [CNN/src/conv.cpp:50]   --->   Operation 835 'fmul' 'mul_6_3' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 836 [2/4] (4.34ns)   --->   "%mul_6_4 = fmul i32 %w_45, i32 %pixel_94" [CNN/src/conv.cpp:50]   --->   Operation 836 'fmul' 'mul_6_4' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 837 [2/4] (4.34ns)   --->   "%mul_6_5 = fmul i32 %w_46, i32 %pixel_95" [CNN/src/conv.cpp:50]   --->   Operation 837 'fmul' 'mul_6_5' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 838 [3/4] (4.34ns)   --->   "%mul_6_6 = fmul i32 %w_47, i32 %pixel_96" [CNN/src/conv.cpp:50]   --->   Operation 838 'fmul' 'mul_6_6' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 839 [2/4] (7.28ns)   --->   "%w_sum_53 = fadd i32 %w_sum_52, i32 %mul_15" [CNN/src/conv.cpp:50]   --->   Operation 839 'fadd' 'w_sum_53' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 840 [1/4] (4.34ns)   --->   "%mul_6_4 = fmul i32 %w_45, i32 %pixel_94" [CNN/src/conv.cpp:50]   --->   Operation 840 'fmul' 'mul_6_4' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 841 [1/4] (4.34ns)   --->   "%mul_6_5 = fmul i32 %w_46, i32 %pixel_95" [CNN/src/conv.cpp:50]   --->   Operation 841 'fmul' 'mul_6_5' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 842 [2/4] (4.34ns)   --->   "%mul_6_6 = fmul i32 %w_47, i32 %pixel_96" [CNN/src/conv.cpp:50]   --->   Operation 842 'fmul' 'mul_6_6' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.28>
ST_31 : Operation 843 [1/4] (7.28ns)   --->   "%w_sum_53 = fadd i32 %w_sum_52, i32 %mul_15" [CNN/src/conv.cpp:50]   --->   Operation 843 'fadd' 'w_sum_53' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 844 [1/4] (4.34ns)   --->   "%mul_6_6 = fmul i32 %w_47, i32 %pixel_96" [CNN/src/conv.cpp:50]   --->   Operation 844 'fmul' 'mul_6_6' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.28>
ST_32 : Operation 845 [4/4] (7.28ns)   --->   "%w_sum_54 = fadd i32 %w_sum_53, i32 %mul_16" [CNN/src/conv.cpp:50]   --->   Operation 845 'fadd' 'w_sum_54' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.28>
ST_33 : Operation 846 [3/4] (7.28ns)   --->   "%w_sum_54 = fadd i32 %w_sum_53, i32 %mul_16" [CNN/src/conv.cpp:50]   --->   Operation 846 'fadd' 'w_sum_54' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.28>
ST_34 : Operation 847 [2/4] (7.28ns)   --->   "%w_sum_54 = fadd i32 %w_sum_53, i32 %mul_16" [CNN/src/conv.cpp:50]   --->   Operation 847 'fadd' 'w_sum_54' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.28>
ST_35 : Operation 848 [1/4] (7.28ns)   --->   "%w_sum_54 = fadd i32 %w_sum_53, i32 %mul_16" [CNN/src/conv.cpp:50]   --->   Operation 848 'fadd' 'w_sum_54' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.28>
ST_36 : Operation 849 [4/4] (7.28ns)   --->   "%w_sum_55 = fadd i32 %w_sum_54, i32 %mul_1" [CNN/src/conv.cpp:50]   --->   Operation 849 'fadd' 'w_sum_55' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.28>
ST_37 : Operation 850 [3/4] (7.28ns)   --->   "%w_sum_55 = fadd i32 %w_sum_54, i32 %mul_1" [CNN/src/conv.cpp:50]   --->   Operation 850 'fadd' 'w_sum_55' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.28>
ST_38 : Operation 851 [2/4] (7.28ns)   --->   "%w_sum_55 = fadd i32 %w_sum_54, i32 %mul_1" [CNN/src/conv.cpp:50]   --->   Operation 851 'fadd' 'w_sum_55' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.28>
ST_39 : Operation 852 [1/4] (7.28ns)   --->   "%w_sum_55 = fadd i32 %w_sum_54, i32 %mul_1" [CNN/src/conv.cpp:50]   --->   Operation 852 'fadd' 'w_sum_55' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.28>
ST_40 : Operation 853 [4/4] (7.28ns)   --->   "%w_sum_56 = fadd i32 %w_sum_55, i32 %mul_1_1" [CNN/src/conv.cpp:50]   --->   Operation 853 'fadd' 'w_sum_56' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.28>
ST_41 : Operation 854 [3/4] (7.28ns)   --->   "%w_sum_56 = fadd i32 %w_sum_55, i32 %mul_1_1" [CNN/src/conv.cpp:50]   --->   Operation 854 'fadd' 'w_sum_56' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.28>
ST_42 : Operation 855 [2/4] (7.28ns)   --->   "%w_sum_56 = fadd i32 %w_sum_55, i32 %mul_1_1" [CNN/src/conv.cpp:50]   --->   Operation 855 'fadd' 'w_sum_56' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.28>
ST_43 : Operation 856 [1/4] (7.28ns)   --->   "%w_sum_56 = fadd i32 %w_sum_55, i32 %mul_1_1" [CNN/src/conv.cpp:50]   --->   Operation 856 'fadd' 'w_sum_56' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.28>
ST_44 : Operation 857 [4/4] (7.28ns)   --->   "%w_sum_57 = fadd i32 %w_sum_56, i32 %mul_1_2" [CNN/src/conv.cpp:50]   --->   Operation 857 'fadd' 'w_sum_57' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.28>
ST_45 : Operation 858 [3/4] (7.28ns)   --->   "%w_sum_57 = fadd i32 %w_sum_56, i32 %mul_1_2" [CNN/src/conv.cpp:50]   --->   Operation 858 'fadd' 'w_sum_57' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.28>
ST_46 : Operation 859 [2/4] (7.28ns)   --->   "%w_sum_57 = fadd i32 %w_sum_56, i32 %mul_1_2" [CNN/src/conv.cpp:50]   --->   Operation 859 'fadd' 'w_sum_57' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.28>
ST_47 : Operation 860 [1/4] (7.28ns)   --->   "%w_sum_57 = fadd i32 %w_sum_56, i32 %mul_1_2" [CNN/src/conv.cpp:50]   --->   Operation 860 'fadd' 'w_sum_57' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.28>
ST_48 : Operation 861 [4/4] (7.28ns)   --->   "%w_sum_58 = fadd i32 %w_sum_57, i32 %mul_1_3" [CNN/src/conv.cpp:50]   --->   Operation 861 'fadd' 'w_sum_58' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.28>
ST_49 : Operation 862 [3/4] (7.28ns)   --->   "%w_sum_58 = fadd i32 %w_sum_57, i32 %mul_1_3" [CNN/src/conv.cpp:50]   --->   Operation 862 'fadd' 'w_sum_58' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.28>
ST_50 : Operation 863 [2/4] (7.28ns)   --->   "%w_sum_58 = fadd i32 %w_sum_57, i32 %mul_1_3" [CNN/src/conv.cpp:50]   --->   Operation 863 'fadd' 'w_sum_58' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.28>
ST_51 : Operation 864 [1/4] (7.28ns)   --->   "%w_sum_58 = fadd i32 %w_sum_57, i32 %mul_1_3" [CNN/src/conv.cpp:50]   --->   Operation 864 'fadd' 'w_sum_58' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.28>
ST_52 : Operation 865 [4/4] (7.28ns)   --->   "%w_sum_59 = fadd i32 %w_sum_58, i32 %mul_1_4" [CNN/src/conv.cpp:50]   --->   Operation 865 'fadd' 'w_sum_59' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.28>
ST_53 : Operation 866 [3/4] (7.28ns)   --->   "%w_sum_59 = fadd i32 %w_sum_58, i32 %mul_1_4" [CNN/src/conv.cpp:50]   --->   Operation 866 'fadd' 'w_sum_59' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.28>
ST_54 : Operation 867 [2/4] (7.28ns)   --->   "%w_sum_59 = fadd i32 %w_sum_58, i32 %mul_1_4" [CNN/src/conv.cpp:50]   --->   Operation 867 'fadd' 'w_sum_59' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.28>
ST_55 : Operation 868 [1/4] (7.28ns)   --->   "%w_sum_59 = fadd i32 %w_sum_58, i32 %mul_1_4" [CNN/src/conv.cpp:50]   --->   Operation 868 'fadd' 'w_sum_59' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.28>
ST_56 : Operation 869 [4/4] (7.28ns)   --->   "%w_sum_60 = fadd i32 %w_sum_59, i32 %mul_1_5" [CNN/src/conv.cpp:50]   --->   Operation 869 'fadd' 'w_sum_60' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.28>
ST_57 : Operation 870 [3/4] (7.28ns)   --->   "%w_sum_60 = fadd i32 %w_sum_59, i32 %mul_1_5" [CNN/src/conv.cpp:50]   --->   Operation 870 'fadd' 'w_sum_60' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.28>
ST_58 : Operation 871 [2/4] (7.28ns)   --->   "%w_sum_60 = fadd i32 %w_sum_59, i32 %mul_1_5" [CNN/src/conv.cpp:50]   --->   Operation 871 'fadd' 'w_sum_60' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.28>
ST_59 : Operation 872 [1/4] (7.28ns)   --->   "%w_sum_60 = fadd i32 %w_sum_59, i32 %mul_1_5" [CNN/src/conv.cpp:50]   --->   Operation 872 'fadd' 'w_sum_60' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.28>
ST_60 : Operation 873 [4/4] (7.28ns)   --->   "%w_sum_61 = fadd i32 %w_sum_60, i32 %mul_1_6" [CNN/src/conv.cpp:50]   --->   Operation 873 'fadd' 'w_sum_61' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.28>
ST_61 : Operation 874 [3/4] (7.28ns)   --->   "%w_sum_61 = fadd i32 %w_sum_60, i32 %mul_1_6" [CNN/src/conv.cpp:50]   --->   Operation 874 'fadd' 'w_sum_61' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.28>
ST_62 : Operation 875 [2/4] (7.28ns)   --->   "%w_sum_61 = fadd i32 %w_sum_60, i32 %mul_1_6" [CNN/src/conv.cpp:50]   --->   Operation 875 'fadd' 'w_sum_61' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.28>
ST_63 : Operation 876 [1/4] (7.28ns)   --->   "%w_sum_61 = fadd i32 %w_sum_60, i32 %mul_1_6" [CNN/src/conv.cpp:50]   --->   Operation 876 'fadd' 'w_sum_61' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.28>
ST_64 : Operation 877 [4/4] (7.28ns)   --->   "%w_sum_62 = fadd i32 %w_sum_61, i32 %mul_2" [CNN/src/conv.cpp:50]   --->   Operation 877 'fadd' 'w_sum_62' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.28>
ST_65 : Operation 878 [3/4] (7.28ns)   --->   "%w_sum_62 = fadd i32 %w_sum_61, i32 %mul_2" [CNN/src/conv.cpp:50]   --->   Operation 878 'fadd' 'w_sum_62' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.28>
ST_66 : Operation 879 [2/4] (7.28ns)   --->   "%w_sum_62 = fadd i32 %w_sum_61, i32 %mul_2" [CNN/src/conv.cpp:50]   --->   Operation 879 'fadd' 'w_sum_62' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.28>
ST_67 : Operation 880 [1/4] (7.28ns)   --->   "%w_sum_62 = fadd i32 %w_sum_61, i32 %mul_2" [CNN/src/conv.cpp:50]   --->   Operation 880 'fadd' 'w_sum_62' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.28>
ST_68 : Operation 881 [4/4] (7.28ns)   --->   "%w_sum_63 = fadd i32 %w_sum_62, i32 %mul_2_1" [CNN/src/conv.cpp:50]   --->   Operation 881 'fadd' 'w_sum_63' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.28>
ST_69 : Operation 882 [3/4] (7.28ns)   --->   "%w_sum_63 = fadd i32 %w_sum_62, i32 %mul_2_1" [CNN/src/conv.cpp:50]   --->   Operation 882 'fadd' 'w_sum_63' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.28>
ST_70 : Operation 883 [2/4] (7.28ns)   --->   "%w_sum_63 = fadd i32 %w_sum_62, i32 %mul_2_1" [CNN/src/conv.cpp:50]   --->   Operation 883 'fadd' 'w_sum_63' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.28>
ST_71 : Operation 884 [1/4] (7.28ns)   --->   "%w_sum_63 = fadd i32 %w_sum_62, i32 %mul_2_1" [CNN/src/conv.cpp:50]   --->   Operation 884 'fadd' 'w_sum_63' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.28>
ST_72 : Operation 885 [4/4] (7.28ns)   --->   "%w_sum_64 = fadd i32 %w_sum_63, i32 %mul_2_2" [CNN/src/conv.cpp:50]   --->   Operation 885 'fadd' 'w_sum_64' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.28>
ST_73 : Operation 886 [3/4] (7.28ns)   --->   "%w_sum_64 = fadd i32 %w_sum_63, i32 %mul_2_2" [CNN/src/conv.cpp:50]   --->   Operation 886 'fadd' 'w_sum_64' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.28>
ST_74 : Operation 887 [2/4] (7.28ns)   --->   "%w_sum_64 = fadd i32 %w_sum_63, i32 %mul_2_2" [CNN/src/conv.cpp:50]   --->   Operation 887 'fadd' 'w_sum_64' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.28>
ST_75 : Operation 888 [1/4] (7.28ns)   --->   "%w_sum_64 = fadd i32 %w_sum_63, i32 %mul_2_2" [CNN/src/conv.cpp:50]   --->   Operation 888 'fadd' 'w_sum_64' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.28>
ST_76 : Operation 889 [4/4] (7.28ns)   --->   "%w_sum_65 = fadd i32 %w_sum_64, i32 %mul_2_3" [CNN/src/conv.cpp:50]   --->   Operation 889 'fadd' 'w_sum_65' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.28>
ST_77 : Operation 890 [3/4] (7.28ns)   --->   "%w_sum_65 = fadd i32 %w_sum_64, i32 %mul_2_3" [CNN/src/conv.cpp:50]   --->   Operation 890 'fadd' 'w_sum_65' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.28>
ST_78 : Operation 891 [2/4] (7.28ns)   --->   "%w_sum_65 = fadd i32 %w_sum_64, i32 %mul_2_3" [CNN/src/conv.cpp:50]   --->   Operation 891 'fadd' 'w_sum_65' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.28>
ST_79 : Operation 892 [1/4] (7.28ns)   --->   "%w_sum_65 = fadd i32 %w_sum_64, i32 %mul_2_3" [CNN/src/conv.cpp:50]   --->   Operation 892 'fadd' 'w_sum_65' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.28>
ST_80 : Operation 893 [4/4] (7.28ns)   --->   "%w_sum_66 = fadd i32 %w_sum_65, i32 %mul_2_4" [CNN/src/conv.cpp:50]   --->   Operation 893 'fadd' 'w_sum_66' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.28>
ST_81 : Operation 894 [3/4] (7.28ns)   --->   "%w_sum_66 = fadd i32 %w_sum_65, i32 %mul_2_4" [CNN/src/conv.cpp:50]   --->   Operation 894 'fadd' 'w_sum_66' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.28>
ST_82 : Operation 895 [2/4] (7.28ns)   --->   "%w_sum_66 = fadd i32 %w_sum_65, i32 %mul_2_4" [CNN/src/conv.cpp:50]   --->   Operation 895 'fadd' 'w_sum_66' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.28>
ST_83 : Operation 896 [1/4] (7.28ns)   --->   "%w_sum_66 = fadd i32 %w_sum_65, i32 %mul_2_4" [CNN/src/conv.cpp:50]   --->   Operation 896 'fadd' 'w_sum_66' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.28>
ST_84 : Operation 897 [4/4] (7.28ns)   --->   "%w_sum_67 = fadd i32 %w_sum_66, i32 %mul_2_5" [CNN/src/conv.cpp:50]   --->   Operation 897 'fadd' 'w_sum_67' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.28>
ST_85 : Operation 898 [3/4] (7.28ns)   --->   "%w_sum_67 = fadd i32 %w_sum_66, i32 %mul_2_5" [CNN/src/conv.cpp:50]   --->   Operation 898 'fadd' 'w_sum_67' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.28>
ST_86 : Operation 899 [2/4] (7.28ns)   --->   "%w_sum_67 = fadd i32 %w_sum_66, i32 %mul_2_5" [CNN/src/conv.cpp:50]   --->   Operation 899 'fadd' 'w_sum_67' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.28>
ST_87 : Operation 900 [1/4] (7.28ns)   --->   "%w_sum_67 = fadd i32 %w_sum_66, i32 %mul_2_5" [CNN/src/conv.cpp:50]   --->   Operation 900 'fadd' 'w_sum_67' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.28>
ST_88 : Operation 901 [4/4] (7.28ns)   --->   "%w_sum_68 = fadd i32 %w_sum_67, i32 %mul_2_6" [CNN/src/conv.cpp:50]   --->   Operation 901 'fadd' 'w_sum_68' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.28>
ST_89 : Operation 902 [3/4] (7.28ns)   --->   "%w_sum_68 = fadd i32 %w_sum_67, i32 %mul_2_6" [CNN/src/conv.cpp:50]   --->   Operation 902 'fadd' 'w_sum_68' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.28>
ST_90 : Operation 903 [2/4] (7.28ns)   --->   "%w_sum_68 = fadd i32 %w_sum_67, i32 %mul_2_6" [CNN/src/conv.cpp:50]   --->   Operation 903 'fadd' 'w_sum_68' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.28>
ST_91 : Operation 904 [1/4] (7.28ns)   --->   "%w_sum_68 = fadd i32 %w_sum_67, i32 %mul_2_6" [CNN/src/conv.cpp:50]   --->   Operation 904 'fadd' 'w_sum_68' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.28>
ST_92 : Operation 905 [4/4] (7.28ns)   --->   "%w_sum_69 = fadd i32 %w_sum_68, i32 %mul_3" [CNN/src/conv.cpp:50]   --->   Operation 905 'fadd' 'w_sum_69' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.28>
ST_93 : Operation 906 [3/4] (7.28ns)   --->   "%w_sum_69 = fadd i32 %w_sum_68, i32 %mul_3" [CNN/src/conv.cpp:50]   --->   Operation 906 'fadd' 'w_sum_69' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.28>
ST_94 : Operation 907 [2/4] (7.28ns)   --->   "%w_sum_69 = fadd i32 %w_sum_68, i32 %mul_3" [CNN/src/conv.cpp:50]   --->   Operation 907 'fadd' 'w_sum_69' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.28>
ST_95 : Operation 908 [1/4] (7.28ns)   --->   "%w_sum_69 = fadd i32 %w_sum_68, i32 %mul_3" [CNN/src/conv.cpp:50]   --->   Operation 908 'fadd' 'w_sum_69' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.28>
ST_96 : Operation 909 [4/4] (7.28ns)   --->   "%w_sum_70 = fadd i32 %w_sum_69, i32 %mul_3_1" [CNN/src/conv.cpp:50]   --->   Operation 909 'fadd' 'w_sum_70' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.28>
ST_97 : Operation 910 [3/4] (7.28ns)   --->   "%w_sum_70 = fadd i32 %w_sum_69, i32 %mul_3_1" [CNN/src/conv.cpp:50]   --->   Operation 910 'fadd' 'w_sum_70' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.28>
ST_98 : Operation 911 [2/4] (7.28ns)   --->   "%w_sum_70 = fadd i32 %w_sum_69, i32 %mul_3_1" [CNN/src/conv.cpp:50]   --->   Operation 911 'fadd' 'w_sum_70' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.28>
ST_99 : Operation 912 [1/4] (7.28ns)   --->   "%w_sum_70 = fadd i32 %w_sum_69, i32 %mul_3_1" [CNN/src/conv.cpp:50]   --->   Operation 912 'fadd' 'w_sum_70' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.28>
ST_100 : Operation 913 [4/4] (7.28ns)   --->   "%w_sum_71 = fadd i32 %w_sum_70, i32 %mul_3_2" [CNN/src/conv.cpp:50]   --->   Operation 913 'fadd' 'w_sum_71' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.28>
ST_101 : Operation 914 [3/4] (7.28ns)   --->   "%w_sum_71 = fadd i32 %w_sum_70, i32 %mul_3_2" [CNN/src/conv.cpp:50]   --->   Operation 914 'fadd' 'w_sum_71' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.28>
ST_102 : Operation 915 [2/4] (7.28ns)   --->   "%w_sum_71 = fadd i32 %w_sum_70, i32 %mul_3_2" [CNN/src/conv.cpp:50]   --->   Operation 915 'fadd' 'w_sum_71' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.28>
ST_103 : Operation 916 [1/4] (7.28ns)   --->   "%w_sum_71 = fadd i32 %w_sum_70, i32 %mul_3_2" [CNN/src/conv.cpp:50]   --->   Operation 916 'fadd' 'w_sum_71' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.28>
ST_104 : Operation 917 [4/4] (7.28ns)   --->   "%w_sum_72 = fadd i32 %w_sum_71, i32 %mul_3_3" [CNN/src/conv.cpp:50]   --->   Operation 917 'fadd' 'w_sum_72' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.28>
ST_105 : Operation 918 [3/4] (7.28ns)   --->   "%w_sum_72 = fadd i32 %w_sum_71, i32 %mul_3_3" [CNN/src/conv.cpp:50]   --->   Operation 918 'fadd' 'w_sum_72' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.28>
ST_106 : Operation 919 [2/4] (7.28ns)   --->   "%w_sum_72 = fadd i32 %w_sum_71, i32 %mul_3_3" [CNN/src/conv.cpp:50]   --->   Operation 919 'fadd' 'w_sum_72' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.28>
ST_107 : Operation 920 [1/4] (7.28ns)   --->   "%w_sum_72 = fadd i32 %w_sum_71, i32 %mul_3_3" [CNN/src/conv.cpp:50]   --->   Operation 920 'fadd' 'w_sum_72' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.28>
ST_108 : Operation 921 [4/4] (7.28ns)   --->   "%w_sum_73 = fadd i32 %w_sum_72, i32 %mul_3_4" [CNN/src/conv.cpp:50]   --->   Operation 921 'fadd' 'w_sum_73' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.28>
ST_109 : Operation 922 [3/4] (7.28ns)   --->   "%w_sum_73 = fadd i32 %w_sum_72, i32 %mul_3_4" [CNN/src/conv.cpp:50]   --->   Operation 922 'fadd' 'w_sum_73' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.28>
ST_110 : Operation 923 [2/4] (7.28ns)   --->   "%w_sum_73 = fadd i32 %w_sum_72, i32 %mul_3_4" [CNN/src/conv.cpp:50]   --->   Operation 923 'fadd' 'w_sum_73' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.28>
ST_111 : Operation 924 [1/4] (7.28ns)   --->   "%w_sum_73 = fadd i32 %w_sum_72, i32 %mul_3_4" [CNN/src/conv.cpp:50]   --->   Operation 924 'fadd' 'w_sum_73' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.28>
ST_112 : Operation 925 [4/4] (7.28ns)   --->   "%w_sum_74 = fadd i32 %w_sum_73, i32 %mul_3_5" [CNN/src/conv.cpp:50]   --->   Operation 925 'fadd' 'w_sum_74' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.28>
ST_113 : Operation 926 [3/4] (7.28ns)   --->   "%w_sum_74 = fadd i32 %w_sum_73, i32 %mul_3_5" [CNN/src/conv.cpp:50]   --->   Operation 926 'fadd' 'w_sum_74' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.28>
ST_114 : Operation 927 [2/4] (7.28ns)   --->   "%w_sum_74 = fadd i32 %w_sum_73, i32 %mul_3_5" [CNN/src/conv.cpp:50]   --->   Operation 927 'fadd' 'w_sum_74' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.28>
ST_115 : Operation 928 [1/4] (7.28ns)   --->   "%w_sum_74 = fadd i32 %w_sum_73, i32 %mul_3_5" [CNN/src/conv.cpp:50]   --->   Operation 928 'fadd' 'w_sum_74' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.28>
ST_116 : Operation 929 [4/4] (7.28ns)   --->   "%w_sum_75 = fadd i32 %w_sum_74, i32 %mul_3_6" [CNN/src/conv.cpp:50]   --->   Operation 929 'fadd' 'w_sum_75' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.28>
ST_117 : Operation 930 [3/4] (7.28ns)   --->   "%w_sum_75 = fadd i32 %w_sum_74, i32 %mul_3_6" [CNN/src/conv.cpp:50]   --->   Operation 930 'fadd' 'w_sum_75' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.28>
ST_118 : Operation 931 [2/4] (7.28ns)   --->   "%w_sum_75 = fadd i32 %w_sum_74, i32 %mul_3_6" [CNN/src/conv.cpp:50]   --->   Operation 931 'fadd' 'w_sum_75' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.28>
ST_119 : Operation 932 [1/4] (7.28ns)   --->   "%w_sum_75 = fadd i32 %w_sum_74, i32 %mul_3_6" [CNN/src/conv.cpp:50]   --->   Operation 932 'fadd' 'w_sum_75' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.28>
ST_120 : Operation 933 [4/4] (7.28ns)   --->   "%w_sum_76 = fadd i32 %w_sum_75, i32 %mul_4" [CNN/src/conv.cpp:50]   --->   Operation 933 'fadd' 'w_sum_76' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.28>
ST_121 : Operation 934 [3/4] (7.28ns)   --->   "%w_sum_76 = fadd i32 %w_sum_75, i32 %mul_4" [CNN/src/conv.cpp:50]   --->   Operation 934 'fadd' 'w_sum_76' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.28>
ST_122 : Operation 935 [2/4] (7.28ns)   --->   "%w_sum_76 = fadd i32 %w_sum_75, i32 %mul_4" [CNN/src/conv.cpp:50]   --->   Operation 935 'fadd' 'w_sum_76' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.28>
ST_123 : Operation 936 [1/4] (7.28ns)   --->   "%w_sum_76 = fadd i32 %w_sum_75, i32 %mul_4" [CNN/src/conv.cpp:50]   --->   Operation 936 'fadd' 'w_sum_76' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.28>
ST_124 : Operation 937 [4/4] (7.28ns)   --->   "%w_sum_77 = fadd i32 %w_sum_76, i32 %mul_4_1" [CNN/src/conv.cpp:50]   --->   Operation 937 'fadd' 'w_sum_77' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.28>
ST_125 : Operation 938 [3/4] (7.28ns)   --->   "%w_sum_77 = fadd i32 %w_sum_76, i32 %mul_4_1" [CNN/src/conv.cpp:50]   --->   Operation 938 'fadd' 'w_sum_77' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.28>
ST_126 : Operation 939 [2/4] (7.28ns)   --->   "%w_sum_77 = fadd i32 %w_sum_76, i32 %mul_4_1" [CNN/src/conv.cpp:50]   --->   Operation 939 'fadd' 'w_sum_77' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.28>
ST_127 : Operation 940 [1/4] (7.28ns)   --->   "%w_sum_77 = fadd i32 %w_sum_76, i32 %mul_4_1" [CNN/src/conv.cpp:50]   --->   Operation 940 'fadd' 'w_sum_77' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.28>
ST_128 : Operation 941 [4/4] (7.28ns)   --->   "%w_sum_78 = fadd i32 %w_sum_77, i32 %mul_4_2" [CNN/src/conv.cpp:50]   --->   Operation 941 'fadd' 'w_sum_78' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.28>
ST_129 : Operation 942 [3/4] (7.28ns)   --->   "%w_sum_78 = fadd i32 %w_sum_77, i32 %mul_4_2" [CNN/src/conv.cpp:50]   --->   Operation 942 'fadd' 'w_sum_78' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.28>
ST_130 : Operation 943 [2/4] (7.28ns)   --->   "%w_sum_78 = fadd i32 %w_sum_77, i32 %mul_4_2" [CNN/src/conv.cpp:50]   --->   Operation 943 'fadd' 'w_sum_78' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.28>
ST_131 : Operation 944 [1/4] (7.28ns)   --->   "%w_sum_78 = fadd i32 %w_sum_77, i32 %mul_4_2" [CNN/src/conv.cpp:50]   --->   Operation 944 'fadd' 'w_sum_78' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.28>
ST_132 : Operation 945 [4/4] (7.28ns)   --->   "%w_sum_79 = fadd i32 %w_sum_78, i32 %mul_4_3" [CNN/src/conv.cpp:50]   --->   Operation 945 'fadd' 'w_sum_79' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.28>
ST_133 : Operation 946 [3/4] (7.28ns)   --->   "%w_sum_79 = fadd i32 %w_sum_78, i32 %mul_4_3" [CNN/src/conv.cpp:50]   --->   Operation 946 'fadd' 'w_sum_79' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.28>
ST_134 : Operation 947 [2/4] (7.28ns)   --->   "%w_sum_79 = fadd i32 %w_sum_78, i32 %mul_4_3" [CNN/src/conv.cpp:50]   --->   Operation 947 'fadd' 'w_sum_79' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.28>
ST_135 : Operation 948 [1/4] (7.28ns)   --->   "%w_sum_79 = fadd i32 %w_sum_78, i32 %mul_4_3" [CNN/src/conv.cpp:50]   --->   Operation 948 'fadd' 'w_sum_79' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.28>
ST_136 : Operation 949 [4/4] (7.28ns)   --->   "%w_sum_80 = fadd i32 %w_sum_79, i32 %mul_4_4" [CNN/src/conv.cpp:50]   --->   Operation 949 'fadd' 'w_sum_80' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.28>
ST_137 : Operation 950 [3/4] (7.28ns)   --->   "%w_sum_80 = fadd i32 %w_sum_79, i32 %mul_4_4" [CNN/src/conv.cpp:50]   --->   Operation 950 'fadd' 'w_sum_80' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.28>
ST_138 : Operation 951 [2/4] (7.28ns)   --->   "%w_sum_80 = fadd i32 %w_sum_79, i32 %mul_4_4" [CNN/src/conv.cpp:50]   --->   Operation 951 'fadd' 'w_sum_80' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.28>
ST_139 : Operation 952 [1/4] (7.28ns)   --->   "%w_sum_80 = fadd i32 %w_sum_79, i32 %mul_4_4" [CNN/src/conv.cpp:50]   --->   Operation 952 'fadd' 'w_sum_80' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.28>
ST_140 : Operation 953 [4/4] (7.28ns)   --->   "%w_sum_81 = fadd i32 %w_sum_80, i32 %mul_4_5" [CNN/src/conv.cpp:50]   --->   Operation 953 'fadd' 'w_sum_81' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.28>
ST_141 : Operation 954 [3/4] (7.28ns)   --->   "%w_sum_81 = fadd i32 %w_sum_80, i32 %mul_4_5" [CNN/src/conv.cpp:50]   --->   Operation 954 'fadd' 'w_sum_81' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.28>
ST_142 : Operation 955 [2/4] (7.28ns)   --->   "%w_sum_81 = fadd i32 %w_sum_80, i32 %mul_4_5" [CNN/src/conv.cpp:50]   --->   Operation 955 'fadd' 'w_sum_81' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.28>
ST_143 : Operation 956 [1/4] (7.28ns)   --->   "%w_sum_81 = fadd i32 %w_sum_80, i32 %mul_4_5" [CNN/src/conv.cpp:50]   --->   Operation 956 'fadd' 'w_sum_81' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.28>
ST_144 : Operation 957 [4/4] (7.28ns)   --->   "%w_sum_82 = fadd i32 %w_sum_81, i32 %mul_4_6" [CNN/src/conv.cpp:50]   --->   Operation 957 'fadd' 'w_sum_82' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.28>
ST_145 : Operation 958 [3/4] (7.28ns)   --->   "%w_sum_82 = fadd i32 %w_sum_81, i32 %mul_4_6" [CNN/src/conv.cpp:50]   --->   Operation 958 'fadd' 'w_sum_82' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.28>
ST_146 : Operation 959 [2/4] (7.28ns)   --->   "%w_sum_82 = fadd i32 %w_sum_81, i32 %mul_4_6" [CNN/src/conv.cpp:50]   --->   Operation 959 'fadd' 'w_sum_82' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.28>
ST_147 : Operation 960 [1/4] (7.28ns)   --->   "%w_sum_82 = fadd i32 %w_sum_81, i32 %mul_4_6" [CNN/src/conv.cpp:50]   --->   Operation 960 'fadd' 'w_sum_82' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.28>
ST_148 : Operation 961 [4/4] (7.28ns)   --->   "%w_sum_83 = fadd i32 %w_sum_82, i32 %mul_5" [CNN/src/conv.cpp:50]   --->   Operation 961 'fadd' 'w_sum_83' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.28>
ST_149 : Operation 962 [3/4] (7.28ns)   --->   "%w_sum_83 = fadd i32 %w_sum_82, i32 %mul_5" [CNN/src/conv.cpp:50]   --->   Operation 962 'fadd' 'w_sum_83' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.28>
ST_150 : Operation 963 [2/4] (7.28ns)   --->   "%w_sum_83 = fadd i32 %w_sum_82, i32 %mul_5" [CNN/src/conv.cpp:50]   --->   Operation 963 'fadd' 'w_sum_83' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.28>
ST_151 : Operation 964 [1/4] (7.28ns)   --->   "%w_sum_83 = fadd i32 %w_sum_82, i32 %mul_5" [CNN/src/conv.cpp:50]   --->   Operation 964 'fadd' 'w_sum_83' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.28>
ST_152 : Operation 965 [4/4] (7.28ns)   --->   "%w_sum_84 = fadd i32 %w_sum_83, i32 %mul_5_1" [CNN/src/conv.cpp:50]   --->   Operation 965 'fadd' 'w_sum_84' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.28>
ST_153 : Operation 966 [3/4] (7.28ns)   --->   "%w_sum_84 = fadd i32 %w_sum_83, i32 %mul_5_1" [CNN/src/conv.cpp:50]   --->   Operation 966 'fadd' 'w_sum_84' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.28>
ST_154 : Operation 967 [2/4] (7.28ns)   --->   "%w_sum_84 = fadd i32 %w_sum_83, i32 %mul_5_1" [CNN/src/conv.cpp:50]   --->   Operation 967 'fadd' 'w_sum_84' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.28>
ST_155 : Operation 968 [1/4] (7.28ns)   --->   "%w_sum_84 = fadd i32 %w_sum_83, i32 %mul_5_1" [CNN/src/conv.cpp:50]   --->   Operation 968 'fadd' 'w_sum_84' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.28>
ST_156 : Operation 969 [4/4] (7.28ns)   --->   "%w_sum_85 = fadd i32 %w_sum_84, i32 %mul_5_2" [CNN/src/conv.cpp:50]   --->   Operation 969 'fadd' 'w_sum_85' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.28>
ST_157 : Operation 970 [3/4] (7.28ns)   --->   "%w_sum_85 = fadd i32 %w_sum_84, i32 %mul_5_2" [CNN/src/conv.cpp:50]   --->   Operation 970 'fadd' 'w_sum_85' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.28>
ST_158 : Operation 971 [2/4] (7.28ns)   --->   "%w_sum_85 = fadd i32 %w_sum_84, i32 %mul_5_2" [CNN/src/conv.cpp:50]   --->   Operation 971 'fadd' 'w_sum_85' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.28>
ST_159 : Operation 972 [1/4] (7.28ns)   --->   "%w_sum_85 = fadd i32 %w_sum_84, i32 %mul_5_2" [CNN/src/conv.cpp:50]   --->   Operation 972 'fadd' 'w_sum_85' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.28>
ST_160 : Operation 973 [4/4] (7.28ns)   --->   "%w_sum_86 = fadd i32 %w_sum_85, i32 %mul_5_3" [CNN/src/conv.cpp:50]   --->   Operation 973 'fadd' 'w_sum_86' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.28>
ST_161 : Operation 974 [3/4] (7.28ns)   --->   "%w_sum_86 = fadd i32 %w_sum_85, i32 %mul_5_3" [CNN/src/conv.cpp:50]   --->   Operation 974 'fadd' 'w_sum_86' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.28>
ST_162 : Operation 975 [2/4] (7.28ns)   --->   "%w_sum_86 = fadd i32 %w_sum_85, i32 %mul_5_3" [CNN/src/conv.cpp:50]   --->   Operation 975 'fadd' 'w_sum_86' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.28>
ST_163 : Operation 976 [1/4] (7.28ns)   --->   "%w_sum_86 = fadd i32 %w_sum_85, i32 %mul_5_3" [CNN/src/conv.cpp:50]   --->   Operation 976 'fadd' 'w_sum_86' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.28>
ST_164 : Operation 977 [4/4] (7.28ns)   --->   "%w_sum_87 = fadd i32 %w_sum_86, i32 %mul_5_4" [CNN/src/conv.cpp:50]   --->   Operation 977 'fadd' 'w_sum_87' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.28>
ST_165 : Operation 978 [3/4] (7.28ns)   --->   "%w_sum_87 = fadd i32 %w_sum_86, i32 %mul_5_4" [CNN/src/conv.cpp:50]   --->   Operation 978 'fadd' 'w_sum_87' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.28>
ST_166 : Operation 979 [2/4] (7.28ns)   --->   "%w_sum_87 = fadd i32 %w_sum_86, i32 %mul_5_4" [CNN/src/conv.cpp:50]   --->   Operation 979 'fadd' 'w_sum_87' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.28>
ST_167 : Operation 980 [1/4] (7.28ns)   --->   "%w_sum_87 = fadd i32 %w_sum_86, i32 %mul_5_4" [CNN/src/conv.cpp:50]   --->   Operation 980 'fadd' 'w_sum_87' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.28>
ST_168 : Operation 981 [4/4] (7.28ns)   --->   "%w_sum_88 = fadd i32 %w_sum_87, i32 %mul_5_5" [CNN/src/conv.cpp:50]   --->   Operation 981 'fadd' 'w_sum_88' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.28>
ST_169 : Operation 982 [3/4] (7.28ns)   --->   "%w_sum_88 = fadd i32 %w_sum_87, i32 %mul_5_5" [CNN/src/conv.cpp:50]   --->   Operation 982 'fadd' 'w_sum_88' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.28>
ST_170 : Operation 983 [2/4] (7.28ns)   --->   "%w_sum_88 = fadd i32 %w_sum_87, i32 %mul_5_5" [CNN/src/conv.cpp:50]   --->   Operation 983 'fadd' 'w_sum_88' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.28>
ST_171 : Operation 984 [1/4] (7.28ns)   --->   "%w_sum_88 = fadd i32 %w_sum_87, i32 %mul_5_5" [CNN/src/conv.cpp:50]   --->   Operation 984 'fadd' 'w_sum_88' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.28>
ST_172 : Operation 985 [4/4] (7.28ns)   --->   "%w_sum_89 = fadd i32 %w_sum_88, i32 %mul_5_6" [CNN/src/conv.cpp:50]   --->   Operation 985 'fadd' 'w_sum_89' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.28>
ST_173 : Operation 986 [3/4] (7.28ns)   --->   "%w_sum_89 = fadd i32 %w_sum_88, i32 %mul_5_6" [CNN/src/conv.cpp:50]   --->   Operation 986 'fadd' 'w_sum_89' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.28>
ST_174 : Operation 987 [2/4] (7.28ns)   --->   "%w_sum_89 = fadd i32 %w_sum_88, i32 %mul_5_6" [CNN/src/conv.cpp:50]   --->   Operation 987 'fadd' 'w_sum_89' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.28>
ST_175 : Operation 988 [1/4] (7.28ns)   --->   "%w_sum_89 = fadd i32 %w_sum_88, i32 %mul_5_6" [CNN/src/conv.cpp:50]   --->   Operation 988 'fadd' 'w_sum_89' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.28>
ST_176 : Operation 989 [4/4] (7.28ns)   --->   "%w_sum_90 = fadd i32 %w_sum_89, i32 %mul_6" [CNN/src/conv.cpp:50]   --->   Operation 989 'fadd' 'w_sum_90' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.28>
ST_177 : Operation 990 [3/4] (7.28ns)   --->   "%w_sum_90 = fadd i32 %w_sum_89, i32 %mul_6" [CNN/src/conv.cpp:50]   --->   Operation 990 'fadd' 'w_sum_90' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.28>
ST_178 : Operation 991 [2/4] (7.28ns)   --->   "%w_sum_90 = fadd i32 %w_sum_89, i32 %mul_6" [CNN/src/conv.cpp:50]   --->   Operation 991 'fadd' 'w_sum_90' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.28>
ST_179 : Operation 992 [1/4] (7.28ns)   --->   "%w_sum_90 = fadd i32 %w_sum_89, i32 %mul_6" [CNN/src/conv.cpp:50]   --->   Operation 992 'fadd' 'w_sum_90' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.28>
ST_180 : Operation 993 [4/4] (7.28ns)   --->   "%w_sum_91 = fadd i32 %w_sum_90, i32 %mul_6_1" [CNN/src/conv.cpp:50]   --->   Operation 993 'fadd' 'w_sum_91' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.28>
ST_181 : Operation 994 [3/4] (7.28ns)   --->   "%w_sum_91 = fadd i32 %w_sum_90, i32 %mul_6_1" [CNN/src/conv.cpp:50]   --->   Operation 994 'fadd' 'w_sum_91' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.28>
ST_182 : Operation 995 [2/4] (7.28ns)   --->   "%w_sum_91 = fadd i32 %w_sum_90, i32 %mul_6_1" [CNN/src/conv.cpp:50]   --->   Operation 995 'fadd' 'w_sum_91' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.28>
ST_183 : Operation 996 [1/4] (7.28ns)   --->   "%w_sum_91 = fadd i32 %w_sum_90, i32 %mul_6_1" [CNN/src/conv.cpp:50]   --->   Operation 996 'fadd' 'w_sum_91' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.28>
ST_184 : Operation 997 [4/4] (7.28ns)   --->   "%w_sum_92 = fadd i32 %w_sum_91, i32 %mul_6_2" [CNN/src/conv.cpp:50]   --->   Operation 997 'fadd' 'w_sum_92' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.28>
ST_185 : Operation 998 [3/4] (7.28ns)   --->   "%w_sum_92 = fadd i32 %w_sum_91, i32 %mul_6_2" [CNN/src/conv.cpp:50]   --->   Operation 998 'fadd' 'w_sum_92' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1036 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [CNN/src/conv.cpp:59]   --->   Operation 1036 'ret' 'ret_ln59' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 186 <SV = 185> <Delay = 7.28>
ST_186 : Operation 999 [2/4] (7.28ns)   --->   "%w_sum_92 = fadd i32 %w_sum_91, i32 %mul_6_2" [CNN/src/conv.cpp:50]   --->   Operation 999 'fadd' 'w_sum_92' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.28>
ST_187 : Operation 1000 [1/4] (7.28ns)   --->   "%w_sum_92 = fadd i32 %w_sum_91, i32 %mul_6_2" [CNN/src/conv.cpp:50]   --->   Operation 1000 'fadd' 'w_sum_92' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.28>
ST_188 : Operation 1001 [4/4] (7.28ns)   --->   "%w_sum_93 = fadd i32 %w_sum_92, i32 %mul_6_3" [CNN/src/conv.cpp:50]   --->   Operation 1001 'fadd' 'w_sum_93' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.28>
ST_189 : Operation 1002 [3/4] (7.28ns)   --->   "%w_sum_93 = fadd i32 %w_sum_92, i32 %mul_6_3" [CNN/src/conv.cpp:50]   --->   Operation 1002 'fadd' 'w_sum_93' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.28>
ST_190 : Operation 1003 [2/4] (7.28ns)   --->   "%w_sum_93 = fadd i32 %w_sum_92, i32 %mul_6_3" [CNN/src/conv.cpp:50]   --->   Operation 1003 'fadd' 'w_sum_93' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.28>
ST_191 : Operation 1004 [1/4] (7.28ns)   --->   "%w_sum_93 = fadd i32 %w_sum_92, i32 %mul_6_3" [CNN/src/conv.cpp:50]   --->   Operation 1004 'fadd' 'w_sum_93' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.28>
ST_192 : Operation 1005 [4/4] (7.28ns)   --->   "%w_sum_94 = fadd i32 %w_sum_93, i32 %mul_6_4" [CNN/src/conv.cpp:50]   --->   Operation 1005 'fadd' 'w_sum_94' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.28>
ST_193 : Operation 1006 [3/4] (7.28ns)   --->   "%w_sum_94 = fadd i32 %w_sum_93, i32 %mul_6_4" [CNN/src/conv.cpp:50]   --->   Operation 1006 'fadd' 'w_sum_94' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.28>
ST_194 : Operation 1007 [2/4] (7.28ns)   --->   "%w_sum_94 = fadd i32 %w_sum_93, i32 %mul_6_4" [CNN/src/conv.cpp:50]   --->   Operation 1007 'fadd' 'w_sum_94' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.28>
ST_195 : Operation 1008 [1/4] (7.28ns)   --->   "%w_sum_94 = fadd i32 %w_sum_93, i32 %mul_6_4" [CNN/src/conv.cpp:50]   --->   Operation 1008 'fadd' 'w_sum_94' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.28>
ST_196 : Operation 1009 [4/4] (7.28ns)   --->   "%w_sum_95 = fadd i32 %w_sum_94, i32 %mul_6_5" [CNN/src/conv.cpp:50]   --->   Operation 1009 'fadd' 'w_sum_95' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.28>
ST_197 : Operation 1010 [3/4] (7.28ns)   --->   "%w_sum_95 = fadd i32 %w_sum_94, i32 %mul_6_5" [CNN/src/conv.cpp:50]   --->   Operation 1010 'fadd' 'w_sum_95' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 7.28>
ST_198 : Operation 1011 [2/4] (7.28ns)   --->   "%w_sum_95 = fadd i32 %w_sum_94, i32 %mul_6_5" [CNN/src/conv.cpp:50]   --->   Operation 1011 'fadd' 'w_sum_95' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 7.28>
ST_199 : Operation 1012 [1/4] (7.28ns)   --->   "%w_sum_95 = fadd i32 %w_sum_94, i32 %mul_6_5" [CNN/src/conv.cpp:50]   --->   Operation 1012 'fadd' 'w_sum_95' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.28>
ST_200 : Operation 1013 [4/4] (7.28ns)   --->   "%w_sum_96 = fadd i32 %w_sum_95, i32 %mul_6_6" [CNN/src/conv.cpp:50]   --->   Operation 1013 'fadd' 'w_sum_96' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.28>
ST_201 : Operation 1014 [3/4] (7.28ns)   --->   "%w_sum_96 = fadd i32 %w_sum_95, i32 %mul_6_6" [CNN/src/conv.cpp:50]   --->   Operation 1014 'fadd' 'w_sum_96' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 7.28>
ST_202 : Operation 1015 [2/4] (7.28ns)   --->   "%w_sum_96 = fadd i32 %w_sum_95, i32 %mul_6_6" [CNN/src/conv.cpp:50]   --->   Operation 1015 'fadd' 'w_sum_96' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.28>
ST_203 : Operation 1016 [1/4] (7.28ns)   --->   "%w_sum_96 = fadd i32 %w_sum_95, i32 %mul_6_6" [CNN/src/conv.cpp:50]   --->   Operation 1016 'fadd' 'w_sum_96' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.28>
ST_204 : Operation 1017 [4/4] (7.28ns)   --->   "%x_assign = fadd i32 %w_sum_96, i32 %tmp" [CNN/src/conv.cpp:54]   --->   Operation 1017 'fadd' 'x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.28>
ST_205 : Operation 1018 [3/4] (7.28ns)   --->   "%x_assign = fadd i32 %w_sum_96, i32 %tmp" [CNN/src/conv.cpp:54]   --->   Operation 1018 'fadd' 'x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.28>
ST_206 : Operation 1019 [2/4] (7.28ns)   --->   "%x_assign = fadd i32 %w_sum_96, i32 %tmp" [CNN/src/conv.cpp:54]   --->   Operation 1019 'fadd' 'x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.28>
ST_207 : Operation 1020 [1/4] (7.28ns)   --->   "%x_assign = fadd i32 %w_sum_96, i32 %tmp" [CNN/src/conv.cpp:54]   --->   Operation 1020 'fadd' 'x_assign' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 3.77>
ST_208 : Operation 1021 [2/2] (3.77ns)   --->   "%tmp_344 = fcmp_ogt  i32 %x_assign, i32 0" [CNN/src/conv.cpp:7->CNN/src/conv.cpp:54]   --->   Operation 1021 'fcmp' 'tmp_344' <Predicate = true> <Delay = 3.77> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 4.48>
ST_209 : Operation 1022 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %x_assign" [CNN/src/conv.cpp:7->CNN/src/conv.cpp:54]   --->   Operation 1022 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1023 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [CNN/src/conv.cpp:7->CNN/src/conv.cpp:54]   --->   Operation 1023 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1024 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [CNN/src/conv.cpp:7->CNN/src/conv.cpp:54]   --->   Operation 1024 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1025 [1/1] (1.62ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp_s, i8 255" [CNN/src/conv.cpp:7->CNN/src/conv.cpp:54]   --->   Operation 1025 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1026 [1/1] (1.75ns)   --->   "%icmp_ln7_2 = icmp_eq  i23 %trunc_ln7, i23 0" [CNN/src/conv.cpp:7->CNN/src/conv.cpp:54]   --->   Operation 1026 'icmp' 'icmp_ln7_2' <Predicate = true> <Delay = 1.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln54)   --->   "%or_ln7 = or i1 %icmp_ln7_2, i1 %icmp_ln7" [CNN/src/conv.cpp:7->CNN/src/conv.cpp:54]   --->   Operation 1027 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1028 [1/2] (3.77ns)   --->   "%tmp_344 = fcmp_ogt  i32 %x_assign, i32 0" [CNN/src/conv.cpp:7->CNN/src/conv.cpp:54]   --->   Operation 1028 'fcmp' 'tmp_344' <Predicate = true> <Delay = 3.77> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node select_ln54)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_344" [CNN/src/conv.cpp:7->CNN/src/conv.cpp:54]   --->   Operation 1029 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1030 [1/1] (0.71ns) (out node of the LUT)   --->   "%select_ln54 = select i1 %and_ln7, i32 %bitcast_ln7, i32 0" [CNN/src/conv.cpp:54]   --->   Operation 1030 'select' 'select_ln54' <Predicate = true> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 210 <SV = 209> <Delay = 3.07>
ST_210 : Operation 1031 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_str"   --->   Operation 1031 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1032 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 1032 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1033 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [CNN/src/conv.cpp:36]   --->   Operation 1033 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1034 [1/1] (3.07ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_0, i32 %select_ln54" [CNN/src/conv.cpp:54]   --->   Operation 1034 'write' 'write_ln54' <Predicate = true> <Delay = 3.07> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_210 : Operation 1035 [1/1] (0.00ns)   --->   "%br_ln36 = br void %krn_for_rows" [CNN/src/conv.cpp:36]   --->   Operation 1035 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.196ns
The critical path consists of the following:
	wire read operation ('filter_read') on port 'filter' [12]  (0.000 ns)
	'mux' operation 32 bit ('tmp') [13]  (1.196 ns)

 <State 2>: 6.299ns
The critical path consists of the following:
	'load' operation 7 bit ('indvar_flatten11_load', CNN/src/conv.cpp:28) on local variable 'indvar_flatten11' [81]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', CNN/src/conv.cpp:28) [86]  (1.572 ns)
	'xor' operation 1 bit ('xor_ln25', CNN/src/conv.cpp:25) [88]  (0.712 ns)
	'and' operation 1 bit ('and_ln25_2', CNN/src/conv.cpp:25) [91]  (0.712 ns)
	'or' operation 1 bit ('or_ln28', CNN/src/conv.cpp:28) [94]  (0.712 ns)
	'select' operation 2 bit ('select_ln28', CNN/src/conv.cpp:28) [95]  (0.723 ns)
	'add' operation 2 bit ('add_ln33', CNN/src/conv.cpp:33) [101]  (1.145 ns)
	'select' operation 2 bit ('select_ln33_3', CNN/src/conv.cpp:33) [105]  (0.723 ns)

 <State 3>: 7.138ns
The critical path consists of the following:
	'add' operation 5 bit ('empty', CNN/src/conv.cpp:33) [107]  (1.461 ns)
	'add' operation 11 bit ('add_ln49_56', CNN/src/conv.cpp:49) [112]  (1.629 ns)
	'add' operation 11 bit ('add_ln49_57', CNN/src/conv.cpp:49) [118]  (1.630 ns)
	'getelementptr' operation 11 bit ('pad_img_addr', CNN/src/conv.cpp:49) [120]  (0.000 ns)
	'load' operation 32 bit ('pixel', CNN/src/conv.cpp:49) on array 'pad_img' [122]  (2.417 ns)

 <State 4>: 6.765ns
The critical path consists of the following:
	'load' operation 32 bit ('pixel', CNN/src/conv.cpp:49) on array 'pad_img' [122]  (2.417 ns)
	'fmul' operation 32 bit ('mul', CNN/src/conv.cpp:50) [123]  (4.348 ns)

 <State 5>: 6.765ns
The critical path consists of the following:
	'load' operation 32 bit ('pixel', CNN/src/conv.cpp:49) on array 'pad_img' [138]  (2.417 ns)
	'fmul' operation 32 bit ('mul_12', CNN/src/conv.cpp:50) [139]  (4.348 ns)

 <State 6>: 7.138ns
The critical path consists of the following:
	'add' operation 5 bit ('empty_46', CNN/src/conv.cpp:33) [173]  (1.461 ns)
	'add' operation 11 bit ('add_ln49_64', CNN/src/conv.cpp:49) [178]  (1.629 ns)
	'add' operation 11 bit ('add_ln49_65', CNN/src/conv.cpp:49) [179]  (1.630 ns)
	'getelementptr' operation 11 bit ('pad_img_addr_7', CNN/src/conv.cpp:49) [181]  (0.000 ns)
	'load' operation 32 bit ('pixel', CNN/src/conv.cpp:49) on array 'pad_img' [200]  (2.417 ns)

 <State 7>: 6.765ns
The critical path consists of the following:
	'load' operation 32 bit ('pixel', CNN/src/conv.cpp:49) on array 'pad_img' [170]  (2.417 ns)
	'fmul' operation 32 bit ('mul_16', CNN/src/conv.cpp:50) [171]  (4.348 ns)

 <State 8>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [124]  (7.280 ns)

 <State 9>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [124]  (7.280 ns)

 <State 10>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [124]  (7.280 ns)

 <State 11>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [124]  (7.280 ns)

 <State 12>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [132]  (7.280 ns)

 <State 13>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [132]  (7.280 ns)

 <State 14>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [132]  (7.280 ns)

 <State 15>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [132]  (7.280 ns)

 <State 16>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [140]  (7.280 ns)

 <State 17>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [140]  (7.280 ns)

 <State 18>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [140]  (7.280 ns)

 <State 19>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [140]  (7.280 ns)

 <State 20>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [148]  (7.280 ns)

 <State 21>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [148]  (7.280 ns)

 <State 22>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [148]  (7.280 ns)

 <State 23>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [148]  (7.280 ns)

 <State 24>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [156]  (7.280 ns)

 <State 25>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [156]  (7.280 ns)

 <State 26>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [156]  (7.280 ns)

 <State 27>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [156]  (7.280 ns)

 <State 28>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [164]  (7.280 ns)

 <State 29>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [164]  (7.280 ns)

 <State 30>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [164]  (7.280 ns)

 <State 31>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [164]  (7.280 ns)

 <State 32>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [172]  (7.280 ns)

 <State 33>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [172]  (7.280 ns)

 <State 34>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [172]  (7.280 ns)

 <State 35>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [172]  (7.280 ns)

 <State 36>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [202]  (7.280 ns)

 <State 37>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [202]  (7.280 ns)

 <State 38>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [202]  (7.280 ns)

 <State 39>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [202]  (7.280 ns)

 <State 40>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [205]  (7.280 ns)

 <State 41>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [205]  (7.280 ns)

 <State 42>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [205]  (7.280 ns)

 <State 43>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [205]  (7.280 ns)

 <State 44>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [208]  (7.280 ns)

 <State 45>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [208]  (7.280 ns)

 <State 46>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [208]  (7.280 ns)

 <State 47>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [208]  (7.280 ns)

 <State 48>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [211]  (7.280 ns)

 <State 49>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [211]  (7.280 ns)

 <State 50>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [211]  (7.280 ns)

 <State 51>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [211]  (7.280 ns)

 <State 52>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [214]  (7.280 ns)

 <State 53>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [214]  (7.280 ns)

 <State 54>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [214]  (7.280 ns)

 <State 55>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [214]  (7.280 ns)

 <State 56>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [217]  (7.280 ns)

 <State 57>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [217]  (7.280 ns)

 <State 58>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [217]  (7.280 ns)

 <State 59>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [217]  (7.280 ns)

 <State 60>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [220]  (7.280 ns)

 <State 61>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [220]  (7.280 ns)

 <State 62>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [220]  (7.280 ns)

 <State 63>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [220]  (7.280 ns)

 <State 64>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [250]  (7.280 ns)

 <State 65>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [250]  (7.280 ns)

 <State 66>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [250]  (7.280 ns)

 <State 67>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [250]  (7.280 ns)

 <State 68>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [253]  (7.280 ns)

 <State 69>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [253]  (7.280 ns)

 <State 70>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [253]  (7.280 ns)

 <State 71>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [253]  (7.280 ns)

 <State 72>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [256]  (7.280 ns)

 <State 73>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [256]  (7.280 ns)

 <State 74>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [256]  (7.280 ns)

 <State 75>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [256]  (7.280 ns)

 <State 76>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [259]  (7.280 ns)

 <State 77>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [259]  (7.280 ns)

 <State 78>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [259]  (7.280 ns)

 <State 79>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [259]  (7.280 ns)

 <State 80>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [262]  (7.280 ns)

 <State 81>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [262]  (7.280 ns)

 <State 82>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [262]  (7.280 ns)

 <State 83>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [262]  (7.280 ns)

 <State 84>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [265]  (7.280 ns)

 <State 85>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [265]  (7.280 ns)

 <State 86>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [265]  (7.280 ns)

 <State 87>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [265]  (7.280 ns)

 <State 88>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [268]  (7.280 ns)

 <State 89>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [268]  (7.280 ns)

 <State 90>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [268]  (7.280 ns)

 <State 91>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [268]  (7.280 ns)

 <State 92>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [298]  (7.280 ns)

 <State 93>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [298]  (7.280 ns)

 <State 94>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [298]  (7.280 ns)

 <State 95>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [298]  (7.280 ns)

 <State 96>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [301]  (7.280 ns)

 <State 97>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [301]  (7.280 ns)

 <State 98>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [301]  (7.280 ns)

 <State 99>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [301]  (7.280 ns)

 <State 100>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [304]  (7.280 ns)

 <State 101>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [304]  (7.280 ns)

 <State 102>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [304]  (7.280 ns)

 <State 103>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [304]  (7.280 ns)

 <State 104>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [307]  (7.280 ns)

 <State 105>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [307]  (7.280 ns)

 <State 106>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [307]  (7.280 ns)

 <State 107>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [307]  (7.280 ns)

 <State 108>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [310]  (7.280 ns)

 <State 109>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [310]  (7.280 ns)

 <State 110>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [310]  (7.280 ns)

 <State 111>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [310]  (7.280 ns)

 <State 112>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [313]  (7.280 ns)

 <State 113>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [313]  (7.280 ns)

 <State 114>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [313]  (7.280 ns)

 <State 115>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [313]  (7.280 ns)

 <State 116>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [316]  (7.280 ns)

 <State 117>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [316]  (7.280 ns)

 <State 118>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [316]  (7.280 ns)

 <State 119>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [316]  (7.280 ns)

 <State 120>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [346]  (7.280 ns)

 <State 121>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [346]  (7.280 ns)

 <State 122>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [346]  (7.280 ns)

 <State 123>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [346]  (7.280 ns)

 <State 124>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [349]  (7.280 ns)

 <State 125>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [349]  (7.280 ns)

 <State 126>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [349]  (7.280 ns)

 <State 127>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [349]  (7.280 ns)

 <State 128>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [352]  (7.280 ns)

 <State 129>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [352]  (7.280 ns)

 <State 130>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [352]  (7.280 ns)

 <State 131>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [352]  (7.280 ns)

 <State 132>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [355]  (7.280 ns)

 <State 133>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [355]  (7.280 ns)

 <State 134>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [355]  (7.280 ns)

 <State 135>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [355]  (7.280 ns)

 <State 136>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [358]  (7.280 ns)

 <State 137>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [358]  (7.280 ns)

 <State 138>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [358]  (7.280 ns)

 <State 139>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [358]  (7.280 ns)

 <State 140>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [361]  (7.280 ns)

 <State 141>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [361]  (7.280 ns)

 <State 142>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [361]  (7.280 ns)

 <State 143>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [361]  (7.280 ns)

 <State 144>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [364]  (7.280 ns)

 <State 145>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [364]  (7.280 ns)

 <State 146>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [364]  (7.280 ns)

 <State 147>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [364]  (7.280 ns)

 <State 148>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [393]  (7.280 ns)

 <State 149>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [393]  (7.280 ns)

 <State 150>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [393]  (7.280 ns)

 <State 151>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [393]  (7.280 ns)

 <State 152>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [396]  (7.280 ns)

 <State 153>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [396]  (7.280 ns)

 <State 154>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [396]  (7.280 ns)

 <State 155>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [396]  (7.280 ns)

 <State 156>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [399]  (7.280 ns)

 <State 157>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [399]  (7.280 ns)

 <State 158>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [399]  (7.280 ns)

 <State 159>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [399]  (7.280 ns)

 <State 160>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [402]  (7.280 ns)

 <State 161>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [402]  (7.280 ns)

 <State 162>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [402]  (7.280 ns)

 <State 163>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [402]  (7.280 ns)

 <State 164>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [405]  (7.280 ns)

 <State 165>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [405]  (7.280 ns)

 <State 166>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [405]  (7.280 ns)

 <State 167>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [405]  (7.280 ns)

 <State 168>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [408]  (7.280 ns)

 <State 169>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [408]  (7.280 ns)

 <State 170>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [408]  (7.280 ns)

 <State 171>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [408]  (7.280 ns)

 <State 172>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [411]  (7.280 ns)

 <State 173>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [411]  (7.280 ns)

 <State 174>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [411]  (7.280 ns)

 <State 175>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [411]  (7.280 ns)

 <State 176>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [440]  (7.280 ns)

 <State 177>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [440]  (7.280 ns)

 <State 178>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [440]  (7.280 ns)

 <State 179>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [440]  (7.280 ns)

 <State 180>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [443]  (7.280 ns)

 <State 181>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [443]  (7.280 ns)

 <State 182>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [443]  (7.280 ns)

 <State 183>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [443]  (7.280 ns)

 <State 184>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [446]  (7.280 ns)

 <State 185>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [446]  (7.280 ns)

 <State 186>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [446]  (7.280 ns)

 <State 187>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [446]  (7.280 ns)

 <State 188>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [449]  (7.280 ns)

 <State 189>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [449]  (7.280 ns)

 <State 190>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [449]  (7.280 ns)

 <State 191>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [449]  (7.280 ns)

 <State 192>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [452]  (7.280 ns)

 <State 193>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [452]  (7.280 ns)

 <State 194>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [452]  (7.280 ns)

 <State 195>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [452]  (7.280 ns)

 <State 196>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [455]  (7.280 ns)

 <State 197>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [455]  (7.280 ns)

 <State 198>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [455]  (7.280 ns)

 <State 199>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [455]  (7.280 ns)

 <State 200>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [458]  (7.280 ns)

 <State 201>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [458]  (7.280 ns)

 <State 202>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [458]  (7.280 ns)

 <State 203>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('w_sum', CNN/src/conv.cpp:50) [458]  (7.280 ns)

 <State 204>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN/src/conv.cpp:54) [459]  (7.280 ns)

 <State 205>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN/src/conv.cpp:54) [459]  (7.280 ns)

 <State 206>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN/src/conv.cpp:54) [459]  (7.280 ns)

 <State 207>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('x', CNN/src/conv.cpp:54) [459]  (7.280 ns)

 <State 208>: 3.775ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_344', CNN/src/conv.cpp:7->CNN/src/conv.cpp:54) [466]  (3.775 ns)

 <State 209>: 4.487ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_344', CNN/src/conv.cpp:7->CNN/src/conv.cpp:54) [466]  (3.775 ns)
	'and' operation 1 bit ('and_ln7', CNN/src/conv.cpp:7->CNN/src/conv.cpp:54) [467]  (0.000 ns)
	'select' operation 32 bit ('select_ln54', CNN/src/conv.cpp:54) [468]  (0.712 ns)

 <State 210>: 3.076ns
The critical path consists of the following:
	fifo write operation ('write_ln54', CNN/src/conv.cpp:54) on port 'conv_to_pool_streams_0' (CNN/src/conv.cpp:54) [469]  (3.076 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
