Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov  5 19:48:11 2025
| Host         : Nacho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.023        0.000                      0                  420        0.059        0.000                      0                  420        3.750        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.023        0.000                      0                  420        0.059        0.000                      0                  420        3.750        0.000                       0                   176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output_prev_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.658ns (24.760%)  route 5.038ns (75.240%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          1.080     6.692    fifo_tx_unit/Q[1]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.150     6.842 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.709     7.551    fifo_tx_unit/alu_output_OBUF[3]_inst_i_8_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.326     7.877 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.805     8.682    fifo_tx_unit/alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.152     8.834 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.429     9.263    alu/alu_output_prev_reg[3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.326     9.589 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.999    10.588    alu/alu_output_OBUF[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.712 r  alu/alu_output_prev[7]_i_3/O
                         net (fo=2, routed)           0.504    11.216    alu/alu_output_prev[7]_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.124    11.340 r  alu/alu_output_prev[7]_i_1/O
                         net (fo=8, routed)           0.512    11.853    alu_output_prev0
    SLICE_X5Y39          FDCE                                         r  alu_output_prev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  alu_output_prev_reg[4]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.205    14.876    alu_output_prev_reg[4]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output_prev_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.658ns (24.760%)  route 5.038ns (75.240%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          1.080     6.692    fifo_tx_unit/Q[1]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.150     6.842 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.709     7.551    fifo_tx_unit/alu_output_OBUF[3]_inst_i_8_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.326     7.877 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.805     8.682    fifo_tx_unit/alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.152     8.834 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.429     9.263    alu/alu_output_prev_reg[3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.326     9.589 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.999    10.588    alu/alu_output_OBUF[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.712 r  alu/alu_output_prev[7]_i_3/O
                         net (fo=2, routed)           0.504    11.216    alu/alu_output_prev[7]_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.124    11.340 r  alu/alu_output_prev[7]_i_1/O
                         net (fo=8, routed)           0.512    11.853    alu_output_prev0
    SLICE_X5Y39          FDCE                                         r  alu_output_prev_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  alu_output_prev_reg[5]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.205    14.876    alu_output_prev_reg[5]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output_prev_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.658ns (24.760%)  route 5.038ns (75.240%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          1.080     6.692    fifo_tx_unit/Q[1]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.150     6.842 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.709     7.551    fifo_tx_unit/alu_output_OBUF[3]_inst_i_8_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.326     7.877 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.805     8.682    fifo_tx_unit/alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.152     8.834 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.429     9.263    alu/alu_output_prev_reg[3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.326     9.589 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.999    10.588    alu/alu_output_OBUF[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.712 r  alu/alu_output_prev[7]_i_3/O
                         net (fo=2, routed)           0.504    11.216    alu/alu_output_prev[7]_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.124    11.340 r  alu/alu_output_prev[7]_i_1/O
                         net (fo=8, routed)           0.512    11.853    alu_output_prev0
    SLICE_X5Y39          FDCE                                         r  alu_output_prev_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  alu_output_prev_reg[6]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.205    14.876    alu_output_prev_reg[6]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output_prev_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.658ns (24.760%)  route 5.038ns (75.240%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          1.080     6.692    fifo_tx_unit/Q[1]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.150     6.842 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.709     7.551    fifo_tx_unit/alu_output_OBUF[3]_inst_i_8_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.326     7.877 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.805     8.682    fifo_tx_unit/alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.152     8.834 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.429     9.263    alu/alu_output_prev_reg[3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.326     9.589 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.999    10.588    alu/alu_output_OBUF[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.712 r  alu/alu_output_prev[7]_i_3/O
                         net (fo=2, routed)           0.504    11.216    alu/alu_output_prev[7]_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.124    11.340 r  alu/alu_output_prev[7]_i_1/O
                         net (fo=8, routed)           0.512    11.853    alu_output_prev0
    SLICE_X5Y39          FDCE                                         r  alu_output_prev_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  alu_output_prev_reg[7]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.205    14.876    alu_output_prev_reg[7]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output_prev_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 1.658ns (25.480%)  route 4.849ns (74.520%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          1.080     6.692    fifo_tx_unit/Q[1]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.150     6.842 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.709     7.551    fifo_tx_unit/alu_output_OBUF[3]_inst_i_8_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.326     7.877 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.805     8.682    fifo_tx_unit/alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.152     8.834 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.429     9.263    alu/alu_output_prev_reg[3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.326     9.589 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.999    10.588    alu/alu_output_OBUF[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.712 r  alu/alu_output_prev[7]_i_3/O
                         net (fo=2, routed)           0.504    11.216    alu/alu_output_prev[7]_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.124    11.340 r  alu/alu_output_prev[7]_i_1/O
                         net (fo=8, routed)           0.323    11.663    alu_output_prev0
    SLICE_X4Y39          FDCE                                         r  alu_output_prev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  alu_output_prev_reg[0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y39          FDCE (Setup_fdce_C_CE)      -0.205    14.876    alu_output_prev_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output_prev_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 1.658ns (25.480%)  route 4.849ns (74.520%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          1.080     6.692    fifo_tx_unit/Q[1]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.150     6.842 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.709     7.551    fifo_tx_unit/alu_output_OBUF[3]_inst_i_8_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.326     7.877 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.805     8.682    fifo_tx_unit/alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.152     8.834 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.429     9.263    alu/alu_output_prev_reg[3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.326     9.589 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.999    10.588    alu/alu_output_OBUF[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.712 r  alu/alu_output_prev[7]_i_3/O
                         net (fo=2, routed)           0.504    11.216    alu/alu_output_prev[7]_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.124    11.340 r  alu/alu_output_prev[7]_i_1/O
                         net (fo=8, routed)           0.323    11.663    alu_output_prev0
    SLICE_X4Y39          FDCE                                         r  alu_output_prev_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  alu_output_prev_reg[1]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y39          FDCE (Setup_fdce_C_CE)      -0.205    14.876    alu_output_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output_prev_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 1.658ns (25.480%)  route 4.849ns (74.520%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          1.080     6.692    fifo_tx_unit/Q[1]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.150     6.842 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.709     7.551    fifo_tx_unit/alu_output_OBUF[3]_inst_i_8_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.326     7.877 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.805     8.682    fifo_tx_unit/alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.152     8.834 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.429     9.263    alu/alu_output_prev_reg[3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.326     9.589 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.999    10.588    alu/alu_output_OBUF[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.712 r  alu/alu_output_prev[7]_i_3/O
                         net (fo=2, routed)           0.504    11.216    alu/alu_output_prev[7]_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.124    11.340 r  alu/alu_output_prev[7]_i_1/O
                         net (fo=8, routed)           0.323    11.663    alu_output_prev0
    SLICE_X4Y39          FDCE                                         r  alu_output_prev_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  alu_output_prev_reg[2]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y39          FDCE (Setup_fdce_C_CE)      -0.205    14.876    alu_output_prev_reg[2]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output_prev_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.507ns  (logic 1.658ns (25.480%)  route 4.849ns (74.520%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          1.080     6.692    fifo_tx_unit/Q[1]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.150     6.842 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.709     7.551    fifo_tx_unit/alu_output_OBUF[3]_inst_i_8_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.326     7.877 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.805     8.682    fifo_tx_unit/alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.152     8.834 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.429     9.263    alu/alu_output_prev_reg[3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.326     9.589 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.999    10.588    alu/alu_output_OBUF[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.712 r  alu/alu_output_prev[7]_i_3/O
                         net (fo=2, routed)           0.504    11.216    alu/alu_output_prev[7]_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.124    11.340 r  alu/alu_output_prev[7]_i_1/O
                         net (fo=8, routed)           0.323    11.663    alu_output_prev0
    SLICE_X4Y39          FDCE                                         r  alu_output_prev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X4Y39          FDCE                                         r  alu_output_prev_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y39          FDCE (Setup_fdce_C_CE)      -0.205    14.876    alu_output_prev_reg[3]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -11.663    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 1.658ns (26.021%)  route 4.714ns (73.979%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          1.080     6.692    fifo_tx_unit/Q[1]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.150     6.842 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.709     7.551    fifo_tx_unit/alu_output_OBUF[3]_inst_i_8_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.326     7.877 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.805     8.682    fifo_tx_unit/alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.152     8.834 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.429     9.263    alu/alu_output_prev_reg[3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.326     9.589 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.999    10.588    alu/alu_output_OBUF[3]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.712 r  alu/alu_output_prev[7]_i_3/O
                         net (fo=2, routed)           0.692    11.404    alu/alu_output_prev[7]_i_3_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.124    11.528 r  alu/result_valid_i_1/O
                         net (fo=1, routed)           0.000    11.528    alu_n_9
    SLICE_X6Y39          FDCE                                         r  result_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X6Y39          FDCE                                         r  result_valid_reg/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X6Y39          FDCE (Setup_fdce_C_D)        0.077    15.158    result_valid_reg
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 baud_gen_unit/r_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/r_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 1.591ns (28.261%)  route 4.039ns (71.739%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.626     5.147    baud_gen_unit/clk_IBUF_BUFG
    SLICE_X6Y32          FDRE                                         r  baud_gen_unit/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.518     5.665 r  baud_gen_unit/r_reg_reg[6]/Q
                         net (fo=5, routed)           0.821     6.486    baud_gen_unit/r_reg_reg_n_0_[6]
    SLICE_X6Y32          LUT4 (Prop_lut4_I0_O)        0.148     6.634 f  baud_gen_unit/s_reg[3]_i_6/O
                         net (fo=1, routed)           0.452     7.086    baud_gen_unit/s_reg[3]_i_6_n_0
    SLICE_X6Y32          LUT4 (Prop_lut4_I3_O)        0.328     7.414 r  baud_gen_unit/s_reg[3]_i_4/O
                         net (fo=8, routed)           0.876     8.290    uart_tx_unit/s_reg_reg[0]_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.124     8.414 r  uart_tx_unit/FSM_sequential_state_reg[1]_i_2__0/O
                         net (fo=7, routed)           0.948     9.362    uart_tx_unit/FSM_sequential_state_reg[1]_i_2__0_n_0
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.120     9.482 r  uart_tx_unit/w_ptr_reg[3]_i_3/O
                         net (fo=4, routed)           0.599    10.081    btn2_db_unit/r_ptr_reg_reg[0]_0
    SLICE_X5Y41          LUT4 (Prop_lut4_I2_O)        0.353    10.434 r  btn2_db_unit/r_ptr_reg[0]_i_1__0/O
                         net (fo=4, routed)           0.343    10.777    fifo_tx_unit/r_ptr_reg_reg[0]_0
    SLICE_X6Y42          FDRE                                         r  fifo_tx_unit/r_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.516    14.857    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  fifo_tx_unit/r_ptr_reg_reg[0]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X6Y42          FDRE (Setup_fdre_C_CE)      -0.371    14.724    fifo_tx_unit/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  3.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.241     1.856    fifo_rx_unit/array_reg_reg_0_15_6_7/A0
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.861     1.988    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.797    fifo_rx_unit/array_reg_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.241     1.856    fifo_rx_unit/array_reg_reg_0_15_6_7/A0
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.861     1.988    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.797    fifo_rx_unit/array_reg_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.241     1.856    fifo_rx_unit/array_reg_reg_0_15_6_7__0/A0
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.861     1.988    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.797    fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.241     1.856    fifo_rx_unit/array_reg_reg_0_15_6_7__0/A0
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.861     1.988    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y35          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.797    fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.592     1.475    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     1.876    fifo_tx_unit/array_reg_reg_0_15_6_7/A0
    SLICE_X6Y41          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.863     1.990    fifo_tx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y41          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y41          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    fifo_tx_unit/array_reg_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.592     1.475    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     1.876    fifo_tx_unit/array_reg_reg_0_15_6_7/A0
    SLICE_X6Y41          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.863     1.990    fifo_tx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X6Y41          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y41          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    fifo_tx_unit/array_reg_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.592     1.475    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     1.876    fifo_tx_unit/array_reg_reg_0_15_6_7__0/A0
    SLICE_X6Y41          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.863     1.990    fifo_tx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X6Y41          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y41          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    fifo_tx_unit/array_reg_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fifo_tx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.592     1.475    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  fifo_tx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  fifo_tx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.260     1.876    fifo_tx_unit/array_reg_reg_0_15_6_7__0/A0
    SLICE_X6Y41          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.863     1.990    fifo_tx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X6Y41          RAMD32                                       r  fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y41          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.801    fifo_tx_unit/array_reg_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_rx_unit/w_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.214     1.829    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD2
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.860     1.987    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.742    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fifo_rx_unit/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.706%)  route 0.214ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  fifo_rx_unit/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fifo_rx_unit/w_ptr_reg_reg[2]/Q
                         net (fo=19, routed)          0.214     1.829    fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD2
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.860     1.987    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y34          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.742    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y39    alu_output_prev_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y39    alu_output_prev_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y39    alu_output_prev_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y39    alu_output_prev_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y39    alu_output_prev_reg[4]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y39    alu_output_prev_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y39    alu_output_prev_reg[6]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y39    alu_output_prev_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y36    codigoOperacion_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y34    fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operandoB_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.012ns  (logic 4.335ns (36.091%)  route 7.677ns (63.909%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  operandoB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  operandoB_reg[0]/Q
                         net (fo=16, routed)          1.328     6.938    fifo_tx_unit/Q[0]
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.124     7.062 f  fifo_tx_unit/alu_output_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.985     8.047    fifo_tx_unit/alu_output_OBUF[5]_inst_i_5_n_0
    SLICE_X3Y38          LUT6 (Prop_lut6_I0_O)        0.124     8.171 r  fifo_tx_unit/alu_output_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.661     8.832    alu/alu_output_prev_reg[5]
    SLICE_X2Y38          LUT6 (Prop_lut6_I1_O)        0.124     8.956 r  alu/alu_output_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           4.703    13.659    alu_output_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507    17.167 r  alu_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.167    alu_output[5]
    N3                                                                r  alu_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.928ns  (logic 4.605ns (38.606%)  route 7.323ns (61.394%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  operandoB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  operandoB_reg[6]/Q
                         net (fo=6, routed)           1.051     6.624    fifo_tx_unit/Q[6]
    SLICE_X3Y36          LUT5 (Prop_lut5_I1_O)        0.296     6.920 f  fifo_tx_unit/alu_output_OBUF[5]_inst_i_6/O
                         net (fo=11, routed)          0.670     7.590    fifo_tx_unit/alu_output_OBUF[5]_inst_i_6_n_0
    SLICE_X4Y40          LUT5 (Prop_lut5_I2_O)        0.124     7.714 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.592     8.306    fifo_tx_unit/alu_output_OBUF[4]_inst_i_5_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.430 r  fifo_tx_unit/alu_output_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.585     9.015    alu/alu_output_prev_reg[4]
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     9.139 r  alu/alu_output_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           4.426    13.565    alu_output_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518    17.083 r  alu_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.083    alu_output[4]
    P3                                                                r  alu_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.866ns  (logic 5.171ns (43.581%)  route 6.695ns (56.419%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  operandoA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  operandoA_reg[5]/Q
                         net (fo=13, routed)          0.864     6.475    fifo_tx_unit/alu_output_prev_reg[3][5]
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  fifo_tx_unit/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.599    alu/alu_output_OBUF[4]_inst_i_4_0[1]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.239 r  alu/temp0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.464     7.703    alu/data1[7]
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.306     8.009 r  alu/alu_output_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.667     8.676    alu/alu_output_OBUF[7]_inst_i_5_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.800 r  alu/alu_output_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           4.700    13.500    alu_output_OBUF[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521    17.022 r  alu_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.022    alu_output[7]
    L1                                                                r  alu_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.609ns  (logic 4.914ns (42.326%)  route 6.696ns (57.674%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDCE                                         r  operandoB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.456     5.612 r  operandoB_reg[1]/Q
                         net (fo=19, routed)          1.080     6.692    fifo_tx_unit/Q[1]
    SLICE_X4Y37          LUT5 (Prop_lut5_I1_O)        0.150     6.842 r  fifo_tx_unit/alu_output_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.709     7.551    fifo_tx_unit/alu_output_OBUF[3]_inst_i_8_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.326     7.877 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.805     8.682    fifo_tx_unit/alu_output_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I1_O)        0.152     8.834 f  fifo_tx_unit/alu_output_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.429     9.263    alu/alu_output_prev_reg[3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I5_O)        0.326     9.589 r  alu/alu_output_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.673    13.262    alu_output_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504    16.766 r  alu_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.766    alu_output[3]
    U3                                                                r  alu_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.082ns  (logic 5.101ns (46.033%)  route 5.981ns (53.967%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.634     5.155    clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  operandoA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  operandoA_reg[5]/Q
                         net (fo=13, routed)          0.864     6.475    fifo_tx_unit/alu_output_prev_reg[3][5]
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.124     6.599 r  fifo_tx_unit/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.599    alu/alu_output_OBUF[4]_inst_i_4_0[1]
    SLICE_X0Y38          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.179 r  alu/temp0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.437     7.616    alu/data1[6]
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.302     7.918 f  alu/alu_output_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.586     8.505    alu/alu_output_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I4_O)        0.124     8.629 r  alu/alu_output_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           4.093    12.722    alu_output_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.237 r  alu_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.237    alu_output[6]
    P1                                                                r  alu_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.759ns  (logic 4.769ns (44.331%)  route 5.989ns (55.669%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  operandoA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  operandoA_reg[2]/Q
                         net (fo=8, routed)           1.121     6.793    fifo_tx_unit/alu_output_prev_reg[3][2]
    SLICE_X3Y38          LUT5 (Prop_lut5_I4_O)        0.152     6.945 r  fifo_tx_unit/alu_output_OBUF[2]_inst_i_8/O
                         net (fo=3, routed)           0.477     7.422    fifo_tx_unit/alu_output_OBUF[2]_inst_i_8_n_0
    SLICE_X4Y37          LUT5 (Prop_lut5_I4_O)        0.326     7.748 f  fifo_tx_unit/alu_output_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.574     8.322    fifo_tx_unit/alu_output_OBUF[2]_inst_i_6_n_0
    SLICE_X4Y38          LUT4 (Prop_lut4_I1_O)        0.124     8.446 f  fifo_tx_unit/alu_output_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.343     8.790    alu/alu_output_prev_reg[2]
    SLICE_X5Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.914 r  alu/alu_output_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           3.474    12.388    alu_output_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525    15.913 r  alu_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.913    alu_output[2]
    W3                                                                r  alu_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoB_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.328ns  (logic 4.595ns (44.492%)  route 5.733ns (55.508%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X1Y36          FDCE                                         r  operandoB_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  operandoB_reg[6]/Q
                         net (fo=6, routed)           1.051     6.624    fifo_tx_unit/Q[6]
    SLICE_X3Y36          LUT5 (Prop_lut5_I1_O)        0.296     6.920 r  fifo_tx_unit/alu_output_OBUF[5]_inst_i_6/O
                         net (fo=11, routed)          0.631     7.551    fifo_tx_unit/alu_output_OBUF[5]_inst_i_6_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.124     7.675 r  fifo_tx_unit/alu_output_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.299     7.974    fifo_tx_unit/alu_output_OBUF[1]_inst_i_5_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     8.098 f  fifo_tx_unit/alu_output_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.301     8.399    alu/alu_output_prev_reg[1]
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     8.523 r  alu/alu_output_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.451    11.974    alu_output_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508    15.482 r  alu_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.482    alu_output[1]
    V3                                                                r  alu_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operandoA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.743ns  (logic 4.394ns (45.100%)  route 5.349ns (54.900%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  operandoA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  operandoA_reg[3]/Q
                         net (fo=9, routed)           1.135     6.807    fifo_tx_unit/alu_output_prev_reg[3][3]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.931 f  fifo_tx_unit/alu_output_OBUF[1]_inst_i_6/O
                         net (fo=2, routed)           0.754     7.685    fifo_tx_unit/alu_output_OBUF[1]_inst_i_6_n_0
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.809 f  fifo_tx_unit/alu_output_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.520     8.329    alu/alu_output_prev_reg[0]_2
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.124     8.453 r  alu/alu_output_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           2.940    11.393    alu_output_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.897 r  alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.897    alu_output[0]
    V13                                                               r  alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_tx_unit/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.496ns  (logic 3.959ns (46.601%)  route 4.537ns (53.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.634     5.155    fifo_tx_unit/clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  fifo_tx_unit/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  fifo_tx_unit/full_reg_reg/Q
                         net (fo=5, routed)           4.537    10.148    tx_full_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    13.651 r  tx_full_OBUF_inst/O
                         net (fo=0)                   0.000    13.651    tx_full
    B16                                                               r  tx_full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/r_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 4.455ns (52.777%)  route 3.986ns (47.223%))
  Logic Levels:           2  (OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.631     5.152    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  fifo_rx_unit/r_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.419     5.571 r  fifo_rx_unit/r_ptr_reg_reg[1]/Q
                         net (fo=14, routed)          1.042     6.613    fifo_rx_unit/array_reg_reg_0_15_6_7__0/DPRA1
    SLICE_X2Y35          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     6.941 r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/O
                         net (fo=7, routed)           2.944     9.885    r_data_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.708    13.593 r  r_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.593    r_data[7]
    V14                                                               r  r_data[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.598ns (71.965%)  route 0.623ns (28.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.862 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/O
                         net (fo=7, routed)           0.623     2.485    r_data_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.695 r  r_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.695    r_data[3]
    V19                                                               r  r_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.668ns (72.194%)  route 0.642ns (27.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.864 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/O
                         net (fo=7, routed)           0.642     2.506    r_data_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.278     3.784 r  r_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.784    r_data[4]
    W18                                                               r  r_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.669ns (71.423%)  route 0.668ns (28.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.868 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/O
                         net (fo=6, routed)           0.668     2.536    r_data_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.275     3.811 r  r_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.811    r_data[2]
    U19                                                               r  r_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codigoOperacion_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.391ns (56.754%)  route 1.060ns (43.246%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  codigoOperacion_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  codigoOperacion_reg[1]/Q
                         net (fo=9, routed)           0.165     1.780    alu/alu_output_prev_reg[0]_1[1]
    SLICE_X2Y36          LUT6 (Prop_lut6_I3_O)        0.045     1.825 r  alu/alu_output_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           0.896     2.720    alu_output_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.925 r  alu_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.925    alu_output[0]
    V13                                                               r  alu_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.602ns (64.855%)  route 0.868ns (35.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.860 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/O
                         net (fo=7, routed)           0.868     2.728    r_data_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.944 r  r_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.944    r_data[5]
    U15                                                               r  r_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.593ns (64.286%)  route 0.885ns (35.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.860 r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/O
                         net (fo=6, routed)           0.885     2.745    r_data_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.953 r  r_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.953    r_data[6]
    U14                                                               r  r_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.709ns (68.527%)  route 0.785ns (31.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.952 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/O
                         net (fo=6, routed)           0.785     2.737    r_data_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.967 r  r_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.967    r_data[1]
    E19                                                               r  r_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/empty_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_empty
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.345ns (52.678%)  route 1.208ns (47.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/clk_IBUF_BUFG
    SLICE_X0Y35          FDSE                                         r  fifo_rx_unit/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  fifo_rx_unit/empty_reg_reg/Q
                         net (fo=8, routed)           1.208     2.824    rx_empty_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     4.028 r  rx_empty_OBUF_inst/O
                         net (fo=0)                   0.000     4.028    rx_empty
    A15                                                               r  rx_empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.660ns (64.838%)  route 0.900ns (35.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.864 r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/O
                         net (fo=7, routed)           0.900     2.764    r_data_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.270     4.034 r  r_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.034    r_data[7]
    V14                                                               r  r_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.764ns (67.042%)  route 0.867ns (32.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.591     1.474    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.966 r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/O
                         net (fo=6, routed)           0.867     2.833    r_data_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.272     4.105 r  r_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.105    r_data[0]
    U16                                                               r  r_data[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           279 Endpoints
Min Delay           279 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.732ns (26.243%)  route 4.869ns (73.757%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.533     4.989    uart_rx_unit/rx_IBUF
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.836     5.949    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     6.101 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.500     6.601    fifo_rx_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.514     4.855    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/DP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.732ns (26.243%)  route 4.869ns (73.757%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.533     4.989    uart_rx_unit/rx_IBUF
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.836     5.949    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     6.101 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.500     6.601    fifo_rx_unit/array_reg_reg_0_15_6_7/WE
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.514     4.855    fifo_rx_unit/array_reg_reg_0_15_6_7/WCLK
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7/SP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.732ns (26.243%)  route 4.869ns (73.757%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.533     4.989    uart_rx_unit/rx_IBUF
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.836     5.949    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     6.101 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.500     6.601    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WE
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.514     4.855    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/DP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.601ns  (logic 1.732ns (26.243%)  route 4.869ns (73.757%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.533     4.989    uart_rx_unit/rx_IBUF
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.836     5.949    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     6.101 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.500     6.601    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WE
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.514     4.855    fifo_rx_unit/array_reg_reg_0_15_6_7__0/WCLK
    SLICE_X2Y35          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_6_7__0/SP/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.732ns (26.819%)  route 4.727ns (73.181%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.533     4.989    uart_rx_unit/rx_IBUF
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.836     5.949    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     6.101 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.358     6.459    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.513     4.854    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.732ns (26.819%)  route 4.727ns (73.181%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.533     4.989    uart_rx_unit/rx_IBUF
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.836     5.949    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     6.101 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.358     6.459    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.513     4.854    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.732ns (26.819%)  route 4.727ns (73.181%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.533     4.989    uart_rx_unit/rx_IBUF
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.836     5.949    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     6.101 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.358     6.459    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.513     4.854    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.732ns (26.819%)  route 4.727ns (73.181%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.533     4.989    uart_rx_unit/rx_IBUF
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.836     5.949    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     6.101 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.358     6.459    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.513     4.854    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.732ns (26.819%)  route 4.727ns (73.181%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.533     4.989    uart_rx_unit/rx_IBUF
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.836     5.949    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     6.101 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.358     6.459    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.513     4.854    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 1.732ns (26.819%)  route 4.727ns (73.181%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=5, routed)           3.533     4.989    uart_rx_unit/rx_IBUF
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124     5.113 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_2/O
                         net (fo=5, routed)           0.836     5.949    uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X1Y35          LUT2 (Prop_lut2_I0_O)        0.152     6.101 r  uart_rx_unit/array_reg_reg_0_15_0_5_i_1/O
                         net (fo=12, routed)          0.358     6.459    fifo_rx_unit/array_reg_reg_0_15_0_5/WE
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         1.513     4.854    fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X2Y34          RAMD32                                       r  fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn1_db_unit/q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.210ns (21.609%)  route 0.760ns (78.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=142, routed)         0.760     0.970    btn1_db_unit/SR[0]
    SLICE_X1Y30          FDCE                                         f  btn1_db_unit/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.856     1.983    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  btn1_db_unit/q_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn1_db_unit/q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.210ns (21.513%)  route 0.764ns (78.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=142, routed)         0.764     0.974    btn1_db_unit/SR[0]
    SLICE_X0Y30          FDCE                                         f  btn1_db_unit/q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.856     1.983    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  btn1_db_unit/q_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn1_db_unit/q_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.210ns (21.513%)  route 0.764ns (78.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=142, routed)         0.764     0.974    btn1_db_unit/SR[0]
    SLICE_X0Y30          FDCE                                         f  btn1_db_unit/q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.856     1.983    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  btn1_db_unit/q_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn1_db_unit/q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.210ns (21.513%)  route 0.764ns (78.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=142, routed)         0.764     0.974    btn1_db_unit/SR[0]
    SLICE_X0Y30          FDCE                                         f  btn1_db_unit/q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.856     1.983    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  btn1_db_unit/q_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn1_db_unit/q_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.210ns (21.513%)  route 0.764ns (78.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=142, routed)         0.764     0.974    btn1_db_unit/SR[0]
    SLICE_X0Y30          FDCE                                         f  btn1_db_unit/q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.856     1.983    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X0Y30          FDCE                                         r  btn1_db_unit/q_reg_reg[4]/C

Slack:                    inf
  Source:                 wr_uart
                            (input port)
  Destination:            btn2_db_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.266ns (27.146%)  route 0.713ns (72.854%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  wr_uart (IN)
                         net (fo=0)                   0.000     0.000    wr_uart
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  wr_uart_IBUF_inst/O
                         net (fo=4, routed)           0.713     0.933    btn2_db_unit/wr_uart_IBUF
    SLICE_X4Y36          LUT4 (Prop_lut4_I0_O)        0.045     0.978 r  btn2_db_unit/FSM_sequential_state_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.978    btn2_db_unit/FSM_sequential_state_reg[0]_i_1__1_n_0
    SLICE_X4Y36          FDCE                                         r  btn2_db_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.859     1.986    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  btn2_db_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 wr_uart
                            (input port)
  Destination:            btn2_db_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.269ns (27.369%)  route 0.713ns (72.631%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  wr_uart (IN)
                         net (fo=0)                   0.000     0.000    wr_uart
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  wr_uart_IBUF_inst/O
                         net (fo=4, routed)           0.713     0.933    btn2_db_unit/wr_uart_IBUF
    SLICE_X4Y36          LUT4 (Prop_lut4_I0_O)        0.048     0.981 r  btn2_db_unit/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.981    btn2_db_unit/FSM_sequential_state_reg[1]_i_1__1_n_0
    SLICE_X4Y36          FDCE                                         r  btn2_db_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.859     1.986    btn2_db_unit/clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  btn2_db_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 rd_uart
                            (input port)
  Destination:            btn1_db_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.266ns (25.752%)  route 0.767ns (74.248%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rd_uart (IN)
                         net (fo=0)                   0.000     0.000    rd_uart
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rd_uart_IBUF_inst/O
                         net (fo=4, routed)           0.767     0.988    btn1_db_unit/rd_uart_IBUF
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.044     1.032 r  btn1_db_unit/FSM_sequential_state_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.032    btn1_db_unit/FSM_sequential_state_reg[1]_i_1__2_n_0
    SLICE_X3Y30          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.856     1.983    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 rd_uart
                            (input port)
  Destination:            btn1_db_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.267ns (25.823%)  route 0.767ns (74.177%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rd_uart (IN)
                         net (fo=0)                   0.000     0.000    rd_uart
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rd_uart_IBUF_inst/O
                         net (fo=4, routed)           0.767     0.988    btn1_db_unit/rd_uart_IBUF
    SLICE_X3Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.033 r  btn1_db_unit/FSM_sequential_state_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.033    btn1_db_unit/FSM_sequential_state_reg[0]_i_1__2_n_0
    SLICE_X3Y30          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.856     1.983    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  btn1_db_unit/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            btn1_db_unit/q_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.210ns (20.200%)  route 0.828ns (79.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=142, routed)         0.828     1.037    btn1_db_unit/SR[0]
    SLICE_X0Y31          FDCE                                         f  btn1_db_unit/q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=175, routed)         0.857     1.984    btn1_db_unit/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  btn1_db_unit/q_reg_reg[5]/C





