// Seed: 594216466
module module_0 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wor id_5,
    output tri0 id_6,
    input tri0 id_7
);
  always @(negedge id_0)
    for (id_5 = 1; 1; id_6 = 1) begin
      wait (id_0);
    end
  uwire id_9 = 1;
  always begin
    id_9 += 1;
  end
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input wire id_3
    , id_11,
    input tri0 id_4,
    output tri id_5,
    input wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri id_9
);
  assign id_11 = id_2 - 1;
  module_0(
      id_2, id_7, id_7, id_9, id_7, id_1, id_0, id_8
  );
  wor  id_12;
  wire id_13;
  assign id_12 = id_2 == 1;
endmodule
