Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr  4 19:17:42 2023
| Host         : DESKTOP-MCBJ7EB running 64-bit major release  (build 9200)
| Command      : report_utilization -file TEST_02_Block_wrapper_utilization_placed.rpt -pb TEST_02_Block_wrapper_utilization_placed.pb
| Design       : TEST_02_Block_wrapper
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 4679 |     0 |    425280 |  1.10 |
|   LUT as Logic             | 4579 |     0 |    425280 |  1.08 |
|   LUT as Memory            |  100 |     0 |    213600 |  0.05 |
|     LUT as Distributed RAM |   56 |     0 |           |       |
|     LUT as Shift Register  |   44 |     0 |           |       |
| CLB Registers              | 5800 |     0 |    850560 |  0.68 |
|   Register as Flip Flop    | 5800 |     0 |    850560 |  0.68 |
|   Register as Latch        |    0 |     0 |    850560 |  0.00 |
| CARRY8                     |   42 |     0 |     53160 |  0.08 |
| F7 Muxes                   |    5 |     0 |    212640 | <0.01 |
| F8 Muxes                   |    0 |     0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |     53160 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 295   |          Yes |         Set |            - |
| 5403  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1348 |     0 |     53160 |  2.54 |
|   CLBL                                     |  638 |     0 |           |       |
|   CLBM                                     |  710 |     0 |           |       |
| LUT as Logic                               | 4579 |     0 |    425280 |  1.08 |
|   using O5 output only                     |   98 |       |           |       |
|   using O6 output only                     | 3143 |       |           |       |
|   using O5 and O6                          | 1338 |       |           |       |
| LUT as Memory                              |  100 |     0 |    213600 |  0.05 |
|   LUT as Distributed RAM                   |   56 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   56 |       |           |       |
|   LUT as Shift Register                    |   44 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   44 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              | 5800 |     0 |    850560 |  0.68 |
|   Register driven from within the CLB      | 2174 |       |           |       |
|   Register driven from outside the CLB     | 3626 |       |           |       |
|     LUT in front of the register is unused | 2382 |       |           |       |
|     LUT in front of the register is used   | 1244 |       |           |       |
| Unique Control Sets                        |  334 |       |    106320 |  0.31 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   28 |     0 |      1080 |  2.59 |
|   RAMB36/FIFO*    |   28 |     0 |      1080 |  2.59 |
|     FIFO36E2 only |   28 |       |           |       |
|   RAMB18          |    0 |     0 |      2160 |  0.00 |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      4272 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       347 |  0.00 |
| HPIOB_M          |    0 |     0 |       138 |  0.00 |
| HPIOB_S          |    0 |     0 |       138 |  0.00 |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |         4 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       696 |  0.29 |
|   BUFGCE             |    1 |     0 |       216 |  0.46 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    4 |     4 |         4 | 100.00 |
| HSDAC           |    2 |     2 |         4 |  50.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5403 |            Register |
| LUT6     | 2049 |                 CLB |
| LUT3     | 1114 |                 CLB |
| LUT5     | 1007 |                 CLB |
| LUT4     |  868 |                 CLB |
| LUT2     |  787 |                 CLB |
| FDSE     |  295 |            Register |
| RAMD32   |   98 |                 CLB |
| LUT1     |   92 |                 CLB |
| FDCE     |   69 |            Register |
| CARRY8   |   42 |                 CLB |
| SRLC32E  |   33 |                 CLB |
| FDPE     |   33 |            Register |
| FIFO36E2 |   28 |            BLOCKRAM |
| RAMS32   |   14 |                 CLB |
| SRL16E   |   11 |                 CLB |
| MUXF7    |    5 |                 CLB |
| HSADC    |    4 |            Advanced |
| HSDAC    |    2 |            Advanced |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------------+------+
|                 Ref Name                | Used |
+-----------------------------------------+------+
| TEST_02_Block_zynq_ultra_ps_e_0_0       |    1 |
| TEST_02_Block_xbar_0                    |    1 |
| TEST_02_Block_usp_rf_data_converter_0_0 |    1 |
| TEST_02_Block_proc_sys_reset_0_0        |    1 |
| TEST_02_Block_auto_pc_0                 |    1 |
| TEST_02_Block_auto_ds_0                 |    1 |
| TEST_02_Block_TimeController_0_0        |    1 |
| TEST_02_Block_DAC_Controller_0_0        |    1 |
+-----------------------------------------+------+


