# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 6.4e-05 2048 150 6430 296704 35.3072 28.4173 4048.23 837.834 4949.91 4950.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1750 0.000512 2048 180 400 36928 3.97101 27.4217 201.857 233.294 233.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 0.001024 2048 235 540 16128 1.37187 15.8325 52.4436 69.6908 69.7446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1780 0.000256 2048 150 520 74816 7.0488 71.7604 209.483 288.336 288.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.001024 2048 160 400 15488 1.39264 11.3629 52.4833 65.2823 65.3301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 610 6.4e-05 4096 180 3970 176128 129.633 55.5986 3581.12 1675.61 5442.13 5442.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1120 0.000128 1024 340 640 116736 13.9758 6.82621 90.172 217.101 328.239 328.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 300 0.000128 2048 92 880 10240 55.799 14.3524 23.7835 417.716 511.847 512.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1700 0.000512 4096 430 1660 33856 6.61299 206.38 213.703 426.739 426.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 0.001024 2048 190 1330 12928 1.37229 31.1832 52.4517 85.0555 85.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 6.4e-05 2048 150 6430 296640 35.3767 28.3894 4876.74 837.466 5778.08 5778.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1750 0.000512 2048 180 400 36936 3.97712 31.1665 201.898 237.084 237.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 0.001024 2048 235 540 16128 1.36944 18.1617 52.4666 72.0425 72.0995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1780 0.000256 2048 150 520 74808 7.05536 81.367 209.464 297.93 297.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.001024 2048 160 400 15480 1.39478 12.9821 52.4822 66.9003 66.9489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 610 6.4e-05 4096 180 3970 176256 129.863 55.7292 4113.33 1674.85 5973.94 5974.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1120 0.000128 1024 340 640 116352 14.0187 6.84627 102.557 217.673 341.25 341.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 300 0.000128 2048 92 880 9216 55.598 14.3003 24.4674 414.291 508.841 508.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1700 0.000512 4096 430 1660 33840 6.61171 238.348 209.368 454.37 454.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 0.001024 2048 190 1330 12888 1.37082 35.6369 52.3653 89.4159 89.4677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 6.4e-05 2048 150 6430 296640 35.2731 28.3439 5067.07 838.539 5969.34 5969.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1750 0.000512 2048 180 400 36960 3.9895 32.7517 202.07 238.854 238.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 0.001024 2048 235 540 16080 1.36806 19.0098 52.4036 72.824 72.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1780 0.000256 2048 150 520 74800 7.05546 85.5276 209.641 302.266 302.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.001024 2048 160 400 15440 1.39181 13.5092 52.4363 67.3791 67.4277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 610 6.4e-05 4096 180 3970 175360 129.914 55.6806 4266.6 1676.98 6129.33 6129.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1120 0.000128 1024 340 640 116480 14.0596 6.84454 107.845 219.113 348.018 348.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 300 0.000128 2048 92 880 10240 55.9221 14.3524 28.2065 419.47 518.14 518.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1700 0.000512 4096 430 1660 33840 6.61654 248.47 209.586 464.713 464.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 0.001024 2048 190 1330 12880 1.3719 37.4227 52.4134 91.248 91.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 6.4e-05 2048 150 6430 296448 35.1874 28.2982 4716.91 837.73 5618.25 5618.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1750 0.000512 2048 180 400 36864 3.97251 30.2654 201.779 236.06 236.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 0.001024 2048 235 540 16032 1.368 17.651 52.2833 71.3458 71.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1780 0.000256 2048 150 520 74784 7.06118 79.3379 209.521 295.965 296.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.001024 2048 160 400 15456 1.39648 12.6198 52.4942 66.554 66.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 610 6.4e-05 4096 180 3970 175104 129.669 55.6092 3967.72 1675.04 5828.22 5828.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1120 0.000128 1024 340 640 115200 13.9955 6.8249 99.0487 216.253 336.28 336.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 300 0.000128 2048 92 880 9216 55.0664 14.2643 23.9549 416.705 510.184 510.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1700 0.000512 4096 430 1660 33792 6.61709 230.957 209.295 446.913 446.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 0.001024 2048 190 1330 12864 1.36806 34.8899 52.3782 88.6812 88.7378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 6.4e-05 2048 150 6430 296800 35.4597 28.3976 4793.12 838.316 5695.41 5695.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1750 0.000512 2048 180 400 36900 3.97926 30.6726 201.894 236.592 236.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 0.001024 2048 235 540 16100 1.37146 17.9834 52.4765 71.8734 71.9316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1780 0.000256 2048 150 520 74800 7.05786 80.6469 209.576 297.327 297.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.001024 2048 160 400 15400 1.38957 12.8035 52.3551 66.5909 66.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 610 6.4e-05 4096 180 3970 176000 129.916 55.7441 4030.12 1674.44 5890.4 5890.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1120 0.000128 1024 340 640 115200 14.0707 6.85078 100.25 214.398 335.73 335.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 300 0.000128 2048 92 880 6400 56.1831 14.3069 17.0116 412.407 500.098 500.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1700 0.000512 4096 430 1660 33800 6.61299 233.589 209.36 449.607 449.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 0.001024 2048 190 1330 12900 1.3783 35.5042 52.4842 89.4121 89.4689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 6.4e-05 2048 150 6430 296576 35.2495 28.469 4902.58 837.959 5804.37 5804.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1750 0.000512 2048 180 400 36848 3.96902 31.8264 201.791 237.63 237.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 0.001024 2048 235 540 16016 1.36602 18.4826 52.2795 72.1688 72.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1780 0.000256 2048 150 520 74816 7.06179 82.8137 209.647 299.566 299.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.001024 2048 160 400 15344 1.38666 13.1646 52.2346 66.8311 66.8778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 610 6.4e-05 4096 180 3970 175616 129.596 55.6519 4110.63 1673.42 5969.46 5969.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1120 0.000128 1024 340 640 116480 14.0304 6.83398 104.453 217.136 342.608 342.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 300 0.000128 2048 92 880 7168 56.0685 14.3428 19.5101 418.163 508.276 508.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1700 0.000512 4096 430 1660 33824 6.62323 239.589 209.551 455.804 455.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 0.001024 2048 190 1330 12880 1.3728 36.4831 52.4605 90.3617 90.4179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 6.4e-05 2048 150 6430 296160 35.3531 28.3418 4925.92 837.778 5827.51 5827.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1750 0.000512 2048 180 400 36840 3.96544 31.8646 201.85 237.724 237.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 0.001024 2048 235 540 16080 1.36966 18.5959 52.5146 72.5217 72.5806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1780 0.000256 2048 150 520 74760 7.10899 82.8892 209.638 299.68 299.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.001024 2048 160 400 15360 1.38896 13.2125 52.3264 66.9719 67.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 610 6.4e-05 4096 180 3970 174720 129.836 55.6216 4123.56 1670.28 5979.48 5979.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1120 0.000128 1024 340 640 115200 14.0911 6.84643 103.82 214.499 339.415 339.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 300 0.000128 2048 92 880 7680 55.8922 14.3417 20.8556 412.704 503.982 504.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1700 0.000512 4096 430 1660 33720 6.60525 240.079 209.153 455.88 455.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 0.001024 2048 190 1330 12840 1.36986 36.4607 52.4066 90.2816 90.3383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 6.4e-05 2048 150 6430 296448 35.256 28.328 4777.35 837.941 5679 5679.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1750 0.000512 2048 180 400 36864 3.97517 30.9453 201.842 236.81 236.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 0.001024 2048 235 540 16000 1.36893 17.9446 52.2674 71.6235 71.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1780 0.000256 2048 150 520 74752 7.05088 80.2471 209.462 296.806 296.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.001024 2048 160 400 15360 1.39002 12.7641 52.3072 66.5067 66.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 610 6.4e-05 4096 180 3970 174080 129.814 55.5315 3974.19 1671.91 5831.61 5831.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1120 0.000128 1024 340 640 116736 13.9596 6.83072 101.466 215.551 337.969 338.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 300 0.000128 2048 92 880 8192 56.2826 14.3503 21.4397 422.135 514.399 514.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1700 0.000512 4096 430 1660 33792 6.61779 233.266 209.409 449.339 449.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 0.001024 2048 190 1330 12800 1.36742 35.1172 52.2732 88.8003 88.8545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 6.4e-05 2048 150 6430 295680 35.2486 28.3212 4804.55 836.972 5705.21 5705.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1750 0.000512 2048 180 400 36672 3.95274 31.046 201.524 236.565 236.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 0.001024 2048 235 540 15936 1.36598 17.9384 52.2867 71.6345 71.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1780 0.000256 2048 150 520 74688 7.05229 80.9001 209.518 297.511 297.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.001024 2048 160 400 15360 1.39469 12.9949 52.4923 66.9246 66.9717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 610 6.4e-05 4096 180 3970 172032 130.002 55.358 3963.2 1665.69 5814.43 5814.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1120 0.000128 1024 340 640 113664 13.8985 6.79936 99.6156 213.558 334.026 334.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 300 0.000128 2048 92 880 6144 56.1319 14.2725 16.7112 412.657 499.961 500.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1700 0.000512 4096 430 1660 33600 6.59072 234.205 208.778 449.62 449.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 0.001024 2048 190 1330 12672 1.36602 35.1712 52.1155 88.6951 88.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 6.4e-05 2048 150 6430 296000 35.3559 28.3566 5143.23 838.084 6045.15 6045.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1750 0.000512 2048 180 400 36800 3.98138 33.3519 201.97 239.346 239.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 0.001024 2048 235 540 16000 1.36982 19.3272 52.5148 73.2556 73.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1780 0.000256 2048 150 520 74600 7.09462 86.0198 209.449 302.607 302.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.001024 2048 160 400 15200 1.38403 13.6172 52.1214 67.1651 67.2113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 610 6.4e-05 4096 180 3970 172800 130.264 55.5315 4239.25 1669.09 6094.32 6094.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1120 0.000128 1024 340 640 112000 14.0676 6.81149 104.654 211.632 337.322 337.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 300 0.000128 2048 92 880 6400 56.1993 14.276 18.7603 413.048 502.473 502.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1700 0.000512 4096 430 1660 33600 6.5864 250.149 208.969 465.75 465.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 0.001024 2048 190 1330 12800 1.37834 37.9199 52.521 91.862 91.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 6.4e-05 2048 150 6430 294912 35.1843 28.4406 5988.12 836.346 6888.21 6888.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1750 0.000512 2048 180 400 36608 3.95571 39.2561 201.602 244.858 244.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 0.001024 2048 235 540 15872 1.36125 22.5628 52.3162 76.2842 76.3419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1780 0.000256 2048 150 520 74496 7.04512 101.327 209.333 317.75 317.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.001024 2048 160 400 15104 1.3783 15.8926 52.0124 69.3269 69.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 610 6.4e-05 4096 180 3970 172032 130.737 55.5516 4938.13 1673.81 6798.41 6798.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1120 0.000128 1024 340 640 114688 14.131 6.83418 125.89 215.503 362.517 362.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 300 0.000128 2048 92 880 8192 56.3308 14.4342 27.0024 418.617 516.575 516.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1700 0.000512 4096 430 1660 33536 6.58848 291.779 208.922 507.334 507.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 0.001024 2048 190 1330 12544 1.3567 42.5329 51.9894 95.9241 95.9775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1630 6.4e-05 2048 150 6435 296960 35.2274 28.3525 4170.69 838.253 5072.64 5072.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1750 0.000512 2048 180 405 36992 3.99155 26.751 202.063 232.849 232.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1100 0.001024 2048 235 540 16160 1.37216 15.358 52.4667 69.2392 69.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1780 0.000256 2048 150 525 74848 7.07152 70.3737 209.604 287.092 287.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 830 0.001024 2048 160 405 15456 1.39264 20.7208 52.4536 74.6086 74.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 610 6.4e-05 4096 180 3975 176128 129.478 55.5874 3518.13 1675.77 5379.13 5379.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1120 0.000128 1024 340 645 117248 13.9818 6.83418 107.622 216.886 345.485 345.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 300 0.000128 2048 92 885 10240 55.8266 14.3873 41.6608 417.727 529.806 529.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1700 0.000512 4096 430 1665 33888 6.62717 203.671 209.564 419.909 419.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 0.001024 2048 190 1335 12928 1.37395 30.1261 52.4463 83.9903 84.0461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1630 6.4e-05 2048 150 6435 296800 35.4257 28.3873 4214.38 838.441 5116.75 5116.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1750 0.000512 2048 180 405 36960 3.98131 27.1317 202.027 233.182 233.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1100 0.001024 2048 235 540 16160 1.37021 15.4833 52.5101 69.4063 69.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1780 0.000256 2048 150 525 74840 7.05741 70.7727 209.728 287.6 287.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 830 0.001024 2048 160 405 15440 1.39072 21.5525 52.4643 75.4507 75.4995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 610 6.4e-05 4096 180 3975 176000 130.071 55.7071 3540.81 1678.58 5405.34 5405.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1120 0.000128 1024 340 645 117120 14.0684 6.84032 101.533 217.426 340.028 340.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 300 0.000128 2048 92 885 10240 56.1199 14.4228 42.5431 423.695 536.971 537.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1700 0.000512 4096 430 1665 33880 6.61786 206.443 209.687 422.793 422.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 0.001024 2048 190 1335 12920 1.37184 30.6281 52.4759 84.5216 84.5786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1630 6.4e-05 2048 150 6435 296832 35.2725 28.4041 4187.93 838.002 5089.72 5089.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1750 0.000512 2048 180 405 36960 3.98541 26.9888 201.963 232.982 233.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1100 0.001024 2048 235 540 16128 1.37354 15.412 52.4169 69.2449 69.3036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1780 0.000256 2048 150 525 74832 7.07584 70.1246 209.569 286.811 286.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 830 0.001024 2048 160 405 15456 1.39443 21.618 52.4914 75.5462 75.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 610 6.4e-05 4096 180 3975 175104 129.881 55.6525 3514.87 1673.52 5374.09 5374.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1120 0.000128 1024 340 645 116736 14.0248 6.8407 89.1687 217.022 327.217 327.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 300 0.000128 2048 92 885 9216 55.9458 14.3255 37.5854 416.319 524.367 524.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1700 0.000512 4096 430 1665 33888 6.62502 205.465 209.615 421.75 421.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 0.001024 2048 190 1335 12912 1.37373 30.3798 52.4353 84.2324 84.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 6.4e-05 2048 150 6435 296800 35.384 28.3671 4288.7 837.511 5190.07 5190.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1750 0.000512 2048 180 405 36960 3.98886 27.7774 201.975 233.783 233.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 0.001024 2048 235 540 16128 1.36973 15.8866 52.415 69.713 69.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1780 0.000256 2048 150 525 74816 7.05619 72.6154 209.502 289.216 289.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.001024 2048 160 405 15400 1.38874 11.5814 52.3509 65.3643 65.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 610 6.4e-05 4096 180 3975 175616 129.975 55.7158 3592.62 1672.61 5451.09 5451.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1120 0.000128 1024 340 645 116480 14.0673 6.84506 91.4302 215.305 327.803 327.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 300 0.000128 2048 92 885 10752 55.8878 14.3749 25.2596 418.322 514.033 514.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1700 0.000512 4096 430 1665 33880 6.61914 209.594 209.56 425.814 425.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 0.001024 2048 190 1335 12880 1.36752 31.2999 52.3612 85.0711 85.1276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 6.4e-05 2048 150 6435 296704 35.2702 28.3133 4158.21 838.582 5060.5 5060.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1750 0.000512 2048 180 405 36928 3.9735 28.5334 202.01 234.559 234.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 0.001024 2048 235 540 16128 1.36893 16.4188 52.5004 70.3309 70.3844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1780 0.000256 2048 150 525 74816 7.0857 74.5795 209.745 291.452 291.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.001024 2048 160 405 15424 1.39469 11.8474 52.4903 65.7741 65.8231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 610 6.4e-05 4096 180 3975 176128 129.608 55.6071 3659.57 1677.15 5522.1 5522.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1120 0.000128 1024 340 645 116736 13.9657 7.46218 93.4351 214.453 329.467 329.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 300 0.000128 2048 92 885 10240 55.7806 14.3733 24.8395 418.09 513.27 513.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1700 0.000512 4096 430 1665 33856 6.62378 211.702 209.697 428.067 428.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 0.001024 2048 190 1335 12864 1.3721 32.1905 52.397 86.0026 86.0579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 6.4e-05 2048 150 6435 296640 35.3132 28.4698 4955.99 837.688 5857.57 5857.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1750 0.000512 2048 180 405 36936 3.98957 32.335 201.978 238.346 238.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 0.001024 2048 235 540 16128 1.37005 18.7202 52.4792 72.6106 72.6656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1780 0.000256 2048 150 525 74808 7.16576 83.9393 209.606 300.755 300.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.001024 2048 160 405 15408 1.39062 13.4246 52.4288 67.2885 67.3343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 610 6.4e-05 4096 180 3975 175104 130.212 55.6966 4132.44 1675.16 5993.68 5993.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1120 0.000128 1024 340 645 116352 14.0084 6.84659 105.798 215.636 342.444 342.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 300 0.000128 2048 92 885 9216 55.5994 14.3107 25.488 414.401 509.986 510.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1700 0.000512 4096 430 1665 33840 6.6177 242.342 209.507 458.511 458.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 0.001024 2048 190 1335 12888 1.36883 36.9551 52.4414 90.8086 90.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 6.4e-05 2048 150 6435 296640 35.2406 28.3947 4836.46 838.632 5738.84 5738.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1750 0.000512 2048 180 405 36880 3.97098 31.5689 201.921 237.509 237.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1100 0.001024 2048 235 540 16080 1.36662 18.2741 52.4084 72.0917 72.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1780 0.000256 2048 150 525 74800 7.0656 82.4524 209.746 299.308 299.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.001024 2048 160 405 15360 1.39162 13.1668 52.3614 66.9637 67.0135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 610 6.4e-05 4096 180 3975 175360 129.979 55.6976 4040.5 1677.06 5903.4 5903.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1120 0.000128 1024 340 645 116480 14.0446 6.84442 103.662 216.806 341.52 341.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 300 0.000128 2048 92 885 10240 55.9723 14.3754 27.5891 419.518 517.652 517.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1700 0.000512 4096 430 1665 33840 6.62595 236.681 214.533 457.884 457.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 0.001024 2048 190 1335 12880 1.37024 36.1322 52.4803 90.0263 90.0842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 6.4e-05 2048 150 6435 296448 35.1666 28.3178 5136.7 837.61 6037.92 6038.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1750 0.000512 2048 180 405 36864 3.96893 33.9231 201.843 239.779 239.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 0.001024 2048 235 540 16032 1.36397 19.4889 52.2792 73.1731 73.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1780 0.000256 2048 150 525 74784 7.05802 88.0292 209.57 304.702 304.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.001024 2048 160 405 15360 1.3824 14.0089 52.3589 67.7956 67.8469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 610 6.4e-05 4096 180 3975 175104 129.534 55.5949 4290.47 1672.97 6148.74 6148.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1120 0.000128 1024 340 645 115200 13.9825 6.83078 109.232 213.58 343.783 343.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 300 0.000128 2048 92 885 6144 56.0427 14.2725 18.0767 412.34 500.921 501.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1700 0.000512 4096 430 1665 33792 6.61578 251.133 209.345 467.139 467.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 0.001024 2048 190 1335 12864 1.36627 38.5026 52.433 92.3465 92.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 6.4e-05 2048 150 6435 296800 35.4266 28.4059 5115.73 838.205 6017.88 6017.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1750 0.000512 2048 180 405 36900 3.98029 33.8021 201.943 239.768 239.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 0.001024 2048 235 540 16100 1.37216 19.4703 52.4695 73.3541 73.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1780 0.000256 2048 150 525 74800 7.14659 87.2194 209.627 304.035 304.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.001024 2048 160 405 15400 1.38912 14.0001 52.48 67.9132 67.9609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 610 6.4e-05 4096 180 3975 174400 130.603 55.735 4237.87 1674.96 6099.34 6099.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1120 0.000128 1024 340 645 115200 14.0634 6.8567 108.364 215.908 345.354 345.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 300 0.000128 2048 92 885 6400 56.1961 14.3009 18.7368 412.434 501.858 502.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1700 0.000512 4096 430 1665 33800 6.62192 249.953 209.412 466.031 466.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 0.001024 2048 190 1335 12800 1.3663 38.0109 52.2763 91.6967 91.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 6.4e-05 2048 150 6435 296576 35.2114 28.4203 5145.59 838.548 6047.89 6047.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1750 0.000512 2048 180 405 36848 3.97101 33.6732 201.927 239.615 239.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 0.001024 2048 235 540 16016 1.36442 19.4273 52.3275 73.163 73.2188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1780 0.000256 2048 150 525 74704 7.05434 87.7626 209.575 304.435 304.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.001024 2048 160 405 15344 1.3865 14.05 52.4057 67.8852 67.9336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 610 6.4e-05 4096 180 3975 175616 129.559 55.6728 4308.22 1674.56 6168.18 6168.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1120 0.000128 1024 340 645 116480 14.0175 6.83619 110.303 217.953 349.268 349.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 300 0.000128 2048 92 885 7168 56.0628 14.2881 20.9271 414.109 505.574 505.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1700 0.000512 4096 430 1665 33824 6.62323 251.904 213.793 472.364 472.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 0.001024 2048 190 1335 12768 1.36602 38.2608 52.2609 91.931 91.9867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 6.4e-05 2048 150 6435 296160 35.3595 28.3525 5061.82 837.088 5962.74 5962.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1750 0.000512 2048 180 405 36840 3.96915 33.1744 201.832 239.019 239.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 0.001024 2048 235 540 16080 1.3696 19.1777 52.4671 73.0573 73.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1780 0.000256 2048 150 525 74760 7.0673 86.2272 209.551 302.889 302.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.001024 2048 160 405 15360 1.3873 13.742 52.4963 67.6687 67.7185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 610 6.4e-05 4096 180 3975 174720 129.73 55.6287 4233.1 1668.84 6087.46 6087.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1120 0.000128 1024 340 645 115200 14.0904 6.8439 107.651 214.937 343.68 343.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 300 0.000128 2048 92 885 7680 55.8542 14.3626 22.2018 412.371 504.983 505.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1700 0.000512 4096 430 1665 33720 6.61018 247.822 209.07 463.545 463.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 0.001024 2048 190 1335 12840 1.37027 37.9166 52.4379 91.7705 91.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 6.4e-05 2048 150 6435 296448 35.2352 28.3119 4854.94 838.84 5757.44 5757.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1750 0.000512 2048 180 405 36864 3.96797 31.8057 202.013 237.829 237.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 0.001024 2048 235 540 16000 1.3641 18.3874 52.3286 72.1235 72.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1780 0.000256 2048 150 525 74752 7.08112 82.5337 209.773 299.43 299.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.001024 2048 160 405 15360 1.38653 13.2052 52.495 67.1307 67.1804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 610 6.4e-05 4096 180 3975 174080 129.789 55.5371 4040.54 1673.61 5899.65 5899.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1120 0.000128 1024 340 645 116736 13.9627 6.83434 104.515 216.545 342.013 342.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 300 0.000128 2048 92 885 8192 56.2759 14.3916 22.6794 418.314 511.847 511.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1700 0.000512 4096 430 1665 33792 6.62902 238.062 209.722 454.455 454.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 0.001024 2048 190 1335 12800 1.36653 36.198 52.4001 90.007 90.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 6.4e-05 2048 150 6435 295680 35.2277 28.4228 5636.54 836.661 6536.97 6537.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1750 0.000512 2048 180 405 36672 3.95306 37.0251 201.562 242.585 242.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 0.001024 2048 235 540 15936 1.36397 21.1778 52.2636 74.8466 74.9035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1780 0.000256 2048 150 525 74688 7.14333 96.3645 209.525 313.077 313.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.001024 2048 160 405 15168 1.38026 15.32 52.0887 68.8321 68.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 610 6.4e-05 4096 180 3975 172032 129.879 55.3653 4627.85 1664.88 6478.14 6478.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1120 0.000128 1024 340 645 113664 13.8836 6.79338 118.928 210.963 350.726 350.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 300 0.000128 2048 92 885 6144 56.172 14.4364 19.8775 416.555 507.23 507.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1700 0.000512 4096 430 1665 33600 6.59203 275.279 208.789 490.703 490.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 0.001024 2048 190 1335 12672 1.36358 41.7076 52.1605 95.2736 95.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 6.4e-05 2048 150 6435 296000 35.3458 28.3546 5669.67 838.087 6571.57 6571.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1750 0.000512 2048 180 405 36800 3.97853 37.5885 202.031 243.64 243.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 0.001024 2048 235 540 16000 1.36925 21.4502 52.5123 75.3739 75.4302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1780 0.000256 2048 150 525 74600 7.05459 96.4506 209.531 313.079 313.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.001024 2048 160 405 15200 1.38 15.4382 52.2576 69.119 69.1671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 610 6.4e-05 4096 180 3975 172800 130.231 55.5382 4699.81 1667.38 6553.12 6553.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1120 0.000128 1024 340 645 112000 14.065 6.81786 117.187 214.427 352.655 352.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 300 0.000128 2048 92 885 6400 56.2008 14.2952 20.7776 415.47 506.931 507.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1700 0.000512 4096 430 1665 33600 6.6007 278.532 209.054 494.228 494.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 0.001024 2048 190 1335 12600 1.35942 41.3873 52.0539 94.8417 94.8983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 6.4e-05 2048 150 6435 294912 35.1801 28.2829 5161.57 836.357 6061.51 6061.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1750 0.000512 2048 180 405 36608 3.95693 33.8062 201.669 239.474 239.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 0.001024 2048 235 540 15872 1.36806 19.2799 52.3208 73.0101 73.0685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1780 0.000256 2048 150 525 74496 7.07254 88.1513 209.535 304.803 304.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.001024 2048 160 405 15104 1.38038 13.9894 52.146 67.5596 67.6085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 610 6.4e-05 4096 180 3975 172032 130.753 55.5479 4263.07 1672.53 6122.07 6122.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1120 0.000128 1024 340 645 114688 14.1356 6.83034 110.188 216.568 347.876 348.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 300 0.000128 2048 92 885 8192 56.3078 14.3483 23.9126 418.618 513.374 513.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1700 0.000512 4096 430 1665 33536 6.59462 252.279 209.016 467.933 467.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 0.001024 2048 190 1335 12544 1.35805 37.4253 52.0496 90.8765 90.9339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1630 6.4e-05 2048 150 6440 296832 35.2341 28.3058 3944.96 838.266 4846.89 4846.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1750 0.000512 2048 180 400 36992 3.98458 25.068 201.956 231.05 231.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1100 0.001024 2048 235 540 16160 1.36986 14.6353 52.4595 68.5064 68.5659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1780 0.000256 2048 150 520 74880 7.0537 66.1033 209.616 282.819 282.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 830 0.001024 2048 160 400 15520 1.39651 19.9492 52.4979 73.8853 73.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 610 6.4e-05 4096 180 3980 175616 129.754 55.5779 3308.33 1694.43 5188.27 5188.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1120 0.000128 1024 340 640 115712 14.0974 6.83014 100.023 217.308 338.422 338.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 300 0.000128 2048 92 880 9216 56.0685 14.3792 35.784 417.855 524.293 524.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1700 0.000512 4096 430 1660 33920 6.62557 192.545 209.639 408.854 408.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 0.001024 2048 190 1340 12928 1.37542 28.7178 52.5117 82.6467 82.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1630 6.4e-05 2048 150 6440 296640 35.395 28.3891 4435.05 838.517 5337.48 5337.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1750 0.000512 2048 180 400 37000 3.98739 28.4575 202.071 234.563 234.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1100 0.001024 2048 235 540 16160 1.37142 16.4795 52.5169 70.4114 70.4676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1780 0.000256 2048 150 520 74880 7.06144 74.398 209.775 291.278 291.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 830 0.001024 2048 160 400 15520 1.39462 22.5731 52.5516 76.5613 76.6095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 610 6.4e-05 4096 180 3980 175360 130.296 55.7044 3705.85 1677.57 5569.59 5569.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1120 0.000128 1024 340 640 115840 14.1417 7.00006 104.537 219.16 345.001 345.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 300 0.000128 2048 92 880 10240 56.0939 14.5639 43.9613 419.608 534.415 534.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1700 0.000512 4096 430 1660 33880 6.60886 216.308 209.611 432.573 432.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 0.001024 2048 190 1340 12920 1.37648 32.7879 52.5445 86.7552 86.8122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 6.4e-05 2048 150 6440 296832 35.3142 28.418 4135.26 838.689 5037.8 5037.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1750 0.000512 2048 180 400 36960 3.98304 26.2287 201.984 232.238 232.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1100 0.001024 2048 235 540 16128 1.36806 15.3518 52.4491 69.2109 69.2685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1780 0.000256 2048 150 520 74880 7.0656 69.2388 210.4 286.751 286.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.001024 2048 160 400 15504 1.39264 11.0827 52.5374 65.0546 65.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 610 6.4e-05 4096 180 3980 175104 129.83 55.6543 3448.16 1674.27 5308.08 5308.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1120 0.000128 1024 340 640 115200 14.1172 6.83837 86.4352 216.641 324.196 324.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 300 0.000128 2048 92 880 9216 55.8405 14.3831 21.182 416.669 508.261 508.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1700 0.000512 4096 430 1660 33888 6.61693 201.177 209.695 417.533 417.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 0.001024 2048 190 1340 12912 1.3727 30.5229 52.5435 84.4828 84.5394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 6.4e-05 2048 150 6440 296576 35.4084 28.3812 4183.21 837.784 5084.91 5085.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1750 0.000512 2048 180 400 36960 3.97376 27.1217 201.932 233.075 233.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 0.001024 2048 235 540 16128 1.37011 15.7969 52.4403 69.652 69.7063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1780 0.000256 2048 150 520 74872 7.14627 70.5843 209.644 287.417 287.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.001024 2048 160 400 15456 1.3911 11.3889 52.3858 65.2105 65.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 610 6.4e-05 4096 180 3980 174720 130.365 55.7192 3489.62 1673.17 5349.04 5349.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1120 0.000128 1024 340 640 115584 14.126 6.84406 88.6558 216.004 325.789 325.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 300 0.000128 2048 92 880 8960 56.3309 14.398 21.1976 418.463 510.586 510.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1700 0.000512 4096 430 1660 33880 6.62323 204.189 209.555 420.412 420.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 0.001024 2048 190 1340 12880 1.37344 31.1438 52.4452 85.0077 85.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 6.4e-05 2048 150 6440 296704 35.2661 28.4878 4013.48 838.017 4915.37 4915.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1750 0.000512 2048 180 400 36928 3.97261 27.2575 201.87 233.143 233.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 0.001024 2048 235 540 16128 1.36806 16.0133 52.4567 69.8823 69.9395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1780 0.000256 2048 150 520 74816 7.05741 71.6451 209.529 288.275 288.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.001024 2048 160 400 15488 1.39315 11.5384 52.4902 65.4657 65.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 610 6.4e-05 4096 180 3980 175104 130.027 55.5825 3523.19 1676.03 5385 5385.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1120 0.000128 1024 340 640 114688 14.1096 6.90736 88.587 215.978 325.745 325.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 300 0.000128 2048 92 880 8192 56.2491 14.3289 19.3255 417.82 507.913 508.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1700 0.000512 4096 430 1660 33856 6.61174 204.151 209.473 420.282 420.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 0.001024 2048 190 1340 12864 1.37088 31.5003 52.4212 85.3363 85.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 6.4e-05 2048 150 6440 296640 35.3052 28.3713 5204.36 838.348 6106.5 6106.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1750 0.000512 2048 180 400 36936 3.98003 33.665 201.995 239.685 239.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 0.001024 2048 235 540 16128 1.3688 19.701 52.5198 73.6355 73.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1780 0.000256 2048 150 520 74808 7.05603 87.5908 209.686 304.377 304.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.001024 2048 160 400 15480 1.39014 14.0999 52.5352 68.0688 68.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 610 6.4e-05 4096 180 3980 175104 130.182 55.6985 4330.84 1676.52 6193.41 6193.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1120 0.000128 1024 340 640 115200 14.0871 6.84611 109.676 213.36 344.128 344.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 300 0.000128 2048 92 880 6912 56.302 14.3237 20.5158 414.805 506.138 506.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1700 0.000512 4096 430 1660 33840 6.61501 253.82 209.587 470.066 470.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 0.001024 2048 190 1340 12888 1.3711 39.0349 52.5475 92.996 93.0567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 6.4e-05 2048 150 6440 296640 35.215 28.3391 3611.11 838.451 4513.23 4513.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1750 0.000512 2048 180 400 36864 3.98058 23.7486 201.983 229.755 229.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 0.001024 2048 235 540 15984 1.36272 13.7785 52.7121 67.8961 67.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1780 0.000256 2048 150 520 74736 7.14592 61.1484 209.666 278.003 278.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.001024 2048 160 400 15408 1.38854 9.8687 52.5292 63.8291 63.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 610 6.4e-05 4096 180 3980 172800 130.111 55.566 2967.36 1670.6 4823.81 4823.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1120 0.000128 1024 340 640 112896 14.0598 6.82032 75.1778 211.435 307.65 307.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 300 0.000128 2048 92 880 4608 55.9844 14.205 10.337 408.79 489.504 489.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1700 0.000512 4096 430 1660 33696 6.6048 175.79 209.181 391.617 391.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 0.001024 2048 190 1340 12816 1.37011 27.0099 52.5412 80.9641 81.0232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 6.4e-05 2048 150 6440 296640 35.2288 28.3433 5012.82 837.842 5914.35 5914.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1750 0.000512 2048 180 400 36960 3.98582 32.5816 201.976 238.588 238.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 0.001024 2048 235 540 16080 1.368 18.9232 52.3551 72.6886 72.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1780 0.000256 2048 150 520 74800 7.13098 84.4042 209.475 301.055 301.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.001024 2048 160 400 15440 1.39258 13.4574 52.3907 67.285 67.3341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 610 6.4e-05 4096 180 3980 175360 129.89 55.6816 4200.16 1675.49 6061.38 6061.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1120 0.000128 1024 340 640 115200 14.1569 6.84416 105.673 218.601 345.437 345.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 300 0.000128 2048 92 880 10240 55.946 14.3709 28.3903 419.121 518.017 518.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1700 0.000512 4096 430 1660 33840 6.61651 243.834 213.621 464.115 464.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 0.001024 2048 190 1340 12880 1.37238 37.5009 52.4923 91.412 91.4683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 6.4e-05 2048 150 6440 296320 35.1865 28.3608 3494.55 838.103 4396.32 4396.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1750 0.000512 2048 180 400 36800 3.96598 22.903 201.773 228.686 228.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 0.001024 2048 235 540 16000 1.36499 13.2879 52.3613 67.058 67.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1780 0.000256 2048 150 520 74720 7.05718 59.3396 209.481 275.922 275.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.001024 2048 160 400 15360 1.38877 9.57456 52.4004 63.408 63.4552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 610 6.4e-05 4096 180 3980 174080 130.163 55.5859 2912.15 1676.93 4774.99 4775.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1120 0.000128 1024 340 640 112640 13.9602 6.79936 72.7477 212.945 306.606 306.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 300 0.000128 2048 92 880 5120 56.2077 14.2625 11.0924 412.514 494.268 494.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1700 0.000512 4096 430 1660 33760 6.61814 171.436 209.429 387.526 387.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 0.001024 2048 190 1340 12800 1.37011 26.2658 52.498 80.1774 80.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 6.4e-05 2048 150 6440 296448 35.1767 28.3627 4690.22 838.407 5592.28 5592.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1750 0.000512 2048 180 400 36864 3.95878 30.3415 201.865 236.208 236.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 0.001024 2048 235 540 16032 1.3639 17.7521 52.3264 71.4857 71.5433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1780 0.000256 2048 150 520 74784 7.05389 79.0698 209.691 295.859 295.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.001024 2048 160 400 15456 1.38992 12.7073 52.5353 66.6749 66.7237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 610 6.4e-05 4096 180 3980 175104 129.586 55.593 3946.37 1692.43 5824.15 5824.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1120 0.000128 1024 340 640 113664 14.1094 6.82333 97.8907 215.043 334.022 334.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 300 0.000128 2048 92 880 6144 56.0591 14.2942 16.7315 412.732 500.004 500.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1700 0.000512 4096 430 1660 33792 6.60906 230.06 209.466 446.18 446.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 0.001024 2048 190 1340 12864 1.37427 35.3361 52.55 89.3018 89.3604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 6.4e-05 2048 150 6440 295680 35.2511 28.2924 3335.55 836.964 4236.18 4236.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1750 0.000512 2048 180 400 36672 3.95059 21.9858 201.532 227.514 227.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 0.001024 2048 235 540 15936 1.36045 12.6915 52.2812 66.378 66.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1780 0.000256 2048 150 520 74688 7.07994 56.9303 209.526 273.58 273.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.001024 2048 160 400 15360 1.39267 9.19514 52.4906 63.1201 63.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 610 6.4e-05 4096 180 3980 172032 129.92 55.3677 2756.38 1665.47 4607.31 4607.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1120 0.000128 1024 340 640 110592 14.1438 6.79728 68.4588 209.985 299.542 299.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 300 0.000128 2048 92 880 6144 56.1448 14.2737 12.4654 412.671 495.75 495.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1700 0.000512 4096 430 1660 33600 6.59213 163.645 208.776 379.057 379.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 0.001024 2048 190 1340 12672 1.36864 25.0996 52.246 78.7557 78.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 6.4e-05 2048 150 6440 296800 35.4222 28.3907 4911.29 838.175 5813.41 5813.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1750 0.000512 2048 180 400 36900 3.98304 31.6328 201.878 237.536 237.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 0.001024 2048 235 540 16100 1.36883 18.6363 52.47 72.5183 72.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1780 0.000256 2048 150 520 74800 7.05517 83.028 209.546 299.672 299.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.001024 2048 160 400 15400 1.3865 13.3209 52.3442 67.095 67.1437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 610 6.4e-05 4096 180 3980 174400 130.629 55.7453 4077.35 1673.98 5937.88 5938.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1120 0.000128 1024 340 640 113600 14.222 6.84851 102.317 212.852 336.4 336.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 300 0.000128 2048 92 880 6400 56.1927 14.3026 18.1324 412.352 501.169 501.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1700 0.000512 4096 430 1660 33800 6.62077 238.521 209.322 454.507 454.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 0.001024 2048 190 1340 12800 1.36378 36.7009 52.3373 90.4456 90.5047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 6.4e-05 2048 150 6440 296000 35.3321 28.5536 3446.29 837.518 4347.8 4347.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1750 0.000512 2048 180 400 36800 3.97907 22.6704 201.889 228.582 228.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 0.001024 2048 235 540 16000 1.36768 13.122 52.4764 67.0085 67.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1780 0.000256 2048 150 520 74600 7.05478 58.3562 209.304 274.758 274.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.001024 2048 160 400 15200 1.38445 9.45357 52.0811 62.9625 63.0129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 610 6.4e-05 4096 180 3980 172800 130.259 55.5365 2841.8 1667 4694.76 4694.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1120 0.000128 1024 340 640 112000 14.0557 6.81574 71.4558 212.185 304.664 304.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 300 0.000128 2048 92 880 6400 56.2084 14.341 13.5865 412.691 497.022 497.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1700 0.000512 4096 430 1660 33600 6.58938 167.834 208.821 383.286 383.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 0.001024 2048 190 1340 12600 1.35987 25.6248 55.2207 82.2484 82.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 6.4e-05 2048 150 6440 296576 35.2234 28.3687 6234.93 838.547 7137.2 7137.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1750 0.000512 2048 180 400 36848 3.96867 40.706 201.86 246.581 246.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 0.001024 2048 235 540 16016 1.36592 23.539 52.3211 77.2687 77.3243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1780 0.000256 2048 150 520 74816 7.092 105.309 209.793 322.237 322.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.001024 2048 160 400 15344 1.38698 16.8791 52.2692 70.5789 70.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 610 6.4e-05 4096 180 3980 173824 130.151 55.6794 5161.45 1674.49 7021.95 7022.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1120 0.000128 1024 340 640 114688 14.1452 6.83635 131.187 214.807 367.138 367.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 300 0.000128 2048 92 880 7168 56.0614 14.2815 25.4581 414.105 510.093 510.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1700 0.000512 4096 430 1660 33824 6.62733 303.833 209.696 520.202 520.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 0.001024 2048 190 1340 12768 1.36589 46.465 52.3252 100.202 100.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 6.4e-05 2048 150 6440 295680 35.1805 28.33 4060.82 837.037 4961.49 4961.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1750 0.000512 2048 180 400 36736 3.96774 26.8768 201.782 232.671 232.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 0.001024 2048 235 540 15904 1.36192 15.5177 52.2864 69.208 69.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1780 0.000256 2048 150 520 74592 7.14342 68.8866 209.352 285.424 285.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.001024 2048 160 400 15232 1.38685 11.1194 52.2332 64.7826 64.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 610 6.4e-05 4096 180 3980 172032 131.099 55.5891 3374.76 1674.63 5236.26 5236.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1120 0.000128 1024 340 640 111104 14.1775 6.81814 84.0049 213.525 318.678 318.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 300 0.000128 2048 92 880 0 14.1772 0.005696 404.437 418.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1700 0.000512 4096 430 1660 33600 20.7808 199.608 613.391 833.906 415.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 0.001024 2048 190 1340 12544 1.35782 30.1056 51.9948 83.5033 83.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 6.4e-05 2048 150 6440 296160 35.3302 28.4189 5968.78 837.959 6870.61 6870.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1750 0.000512 2048 180 400 36840 3.96154 39.3757 201.866 245.246 245.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 0.001024 2048 235 540 16080 1.36944 22.7451 52.5185 76.6739 76.7339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1780 0.000256 2048 150 520 74760 7.05123 101.025 209.691 317.812 317.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.001024 2048 160 400 15360 1.38445 16.0543 52.338 69.8188 69.8678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 610 6.4e-05 4096 180 3980 172800 130.503 55.6364 4944.9 1670.56 6801.78 6801.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1120 0.000128 1024 340 640 115200 14.0852 6.84154 126.319 215.024 362.422 362.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 300 0.000128 2048 92 880 7680 55.884 14.2889 26.019 412.791 509.168 509.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1700 0.000512 4096 430 1660 33720 6.6048 291.453 209.201 507.305 507.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 0.001024 2048 190 1340 12840 1.37357 44.8088 52.5454 98.7688 98.8263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 6.4e-05 2048 150 6440 295680 35.2534 28.3832 4036.8 845.704 4946.26 4946.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1750 0.000512 2048 180 400 36720 3.96493 26.4188 203.796 234.223 234.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 0.001024 2048 235 540 15840 1.36397 15.3956 52.6586 69.4589 69.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1780 0.000256 2048 150 520 74640 7.08611 68.5535 211.585 287.27 287.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.001024 2048 160 400 15120 1.37507 10.8962 52.476 64.7912 64.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 610 6.4e-05 4096 180 3980 172800 130.254 55.5828 3347.44 1686.62 5220.06 5220.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1120 0.000128 1024 340 640 111360 14.0903 6.85507 83.3139 213.451 317.867 317.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 300 0.000128 2048 92 880 7680 55.7365 14.3316 18.4233 419.888 508.563 508.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1700 0.000512 4096 430 1660 33600 6.60685 197.542 211.052 415.245 415.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 0.001024 2048 190 1340 12720 1.37123 30.3104 53.0116 84.734 84.7937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 6.4e-05 2048 150 6440 296448 35.2326 28.3061 5811.81 838.851 6714.33 6714.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1750 0.000512 2048 180 400 36864 3.97962 38.1771 201.946 244.149 244.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 0.001024 2048 235 540 16000 1.36192 21.8677 52.3256 75.5962 75.6571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1780 0.000256 2048 150 520 74752 7.08573 98.2508 209.685 315.069 315.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.001024 2048 160 400 15360 1.38896 15.6932 52.3615 69.486 69.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 610 6.4e-05 4096 180 3980 174080 129.732 55.5514 4852.8 1672 6710.25 6710.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1120 0.000128 1024 340 640 114688 14.1036 6.83923 122.074 214.286 357.47 357.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 300 0.000128 2048 92 880 8192 56.2752 14.3606 26.98 418.32 516.129 516.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1700 0.000512 4096 430 1660 33792 6.62016 284.584 209.635 500.89 500.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 0.001024 2048 190 1340 12800 1.36858 43.3807 52.4637 97.2575 97.3169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 6.4e-05 2048 150 6440 294912 35.1825 28.3709 3883.92 835.503 4783.09 4783.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1750 0.000512 2048 180 400 36608 3.95059 25.5226 201.503 231.019 231.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 0.001024 2048 235 540 15872 1.36272 14.753 52.2679 68.4276 68.4831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1780 0.000256 2048 150 520 74496 7.05341 66.0777 209.124 282.298 282.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.001024 2048 160 400 15104 1.3783 10.5431 51.9578 63.9215 63.9666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 610 6.4e-05 4096 180 3980 172032 130.767 55.5427 3222.43 1670.8 5079.7 5079.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1120 0.000128 1024 340 640 114688 14.1338 6.8296 82.612 217.401 321.131 321.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 300 0.000128 2048 92 880 8192 56.3298 14.3652 18.8948 418.199 507.983 508.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1700 0.000512 4096 430 1660 33536 6.58227 190.632 208.709 405.965 406.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 0.001024 2048 190 1340 12544 1.36291 28.704 52.0602 82.1689 82.2288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 6.4e-05 2048 150 6440 295680 35.255 28.51 5083.02 836.835 5983.74 5983.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1750 0.000512 2048 180 400 36672 3.94899 32.9969 201.517 238.506 238.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 0.001024 2048 235 540 15936 1.36083 18.9481 52.2732 72.6244 72.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1780 0.000256 2048 150 520 74688 7.05133 85.6533 209.489 302.236 302.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.001024 2048 160 400 15360 1.38848 13.7547 52.4842 67.6712 67.7181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 610 6.4e-05 4096 180 3980 172032 129.901 55.3491 4198.97 1665.38 6049.77 6049.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1120 0.000128 1024 340 640 110592 14.164 6.80131 103.191 212.231 336.549 336.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 300 0.000128 2048 92 880 6144 56.1662 14.2896 18.4873 412.594 501.729 501.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1700 0.000512 4096 430 1660 33600 6.59005 247.98 208.746 463.362 463.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 0.001024 2048 190 1340 12672 1.36605 37.5543 52.2472 91.2124 91.2712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 6.4e-05 2048 150 6440 294912 35.2665 28.4165 3542.54 838.058 4444.4 4444.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1750 0.000512 2048 180 400 36480 3.95565 22.7794 201.601 228.377 228.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 0.001024 2048 235 540 15744 1.36397 13.426 52.3176 67.1509 67.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1780 0.000256 2048 150 520 74496 7.07926 60.2997 209.66 277.082 277.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.001024 2048 160 400 14976 1.37626 9.59078 52.0071 63.0187 63.0647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 610 6.4e-05 4096 180 3980 165888 130.593 54.9583 2818.81 1651.19 4655.72 4655.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1120 0.000128 1024 340 640 110592 14.1804 6.80006 73.2249 212.216 306.581 306.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 300 0.000128 2048 92 880 0 14.1284 0.004416 396.915 411.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1700 0.000512 4096 430 1660 33408 20.7224 171.997 605.839 798.684 387.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 0.001024 2048 190 1340 12288 1.34963 25.5055 51.7696 78.6669 78.7249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 6.4e-05 2048 150 6440 296000 35.3179 28.3505 5248.41 838.081 6150.28 6150.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1750 0.000512 2048 180 400 36800 3.98339 34.1201 201.966 240.11 240.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 0.001024 2048 235 540 16000 1.37011 19.8984 52.5143 73.8249 73.8818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1780 0.000256 2048 150 520 74600 7.05853 88.7255 209.563 305.39 305.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.001024 2048 160 400 15200 1.38266 14.2111 52.1175 67.7558 67.8038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 610 6.4e-05 4096 180 3980 172800 130.225 55.5395 4317.97 1667.42 6171.33 6171.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1120 0.000128 1024 340 640 112000 14.0583 6.81571 108.192 212.327 341.543 341.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 300 0.000128 2048 92 880 6400 56.212 14.2828 20.2751 413.049 504.007 504.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1700 0.000512 4096 430 1660 33600 6.59011 256.631 208.963 472.238 472.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 0.001024 2048 190 1340 12600 1.35987 38.9561 52.1142 92.4732 92.5304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 6.4e-05 2048 150 6440 296000 35.2811 28.3402 3771.05 837.825 4672.61 4672.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1750 0.000512 2048 180 400 36400 3.94486 23.8195 200.277 228.082 228.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 0.001024 2048 235 540 15600 1.35526 13.8671 51.9225 67.1857 67.2419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1780 0.000256 2048 150 520 74400 7.05542 62.7302 209.251 279.078 279.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.001024 2048 160 400 14800 1.36698 9.56826 51.5422 62.523 62.5705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 610 6.4e-05 4096 180 3980 166400 130.369 55.0394 2994.48 1650.56 4830.61 4830.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1120 0.000128 1024 340 640 108800 14.3311 6.80355 75.1255 212.089 308.504 308.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 300 0.000128 2048 92 880 0 14.4022 0.005856 413.377 427.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1700 0.000512 4096 430 1660 33200 20.9446 182.321 621.074 824.466 396.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 0.001024 2048 190 1340 12400 1.36112 26.8182 52.064 80.2876 80.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1630 6.4e-05 2048 150 6432 296832 35.2413 28.5003 3896.85 838.934 4799.64 4799.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1750 0.000512 2048 180 408 36960 3.98336 25.3159 202.064 231.406 231.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1100 0.001024 2048 235 552 16096 1.37827 14.7617 52.5251 68.7076 68.7647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1780 0.000256 2048 150 528 74848 7.07165 66.0828 209.827 283.026 283.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 830 0.001024 2048 160 408 15424 1.39421 19.6399 52.4955 73.5713 73.6206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 610 6.4e-05 4096 180 3984 175104 129.902 55.6118 3271.02 1678.32 5135.02 5135.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1120 0.000128 1024 340 648 115712 14.0902 6.83229 101.149 220.123 342.351 342.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 300 0.000128 2048 92 888 5120 56.8663 14.3521 19.0896 418.065 508.57 508.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1700 0.000512 4096 430 1656 33920 6.63075 189.88 209.74 406.297 406.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 0.001024 2048 190 1344 12896 1.37011 28.4736 52.5214 82.4095 82.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1630 6.4e-05 2048 150 6432 296800 35.409 28.3684 4122.45 837.814 5024.16 5024.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1750 0.000512 2048 180 408 36960 3.99139 26.6128 201.984 232.63 232.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1100 0.001024 2048 235 552 16080 1.3688 15.5991 52.4559 69.4684 69.5285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1780 0.000256 2048 150 528 74840 7.09277 70.0329 209.619 286.789 286.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 830 0.001024 2048 160 408 15440 1.39664 19.8155 52.5064 73.7601 73.8099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 610 6.4e-05 4096 180 3984 175360 130.329 55.6995 3451.05 1675.41 5312.66 5312.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1120 0.000128 1024 340 648 115840 14.1542 6.84227 98.3954 214.586 334.139 334.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 300 0.000128 2048 92 888 6400 57.0266 14.3588 24.4796 419.05 515.104 515.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1700 0.000512 4096 430 1656 33920 6.62026 200.465 209.59 416.718 416.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 0.001024 2048 190 1344 12880 1.37421 30.4013 52.4488 84.2675 84.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 6.4e-05 2048 150 6432 296832 35.2786 28.3616 4058.59 838.002 4960.35 4960.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1750 0.000512 2048 180 408 36960 3.98835 26.8126 202.194 233.04 233.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 0.001024 2048 235 552 16080 1.3783 15.6161 52.4718 69.5097 69.5667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1780 0.000256 2048 150 528 74832 7.09846 69.3094 209.63 286.079 286.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.001024 2048 160 408 15408 1.39434 11.1923 52.4401 65.0704 65.1184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 610 6.4e-05 4096 180 3984 174336 130.157 55.6532 3379.7 1672.89 5238.57 5238.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1120 0.000128 1024 340 648 115200 14.1185 6.83834 87.0745 217.041 325.229 325.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 300 0.000128 2048 92 888 4608 56.9376 14.3385 11.0344 416.324 498.822 498.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1700 0.000512 4096 430 1656 33888 6.61299 197.651 209.454 413.762 413.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 0.001024 2048 190 1344 12864 1.37027 30.1353 52.4268 83.9748 84.0315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1630 6.4e-05 2048 150 6432 296448 35.2049 28.3054 2619.05 837.628 3520.31 3520.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1750 0.000512 2048 180 408 36864 3.98349 17.6433 201.877 223.546 223.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1100 0.001024 2048 235 552 16032 1.37213 10.1029 52.4744 63.9938 64.0511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1780 0.000256 2048 150 528 74784 7.10246 44.4908 209.622 261.258 261.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 830 0.001024 2048 160 408 15360 1.39181 20.8814 52.4411 74.7558 74.8038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 610 6.4e-05 4096 180 3984 173568 130.092 55.5841 2175.08 1672.99 4033.91 4034.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1120 0.000128 1024 340 648 113664 14.1092 6.85206 70.6746 214.823 306.616 306.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 300 0.000128 2048 92 888 3072 56.7191 14.264 12.5347 412.347 496.047 496.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1700 0.000512 4096 430 1656 33792 6.60918 127.723 209.202 343.578 343.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 0.001024 2048 190 1344 12768 1.3649 19.4752 52.2956 73.1794 73.2359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 6.4e-05 2048 150 6432 296576 35.3631 28.3525 4693.55 838.467 5595.85 5595.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1750 0.000512 2048 180 408 36904 3.98093 31.0784 201.971 237.073 237.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 0.001024 2048 235 552 16072 1.37286 18.0594 52.5251 72.0015 72.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1780 0.000256 2048 150 528 74816 7.11958 80.0748 209.802 297.039 297.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.001024 2048 160 408 15400 1.38704 12.9309 53.1378 67.499 67.5473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 610 6.4e-05 4096 180 3984 174720 130.238 55.7322 3932.41 1674.52 5793.07 5793.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1120 0.000128 1024 340 648 115584 14.119 6.84746 101.001 217.021 339.143 339.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 300 0.000128 2048 92 888 5376 57.145 14.3685 14.4799 418.8 504.982 505.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1700 0.000512 4096 430 1656 33880 6.61504 229.412 209.655 445.726 445.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 0.001024 2048 190 1344 12880 1.37059 35.1252 52.5417 89.0802 89.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 6.4e-05 2048 150 6432 296576 35.2266 28.336 2962.54 838.426 3864.64 3864.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1750 0.000512 2048 180 408 36848 3.97776 19.9847 201.954 225.96 226.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1100 0.001024 2048 235 552 16016 1.37539 11.6021 52.5122 65.5332 65.5915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1780 0.000256 2048 150 528 74704 7.06614 51.1536 209.598 267.863 267.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 830 0.001024 2048 160 408 15344 1.39181 25.0066 52.4778 78.9186 78.9673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 610 6.4e-05 4096 180 3984 173824 130.19 55.671 2459.21 1674.26 4319.5 4319.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1120 0.000128 1024 340 648 114688 14.1485 6.83622 64.0915 214.771 300.006 300.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 300 0.000128 2048 92 888 3584 56.8721 14.2909 7.06 414.05 492.454 492.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1700 0.000512 4096 430 1656 33824 6.61341 144.39 209.608 360.656 360.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 0.001024 2048 190 1344 12768 1.36739 22.1805 52.3762 75.9676 76.0238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 6.4e-05 2048 150 6432 296704 35.2137 28.3468 4303.29 837.954 5204.94 5205.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1750 0.000512 2048 180 408 36928 3.98746 30.2984 201.968 236.298 236.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 0.001024 2048 235 552 16064 1.37427 17.6036 52.4759 71.4964 71.5548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1780 0.000256 2048 150 528 74816 7.10022 78.506 210.055 295.705 295.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.001024 2048 160 408 15360 1.3865 12.5372 52.3549 66.3202 66.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 610 6.4e-05 4096 180 3984 175104 129.932 55.618 3781.55 1675.76 5643.03 5643.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1120 0.000128 1024 340 648 114688 14.0961 6.82595 97.0785 214.65 332.805 332.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 300 0.000128 2048 92 888 4096 57.2024 14.334 11.1229 417.754 500.605 500.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1700 0.000512 4096 430 1656 33856 6.61024 219.118 209.373 435.144 435.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 0.001024 2048 190 1344 12864 1.37421 34.2011 52.475 88.0906 88.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 6.4e-05 2048 150 6432 296448 35.2425 28.4106 2758 838.155 3659.93 3660.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1750 0.000512 2048 180 408 36864 3.98563 20.3022 201.993 226.325 226.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 0.001024 2048 235 552 16000 1.37424 11.8907 52.4819 65.7883 65.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1780 0.000256 2048 150 528 74752 7.0711 52.4538 209.653 269.221 269.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.001024 2048 160 408 15232 1.38282 8.44986 52.1924 62.0688 62.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 610 6.4e-05 4096 180 3984 174080 129.719 55.5419 2472.2 1670.64 4328.26 4328.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1120 0.000128 1024 340 648 114688 14.1126 6.83456 65.1336 215.147 301.388 301.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 300 0.000128 2048 92 888 4096 57.2463 14.3916 8.0753 417.981 497.889 498.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1700 0.000512 4096 430 1656 33792 6.60173 143.274 209.398 359.319 359.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 0.001024 2048 190 1344 12800 1.36954 22.6771 52.4766 76.5677 76.6252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 6.4e-05 2048 150 6432 296640 35.3196 28.3814 4986.9 837.546 5888.27 5888.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1750 0.000512 2048 180 408 36936 3.99254 32.9091 202.215 239.16 239.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 0.001024 2048 235 552 16056 1.37626 19.2823 52.4764 73.1775 73.2379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1780 0.000256 2048 150 528 74808 7.08579 85.3614 209.624 302.116 302.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.001024 2048 160 408 15408 1.39059 13.7339 52.5048 67.6711 67.7194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 610 6.4e-05 4096 180 3984 175104 130.171 55.6955 4175.06 1675.01 6036.11 6036.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1120 0.000128 1024 340 648 115200 14.0927 6.84522 106.988 213.565 341.65 341.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 300 0.000128 2048 92 888 4608 56.8318 14.314 13.5898 414.417 499.343 499.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1700 0.000512 4096 430 1656 33840 6.61504 243.466 209.323 459.448 459.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 0.001024 2048 190 1344 12816 1.36614 37.2684 52.3612 91.0384 91.0985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 6.4e-05 2048 150 6432 296640 35.2132 28.3558 3491.96 837.752 4393.4 4393.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1750 0.000512 2048 180 408 36864 3.98438 22.9622 201.999 228.988 229.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 0.001024 2048 235 552 15984 1.37443 13.5496 52.4741 67.4425 67.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1780 0.000256 2048 150 528 74736 7.0617 59.9552 209.617 276.675 276.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.001024 2048 160 408 15264 1.38995 9.68294 52.3154 63.4297 63.4779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 610 6.4e-05 4096 180 3984 172800 130.145 55.5561 2881.91 1669.28 4737.06 4737.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1120 0.000128 1024 340 648 112896 14.0702 6.81779 73.8471 213.372 308.264 308.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 300 0.000128 2048 92 888 0 14.2437 0.006144 408.298 422.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1700 0.000512 4096 430 1656 33696 20.8326 170.197 617.235 808.392 385.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 0.001024 2048 190 1344 12672 1.36576 25.9547 52.166 79.5291 79.5856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 6.4e-05 2048 150 6432 296640 35.2344 28.3364 4733.45 838.546 5635.69 5635.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1750 0.000512 2048 180 408 36880 3.98336 31.2054 203.9 239.132 239.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 0.001024 2048 235 552 16000 1.36605 18.1843 52.3839 71.9798 72.0384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1780 0.000256 2048 150 528 74800 7.05741 80.9523 209.777 297.833 297.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.001024 2048 160 408 15360 1.38928 12.8573 52.4338 66.7242 66.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 610 6.4e-05 4096 180 3984 175360 129.908 55.6892 3976.99 1676.87 5839.64 5839.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1120 0.000128 1024 340 648 115200 14.1616 6.84115 101.805 217.616 340.581 340.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 300 0.000128 2048 92 888 5120 57.1811 14.3585 14.3645 419.47 505.563 505.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1700 0.000512 4096 430 1656 33840 6.61299 230.632 209.526 446.817 446.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 0.001024 2048 190 1344 12800 1.37117 35.4448 52.3776 89.2365 89.2952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 6.4e-05 2048 150 6432 296320 35.1869 28.3355 3370.56 838.129 4272.33 4272.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1750 0.000512 2048 180 408 36800 3.98742 22.4877 201.868 228.386 228.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 0.001024 2048 235 552 15840 1.36064 13.0211 52.1319 66.5584 66.6153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1780 0.000256 2048 150 528 74720 7.07789 58.1908 209.619 274.934 274.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.001024 2048 160 408 15200 1.3824 9.23235 52.1838 62.84 62.8877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 610 6.4e-05 4096 180 3984 174080 130.183 55.5847 2817.63 1676.15 4679.72 4679.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1120 0.000128 1024 340 648 112640 13.9613 6.80003 71.7479 212.954 305.619 305.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 300 0.000128 2048 92 888 0 14.2742 0.005984 412.452 426.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1700 0.000512 4096 430 1656 33760 20.8831 165.071 621.821 807.906 381.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 0.001024 2048 190 1344 12640 1.35862 25.2696 52.128 78.801 78.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 6.4e-05 2048 150 6432 296448 35.1765 28.3356 6035.12 837.4 6936.15 6936.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1750 0.000512 2048 180 408 36864 3.97395 40.3353 201.861 246.214 246.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 0.001024 2048 235 552 16032 1.37178 23.4025 52.4611 77.2792 77.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1780 0.000256 2048 150 528 74784 7.05696 103.854 209.572 320.526 320.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.001024 2048 160 408 15360 1.39245 16.7997 52.4286 70.6629 70.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 610 6.4e-05 4096 180 3984 173568 130.07 55.5871 4998.66 1674.06 6858.55 6858.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1120 0.000128 1024 340 648 113664 14.0949 6.82394 128.641 215.631 365.351 365.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 300 0.000128 2048 92 888 3072 56.7652 14.295 11.4413 412.238 494.931 495.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1700 0.000512 4096 430 1656 33792 6.61114 293.294 209.145 509.096 509.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 0.001024 2048 190 1344 12768 1.36435 45.1195 52.2795 98.8072 98.8631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 6.4e-05 2048 150 6432 295680 35.246 28.33 3849.72 836.829 4750.25 4750.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1750 0.000512 2048 180 408 36672 3.95878 26.068 201.617 231.686 231.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 0.001024 2048 235 552 15936 1.37574 15.1028 52.5704 69.0934 69.1477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1780 0.000256 2048 150 528 74688 7.06624 66.4494 209.616 283.176 283.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.001024 2048 160 408 15168 1.38266 10.4996 52.1844 64.107 64.1557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 610 6.4e-05 4096 180 3984 172032 129.835 55.3552 3227.55 1665.26 5078.16 5078.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1120 0.000128 1024 340 648 110592 14.158 6.80198 81.3507 211.014 313.484 313.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 300 0.000128 2048 92 888 0 14.2746 0.0048 412.524 426.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1700 0.000512 4096 430 1656 33600 20.8615 189.975 621.199 832.161 405.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 0.001024 2048 190 1344 12672 1.36397 28.9526 52.2976 82.6553 82.7128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 6.4e-05 2048 150 6432 296800 35.4119 28.3869 5941 838.801 6843.72 6843.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1750 0.000512 2048 180 408 36900 3.99245 39.8901 202.063 245.988 246.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 0.001024 2048 235 552 16000 1.37258 23.0543 52.4366 76.9053 76.9638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1780 0.000256 2048 150 528 74700 7.0505 101.825 209.566 318.486 318.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.001024 2048 160 408 15300 1.38445 16.2919 52.3261 70.0442 70.0941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 610 6.4e-05 4096 180 3984 174400 130.551 55.7568 4961.01 1676.95 6824.43 6824.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1120 0.000128 1024 340 648 113600 14.2115 6.85069 126.391 213.954 361.564 361.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 300 0.000128 2048 92 888 3200 57.0471 14.3811 11.7085 412.672 495.998 496.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1700 0.000512 4096 430 1656 33800 6.61734 290.169 209.416 506.246 506.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 0.001024 2048 190 1344 12800 1.36618 44.555 52.4343 98.3988 98.4581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 6.4e-05 2048 150 6432 296000 35.3238 28.3524 4021.97 837.463 4923.23 4923.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1750 0.000512 2048 180 408 36800 3.98832 26.5832 202.227 232.843 232.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 0.001024 2048 235 552 15800 1.36192 15.4192 52.1434 68.9677 69.0291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1780 0.000256 2048 150 528 74600 7.05126 69.3023 209.435 285.833 285.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.001024 2048 160 408 15200 1.38518 11.1383 52.29 64.8568 64.9073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 610 6.4e-05 4096 180 3984 172800 130.246 55.5214 3334.15 1666.15 5186.23 5186.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1120 0.000128 1024 340 648 112000 14.0612 6.9632 85.0621 212.169 318.414 318.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 300 0.000128 2048 92 888 0 14.3367 0.005632 412.597 427.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1700 0.000512 4096 430 1656 33600 20.9357 195.987 621.342 838.395 411.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 0.001024 2048 190 1344 12600 1.36214 30.0708 52.1325 83.6113 83.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 6.4e-05 2048 150 6432 296576 35.2373 28.4017 5835.63 837.822 6737.21 6737.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1750 0.000512 2048 180 408 36848 3.98483 38.8751 201.87 244.774 244.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 0.001024 2048 235 552 16016 1.37011 22.5872 52.4755 76.4744 76.5338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1780 0.000256 2048 150 528 74704 7.05811 100.232 209.457 316.791 316.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.001024 2048 160 408 15344 1.3865 16.1096 52.4422 69.9806 70.0297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 610 6.4e-05 4096 180 3984 173824 130.165 55.662 4860.65 1674.51 6721.17 6721.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1120 0.000128 1024 340 648 114688 14.1462 6.83798 124.994 215.69 361.825 361.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 300 0.000128 2048 92 888 3584 56.8571 14.3149 12.7827 413.754 497.897 498.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1700 0.000512 4096 430 1656 33824 6.6176 285.358 209.457 501.477 501.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 0.001024 2048 190 1344 12768 1.36659 43.728 52.3351 97.4732 97.5351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 6.4e-05 2048 150 6432 295680 35.1932 28.416 3842.39 836.943 4743.06 4743.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1750 0.000512 2048 180 408 36736 3.98394 25.3178 201.876 231.222 231.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 0.001024 2048 235 552 15904 1.37142 15.1678 52.4745 69.0544 69.1118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1780 0.000256 2048 150 528 74592 7.07174 66.1107 209.455 282.68 282.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.001024 2048 160 408 15232 1.3865 10.4489 52.4459 64.3229 64.3717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 610 6.4e-05 4096 180 3984 172032 131.091 55.5889 3169.21 1673.71 5029.75 5029.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1120 0.000128 1024 340 648 111104 14.1884 6.81466 80.8459 213.499 315.504 315.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 300 0.000128 2048 92 888 0 14.2008 0.005856 404.39 418.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1700 0.000512 4096 430 1656 33600 20.7933 187.093 613.249 821.262 402.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 0.001024 2048 190 1344 12544 1.35789 28.5133 52.0418 81.956 82.0122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 6.4e-05 2048 150 6432 296160 35.3329 28.3521 5653.05 837.174 6554.03 6554.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1750 0.000512 2048 180 408 36840 3.9793 37.4274 201.875 243.325 243.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 0.001024 2048 235 552 15960 1.36602 21.711 52.345 75.464 75.5225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1780 0.000256 2048 150 528 74760 7.07587 96.9662 211.182 315.267 315.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.001024 2048 160 408 15360 1.39715 15.4194 52.5879 69.4523 69.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 610 6.4e-05 4096 180 3984 172800 130.465 55.621 4659.03 1668.99 6514.28 6514.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1120 0.000128 1024 340 648 115200 14.0844 6.84477 122.326 213.78 357.191 357.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 300 0.000128 2048 92 888 3840 56.8144 14.3032 13.2496 412.475 497.033 497.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1700 0.000512 4096 430 1656 33840 6.62032 275.614 209.587 491.864 491.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 0.001024 2048 190 1344 12720 1.36502 42.2625 52.2301 95.8975 95.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 6.4e-05 2048 150 6432 295680 35.2768 28.3574 3634.28 837.599 4535.63 4535.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1750 0.000512 2048 180 408 36720 3.98582 24.478 201.886 230.391 230.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 0.001024 2048 235 552 15840 1.36547 14.2527 52.3536 68.016 68.0732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1780 0.000256 2048 150 528 74640 7.07379 62.5889 209.65 279.354 279.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.001024 2048 160 408 15120 1.38077 9.95302 52.1916 63.5692 63.6145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 610 6.4e-05 4096 180 3984 172800 130.23 55.5907 3006.17 1669.88 4862.03 4862.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1120 0.000128 1024 340 648 111360 14.094 6.83229 76.8224 212.503 310.414 310.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 300 0.000128 2048 92 888 0 14.2653 0.005984 412.719 427.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1700 0.000512 4096 430 1656 33600 20.8551 176.561 621.79 819.334 392.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 0.001024 2048 190 1344 12480 1.35718 26.6305 51.9164 79.9471 80.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 6.4e-05 2048 150 6432 296448 35.2253 28.3075 5411.98 838.753 6314.39 6314.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1750 0.000512 2048 180 408 36864 3.98285 35.969 202.059 242.055 242.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 0.001024 2048 235 552 16000 1.37421 20.9848 52.5188 74.9204 74.9756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1780 0.000256 2048 150 528 74752 7.07059 92.79 209.795 309.697 309.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.001024 2048 160 408 15232 1.38083 14.7231 52.225 68.3726 68.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 610 6.4e-05 4096 180 3984 174080 129.697 55.5336 4491.33 1672.97 6349.7 6349.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1120 0.000128 1024 340 648 114688 14.1068 6.97184 116.295 216.354 353.886 354.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 300 0.000128 2048 92 888 4096 57.2044 14.3892 13.641 418.272 503.702 503.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1700 0.000512 4096 430 1656 33792 6.61683 263.301 209.546 479.508 479.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 0.001024 2048 190 1344 12800 1.37216 40.5841 52.5108 94.5115 94.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 6.4e-05 2048 150 6432 294912 35.1685 28.2823 3631.43 835.726 4530.73 4530.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1750 0.000512 2048 180 408 36608 3.96275 24.2889 201.758 230.053 230.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 0.001024 2048 235 552 15872 1.36976 13.7008 52.4762 67.5895 67.6455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1780 0.000256 2048 150 528 74496 7.04122 62.3775 209.275 278.737 278.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.001024 2048 160 408 15104 1.3809 9.81654 52.1818 63.4233 63.4711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 610 6.4e-05 4096 180 3984 172032 130.741 55.5438 3022.6 1671.11 4880.17 4880.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1120 0.000128 1024 340 648 114688 14.1215 6.82598 79.0105 215.333 315.451 315.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1630 6.4e-05 2048 150 6450 296832 35.2028 28.3223 4413.15 838.141 5314.94 5315.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1750 0.000512 2048 180 400 36992 3.98701 28.2557 201.939 234.226 234.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1100 0.001024 2048 235 550 16096 1.37853 16.6971 52.444 70.5632 70.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1780 0.000256 2048 150 525 74848 7.08403 74.6926 209.572 291.391 291.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 830 0.001024 2048 160 400 15520 1.39606 21.9209 52.4883 75.8447 75.8925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 610 6.4e-05 4096 180 3975 174592 130.071 55.5996 3674.06 1675.56 5535.47 5535.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1120 0.000128 1024 340 650 114688 14.1777 6.8447 113.667 218.045 352.901 353.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 300 0.000128 2048 92 900 10240 55.7702 14.3412 43.3631 417.674 531.353 531.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1700 0.000512 4096 430 1675 33856 6.62118 216.067 209.502 432.237 432.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 0.001024 2048 190 1325 12992 1.37526 32.4081 52.4783 86.3037 86.3635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1630 6.4e-05 2048 150 6450 296800 35.3861 28.3919 3969.09 838.528 4871.53 4871.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1750 0.000512 2048 180 400 37000 3.9881 25.1448 202.068 231.244 231.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1100 0.001024 2048 235 550 16080 1.3727 14.9914 52.4634 68.8691 68.9275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1780 0.000256 2048 150 525 74840 7.0687 66.6171 209.756 283.487 283.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 830 0.001024 2048 160 400 15520 1.39594 18.8109 52.5503 72.8012 72.8529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 610 6.4e-05 4096 180 3975 174720 130.611 55.7075 3306.12 1677.03 5169.64 5169.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1120 0.000128 1024 340 650 114560 14.271 6.84515 92.7979 216.108 330.176 330.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 300 0.000128 2048 92 900 10240 56.1715 14.3688 38.2007 419.408 528.339 528.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1700 0.000512 4096 430 1675 33840 6.61302 194.591 209.64 410.897 410.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 0.001024 2048 190 1325 12960 1.37155 28.9499 52.4607 82.8253 82.8805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1630 6.4e-05 2048 150 6450 296640 35.2487 28.4141 2563.03 838.043 3464.86 3464.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1750 0.000512 2048 180 400 36960 3.99286 16.6072 201.998 222.639 222.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1100 0.001024 2048 235 550 16000 1.36746 9.79059 52.3234 63.523 63.5814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1780 0.000256 2048 150 525 74800 7.0551 43.2918 209.598 259.987 260.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 830 0.001024 2048 160 400 15440 1.39478 18.6039 52.4119 72.4527 72.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 610 6.4e-05 4096 180 3975 174080 130.473 55.6626 2125.1 1675.9 3987.3 3987.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1120 0.000128 1024 340 650 113920 14.3011 6.84432 77.2932 218.488 317.086 317.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 300 0.000128 2048 92 900 10240 56.0349 14.3619 36.6706 419.231 526.497 526.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1700 0.000512 4096 430 1675 33760 6.60448 125.461 209.287 341.396 341.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 0.001024 2048 190 1325 12880 1.37194 18.922 52.3108 72.6477 72.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 6.4e-05 2048 150 6450 296832 35.283 28.4014 4220.57 837.984 5122.36 5122.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1750 0.000512 2048 180 400 36960 3.97856 27.2317 201.899 233.156 233.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 0.001024 2048 235 550 16080 1.37533 16.0436 52.4444 69.9067 69.9638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1780 0.000256 2048 150 525 74832 7.0833 71.3339 209.568 288.03 288.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.001024 2048 160 400 15504 1.39424 11.3352 52.4841 65.2565 65.3047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 610 6.4e-05 4096 180 3975 173568 130.302 55.6585 3499.46 1672.78 5358.37 5358.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1120 0.000128 1024 340 650 114432 14.2047 6.83862 89.1707 214.926 325.302 325.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 300 0.000128 2048 92 900 9216 55.7982 14.3781 22.1423 416.333 508.839 508.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1700 0.000512 4096 430 1675 33840 6.61942 206.755 214.186 427.605 427.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 0.001024 2048 190 1325 12960 1.36838 30.9722 52.4351 84.8202 84.8797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1630 6.4e-05 2048 150 6450 296448 35.1811 28.3999 2723.49 837.754 3624.95 3625.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1750 0.000512 2048 180 400 36864 3.96698 17.7009 201.78 223.491 223.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1100 0.001024 2048 235 550 16032 1.37421 10.521 52.4492 64.3876 64.4464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1780 0.000256 2048 150 525 74784 7.12067 45.8523 209.604 262.62 262.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 830 0.001024 2048 160 400 15456 1.39469 20.2115 52.4902 74.1389 74.1872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 610 6.4e-05 4096 180 3975 173568 130.176 55.5959 2263.08 1673.24 4122.26 4122.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1120 0.000128 1024 340 650 113664 14.1186 6.82394 71.1101 213.855 306.065 306.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 300 0.000128 2048 92 900 6144 56.0828 14.2541 23.7413 412.509 506.771 506.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1700 0.000512 4096 430 1675 33792 6.61299 134.127 209.54 350.323 350.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 0.001024 2048 190 1325 12864 1.36752 19.9347 52.3121 73.6589 73.7169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 6.4e-05 2048 150 6450 296576 35.3287 28.3765 4523.02 837.68 5424.53 5424.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1750 0.000512 2048 180 400 36960 3.98406 29.4708 201.921 235.42 235.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 0.001024 2048 235 550 16072 1.37216 17.3155 52.4415 71.171 71.2294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1780 0.000256 2048 150 525 74816 7.06214 77.1892 209.55 293.845 293.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.001024 2048 160 400 15456 1.38445 12.2351 52.3761 66.0389 66.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 610 6.4e-05 4096 180 3975 173824 130.492 55.7212 3756.44 1674.35 5617.16 5617.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1120 0.000128 1024 340 650 114688 14.1861 6.83818 95.7124 217.064 333.96 334.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 300 0.000128 2048 92 900 10752 55.859 14.4568 27.4761 418.418 516.403 516.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1700 0.000512 4096 430 1675 33824 6.61149 222.691 209.468 438.812 438.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 0.001024 2048 190 1325 12936 1.37421 33.4498 52.3898 87.2559 87.3111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 6.4e-05 2048 150 6450 296576 35.2221 28.3337 2854.13 838.624 3756.42 3756.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1750 0.000512 2048 180 400 36848 3.96288 18.8836 201.873 224.764 224.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1100 0.001024 2048 235 550 16016 1.36845 11.1691 52.491 65.0714 65.1284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1780 0.000256 2048 150 525 74704 7.05312 49.0701 209.599 265.768 265.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 830 0.001024 2048 160 400 15344 1.38429 23.1567 52.2745 76.8585 76.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 610 6.4e-05 4096 180 3975 173824 130.159 55.6751 2368.75 1674.76 4229.51 4229.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1120 0.000128 1024 340 650 114688 14.1572 6.83213 61.5829 216.923 299.654 299.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 300 0.000128 2048 92 900 7168 56.0657 14.3311 12.4885 414.154 497.224 497.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1700 0.000512 4096 430 1675 33712 6.62141 139.944 209.365 355.976 356.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 0.001024 2048 190 1325 12880 1.37011 21.2029 52.4452 75.0597 75.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 6.4e-05 2048 150 6450 296704 35.2184 28.3658 4539.78 837.721 5441.2 5441.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1750 0.000512 2048 180 400 36928 3.97722 30.3675 201.843 236.23 236.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 0.001024 2048 235 550 16064 1.37046 18.1683 52.4318 72.0152 72.0712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1780 0.000256 2048 150 525 74816 7.05552 80.1211 209.531 296.751 296.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.001024 2048 160 400 15488 1.39376 12.7166 52.4737 66.6268 66.6745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 610 6.4e-05 4096 180 3975 174080 130.385 55.5938 3884.21 1675.45 5745.8 5745.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1120 0.000128 1024 340 650 113664 14.1831 6.8305 99.4732 217.774 338.419 338.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 300 0.000128 2048 92 900 10240 55.7683 14.3872 27.3262 417.676 515.348 515.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1700 0.000512 4096 430 1675 33792 6.61376 229.36 209.3 445.319 445.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 0.001024 2048 190 1325 12928 1.37635 34.9336 52.3829 88.7366 88.7909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 6.4e-05 2048 150 6450 296448 35.2262 28.4242 2873.3 838.623 3775.69 3775.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1750 0.000512 2048 180 400 36864 3.97738 20.5836 201.938 226.542 226.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 0.001024 2048 235 550 16000 1.37174 12.196 52.482 66.0924 66.1495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1780 0.000256 2048 150 525 74752 7.0697 53.6757 209.72 270.507 270.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.001024 2048 160 400 15360 1.3905 8.71219 52.3556 62.5014 62.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 610 6.4e-05 4096 180 3975 172032 130.603 55.5443 2527.13 1672.07 4385.51 4385.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1120 0.000128 1024 340 650 112640 14.2953 6.82646 66.0111 216.326 303.615 303.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 300 0.000128 2048 92 900 8192 56.2317 14.3377 15.4325 419.832 506.02 506.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1700 0.000512 4096 430 1675 33664 6.6089 149.674 209.146 365.473 365.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 0.001024 2048 190 1325 12800 1.36573 23.0096 52.2508 76.6679 76.7245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 6.4e-05 2048 150 6450 296640 35.3075 28.4895 4988.77 837.545 5890.23 5890.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1750 0.000512 2048 180 400 36936 3.97926 32.132 201.904 238.058 238.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 0.001024 2048 235 550 16056 1.37197 19.1788 52.441 73.0334 73.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1780 0.000256 2048 150 525 74808 7.08947 84.5554 209.569 301.258 301.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.001024 2048 160 400 15480 1.38854 13.4533 52.4839 67.3676 67.4164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 610 6.4e-05 4096 180 3975 173952 130.641 55.7223 4148.62 1675.01 6010.17 6010.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1120 0.000128 1024 340 650 114048 14.1842 6.84483 105.437 215.514 342.136 342.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 300 0.000128 2048 92 900 9216 55.6197 14.3093 26.4316 414.415 510.965 511.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1700 0.000512 4096 430 1675 33768 6.61443 245.503 209.251 461.413 461.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 0.001024 2048 190 1325 12960 1.37754 37.2278 52.4943 91.1433 91.1995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 6.4e-05 2048 150 6450 296640 35.1826 28.421 3574.23 837.752 4475.7 4475.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1750 0.000512 2048 180 400 36864 3.9807 23.2729 201.881 229.177 229.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 0.001024 2048 235 550 15984 1.36816 13.6909 52.6756 67.7783 67.8357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1780 0.000256 2048 150 525 74736 7.1041 60.6822 209.531 277.361 277.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.001024 2048 160 400 15408 1.38909 9.81315 52.473 63.716 63.7641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 610 6.4e-05 4096 180 3975 172800 130.095 55.5722 2947.78 1668.89 4802.5 4802.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1120 0.000128 1024 340 650 112896 14.072 6.82282 75.375 212.278 308.705 308.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 300 0.000128 2048 92 900 4608 55.9849 14.1908 10.0102 408.37 488.743 488.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1700 0.000512 4096 430 1675 33696 6.60944 175.758 209.212 391.625 391.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 0.001024 2048 190 1325 12816 1.36896 0 52.2945 53.674 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 6.4e-05 2048 150 6450 296640 35.2386 28.4312 4840.6 838.525 5742.9 5743.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1750 0.000512 2048 180 400 36960 3.98842 31.1341 202.061 237.227 237.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 0.001024 2048 235 550 16000 1.36618 18.6037 52.3528 72.3656 72.4214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1780 0.000256 2048 150 525 74800 7.07168 82.4492 209.719 299.282 299.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.001024 2048 160 400 15440 1.3865 13.1052 52.4362 66.9699 67.0186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 610 6.4e-05 4096 180 3975 174080 130.384 55.6576 4018.73 1676.84 5881.77 5881.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1120 0.000128 1024 340 650 113920 14.29 6.84237 103.294 216.385 340.962 341.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 300 0.000128 2048 92 900 10240 55.9629 14.3544 28.5055 419.464 518.47 518.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1700 0.000512 4096 430 1675 33760 6.61136 237.888 209.404 453.947 454.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 0.001024 2048 190 1325 12880 1.36518 0 55.9493 57.3235 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 6.4e-05 2048 150 6450 296320 35.191 28.3282 3390.56 838.834 4293.02 4293.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1750 0.000512 2048 180 400 36800 3.97242 22.2679 201.855 228.139 228.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1100 0.001024 2048 235 550 15840 1.36192 13.217 52.1538 66.7727 66.8317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1780 0.000256 2048 150 525 74720 7.06176 58.1111 209.747 274.961 275.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.001024 2048 160 400 15360 1.38659 9.25408 52.4431 63.1271 63.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 610 6.4e-05 4096 180 3975 174080 130.166 55.5899 2825.49 1677.49 4688.89 4689.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1120 0.000128 1024 340 650 110080 14.1801 6.79789 70.2973 213.122 304.555 304.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 300 0.000128 2048 92 900 5120 56.2552 14.3092 10.7418 412.857 494.354 494.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1700 0.000512 4096 430 1675 33600 6.5967 166.407 208.994 382.04 382.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 0.001024 2048 190 1325 12800 1.36704 0 52.3461 53.7222 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 6.4e-05 2048 150 6450 296448 35.1793 28.3667 5869.18 838.244 6771.1 6771.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1750 0.000512 2048 180 400 36864 3.96365 38.607 201.848 244.462 244.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 0.001024 2048 235 550 16032 1.3719 22.7711 52.4833 76.6667 76.7222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1780 0.000256 2048 150 525 74784 7.05766 100.471 209.731 317.302 317.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.001024 2048 160 400 15456 1.39005 15.8601 52.5191 69.8122 69.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 610 6.4e-05 4096 180 3975 173568 130.02 55.5818 4876.34 1675.53 6737.64 6737.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1120 0.000128 1024 340 650 113664 14.0978 6.8233 124.96 212.685 358.723 358.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 300 0.000128 2048 92 900 6144 56.0551 14.2722 21.1729 412.641 504.328 504.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1700 0.000512 4096 430 1675 33792 6.6145 289.799 209.667 506.123 506.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 0.001024 2048 190 1325 12864 1.36576 0 52.3355 53.7119 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 6.4e-05 2048 150 6450 295680 35.244 28.3321 3917 837.458 4818.15 4818.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1750 0.000512 2048 180 400 36672 3.95731 25.7088 201.589 231.3 231.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 0.001024 2048 235 550 15936 1.36586 15.0963 52.482 68.9883 69.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1780 0.000256 2048 150 525 74688 7.08278 67.2131 209.731 284.07 284.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.001024 2048 160 400 15360 1.39146 10.5964 52.523 64.5531 64.6015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 610 6.4e-05 4096 180 3975 172032 129.875 55.3677 3259.29 1666.47 5111.16 5111.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1120 0.000128 1024 340 650 110592 14.157 6.79936 82.2529 211.173 314.536 314.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 300 0.000128 2048 92 900 6144 56.1458 14.379 14.0894 412.899 497.701 497.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1700 0.000512 4096 430 1675 33600 6.6049 194.447 209.144 410.24 410.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 0.001024 2048 190 1325 12672 1.36163 29.1426 52.0826 82.6302 82.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 6.4e-05 2048 150 6450 296800 35.4181 28.4406 5896.87 838.975 6799.82 6799.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1750 0.000512 2048 180 400 36900 3.98214 38.9086 201.972 244.907 244.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 0.001024 2048 235 550 16000 1.36768 22.5607 52.4186 76.39 76.4463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1780 0.000256 2048 150 525 74800 7.20896 100.487 209.826 317.566 317.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.001024 2048 160 400 15400 1.38432 15.9749 52.394 69.7973 69.8454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 610 6.4e-05 4096 180 3975 174400 130.606 55.7622 4932.28 1676.91 6795.74 6795.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1120 0.000128 1024 340 650 113600 14.2113 6.85261 124.853 216.098 362.17 362.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 300 0.000128 2048 92 900 6400 56.1844 14.3428 22.0486 412.744 505.508 505.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1700 0.000512 4096 430 1675 33800 6.62314 291.127 209.774 507.568 507.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 0.001024 2048 190 1325 12900 1.37024 43.8399 52.4596 97.7146 97.7704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 6.4e-05 2048 150 6450 296000 35.3161 28.4782 3938.63 838.19 4840.73 4840.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1750 0.000512 2048 180 400 36800 3.98528 25.8724 201.971 231.871 231.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1100 0.001024 2048 235 550 15800 1.35984 15.1263 52.1441 68.673 68.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1780 0.000256 2048 150 525 74600 7.05123 67.584 209.555 284.233 284.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.001024 2048 160 400 15200 1.3809 10.7034 52.1257 64.2539 64.3017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 610 6.4e-05 4096 180 3975 172800 130.242 55.5418 3277.49 1667.58 5131.02 5131.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1120 0.000128 1024 340 650 112000 14.0615 6.81523 83.1258 213.395 317.554 317.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 300 0.000128 2048 92 900 6400 56.2025 14.3522 14.8896 413.015 498.645 498.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1700 0.000512 4096 430 1675 33600 6.60656 194.436 209.236 410.322 410.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 0.001024 2048 190 1325 12800 1.36934 29.4783 52.4605 83.3516 83.4089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 6.4e-05 2048 150 6450 296576 35.2301 28.4752 5717.68 838.527 6620.03 6620.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1750 0.000512 2048 180 400 36848 3.96736 37.1394 201.861 243.015 243.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 0.001024 2048 235 550 16016 1.36976 22.1267 52.4864 76.0267 76.0853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1780 0.000256 2048 150 525 74704 7.05542 97.6614 209.572 314.333 314.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.001024 2048 160 400 15344 1.38848 15.547 52.2695 69.2485 69.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 610 6.4e-05 4096 180 3975 173824 130.181 55.6651 4737.07 1675.46 6598.56 6598.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1120 0.000128 1024 340 650 114688 14.1583 6.8431 122.543 215.853 359.556 359.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 300 0.000128 2048 92 900 7168 56.0726 14.3319 23.9071 414.099 508.604 508.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1700 0.000512 4096 430 1675 33712 6.61709 280.575 209.339 496.575 496.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 0.001024 2048 190 1325 12880 1.36806 42.3567 52.4348 96.2034 96.2601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 6.4e-05 2048 150 6450 295680 35.2171 28.3048 3736.17 837.639 4637.44 4637.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1750 0.000512 2048 180 400 36736 3.97107 24.2508 201.861 230.126 230.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 0.001024 2048 235 550 15904 1.36982 14.252 52.4902 68.1548 68.2107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1780 0.000256 2048 150 525 74592 7.06909 63.7112 209.572 280.395 280.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.001024 2048 160 400 15232 1.38438 9.92461 52.2737 63.6244 63.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 610 6.4e-05 4096 180 3975 172032 131.079 55.6023 3066.05 1675.06 4927.97 4928.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1120 0.000128 1024 340 650 111104 14.1769 6.81936 78.0559 214.721 313.927 314.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 300 0.000128 2048 92 900 0 14.2952 0.004864 404.722 419.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1700 0.000512 4096 430 1675 33600 20.9148 182.795 614.062 817.899 398.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 0.001024 2048 190 1325 12768 1.37056 27.6983 52.4339 81.545 81.6026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 6.4e-05 2048 150 6450 296160 35.3321 28.4197 5529.7 837.163 6430.73 6430.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1750 0.000512 2048 180 400 36840 3.9665 35.8502 201.773 241.633 241.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 0.001024 2048 235 550 15960 1.36806 21.4605 52.3113 75.181 75.2379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1780 0.000256 2048 150 525 74760 7.05741 94.2569 209.569 310.927 310.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.001024 2048 160 400 15360 1.38461 15.0796 52.2854 68.7934 68.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 610 6.4e-05 4096 180 3975 172800 130.442 55.6116 4550.19 1668.98 6405.39 6405.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1120 0.000128 1024 340 650 113280 14.2579 6.84646 117.358 217.976 356.592 356.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 300 0.000128 2048 92 900 7680 55.8784 14.2921 24.8322 412.404 507.595 507.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1700 0.000512 4096 430 1675 33720 6.61267 271.063 209.246 486.964 487.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 0.001024 2048 190 1325 12840 1.36806 0 52.5394 53.9156 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 6.4e-05 2048 150 6450 295680 35.2583 28.3505 3660.73 838.197 4562.66 4562.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1750 0.000512 2048 180 400 36720 3.96976 24.2716 201.862 230.147 230.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 0.001024 2048 235 550 15840 1.3633 14.152 52.3571 67.9126 67.9709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1780 0.000256 2048 150 525 74640 7.09763 62.5808 209.75 279.472 279.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.001024 2048 160 400 15120 1.3752 9.64934 52.0092 63.0757 63.1234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 610 6.4e-05 4096 180 3975 172800 130.271 55.5972 3039.53 1671.68 4897.24 4897.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1120 0.000128 1024 340 650 111360 14.0986 6.80755 77.1202 213.697 311.884 312.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 300 0.000128 2048 92 900 7680 55.7493 14.2754 16.6914 413.078 499.984 500.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1700 0.000512 4096 430 1675 33600 6.60752 180.456 209.431 396.538 396.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 0.001024 2048 190 1325 12720 1.36589 0 52.3448 53.7202 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 6.4e-05 2048 150 6450 296448 35.2211 28.3116 5287.1 838.648 6189.4 6189.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1750 0.000512 2048 180 400 36864 3.97798 34.6197 201.933 240.573 240.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 0.001024 2048 235 550 16000 1.37562 20.3996 52.48 74.2966 74.3533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1780 0.000256 2048 150 525 74752 7.06525 89.956 209.722 306.787 306.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.001024 2048 160 400 15360 1.38285 14.3866 52.3476 68.1597 68.2082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 610 6.4e-05 4096 180 3975 172032 130.567 55.5395 4348.21 1671.62 6206.1 6206.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1120 0.000128 1024 340 650 112640 14.2948 6.82794 111.521 216.337 349.132 349.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 300 0.000128 2048 92 900 8192 56.3123 14.3492 25.4296 418.22 514.497 514.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1700 0.000512 4096 430 1675 33664 6.5961 258.58 209.155 474.375 474.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 0.001024 2048 190 1325 12800 1.36554 39.0267 52.2543 92.69 92.7463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 6.4e-05 2048 150 6450 294912 35.166 28.3266 3730.66 835.719 4629.99 4630.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1750 0.000512 2048 180 400 36608 3.95539 24.3978 201.515 229.913 229.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 0.001024 2048 235 550 15872 1.37181 14.4644 52.4443 68.3246 68.3817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1780 0.000256 2048 150 525 74496 7.04138 63.3938 209.247 279.727 279.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.001024 2048 160 400 15104 1.3769 9.71853 51.985 63.125 63.1747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 610 6.4e-05 4096 180 3975 172032 130.739 55.5598 3107.34 1671.24 4965.06 4965.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1120 0.000128 1024 340 650 110592 14.5015 6.83008 77.593 215.352 314.431 314.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 300 0.000128 2048 92 900 8192 56.3421 14.3526 17.8111 418.297 506.994 507.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1700 0.000512 4096 430 1675 33536 6.59661 184.518 209.013 400.171 400.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 0.001024 2048 190 1325 12544 1.35712 26.8123 51.8786 80.0893 80.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1630 6.4e-05 2048 150 6432 296832 35.2563 28.3904 3868.06 838.914 4770.74 4770.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1750 0.000512 2048 180 416 36928 3.98499 25.4472 202.084 231.562 231.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1100 0.001024 2048 235 544 16128 1.37075 14.5662 52.4841 68.4633 68.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1780 0.000256 2048 150 544 74752 7.05536 67.8876 209.836 284.823 284.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 830 0.001024 2048 160 416 15360 1.3959 18.4548 52.5322 72.4262 72.4726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 610 6.4e-05 4096 180 3968 175616 129.675 55.5824 3227.99 1677.14 5090.56 5090.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1120 0.000128 1024 340 640 115200 14.1405 6.83008 96.6384 219.439 337.204 337.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 300 0.000128 2048 92 896 5120 56.8617 14.3417 18.2929 418.056 507.755 507.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1700 0.000512 4096 430 1664 33888 6.62221 188.445 209.699 404.81 404.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 0.001024 2048 190 1344 12896 1.37392 28.4688 52.5271 82.4127 82.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1630 6.4e-05 2048 150 6432 296704 35.2307 28.303 2486.98 838.581 3389.2 3389.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1750 0.000512 2048 180 416 36864 3.97341 16.7542 201.991 222.758 222.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1100 0.001024 2048 235 544 16064 1.36634 9.54163 52.3858 63.3375 63.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1780 0.000256 2048 150 544 74688 7.04717 44.0909 209.715 260.899 260.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 830 0.001024 2048 160 416 15296 1.39184 18.3685 52.4431 72.2444 72.2906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 610 6.4e-05 4096 180 3968 175104 130.004 55.6022 2072.73 1676.96 3935.46 3935.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1120 0.000128 1024 340 640 114688 14.1204 6.8303 74.1521 215.786 311.043 311.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 300 0.000128 2048 92 896 4096 57.213 14.3676 15.0609 418.098 504.937 505.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1700 0.000512 4096 430 1664 33856 6.62608 121.551 209.677 337.898 337.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 0.001024 2048 190 1344 12864 1.3737 18.7006 52.5101 72.6272 72.6817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1630 6.4e-05 2048 150 6432 296640 35.3938 28.375 3946.24 837.922 4848.05 4848.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1750 0.000512 2048 180 416 36920 3.99005 26.3537 201.987 232.377 232.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1100 0.001024 2048 235 544 16120 1.36835 14.8256 52.4385 68.6753 68.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1780 0.000256 2048 150 544 74720 7.13091 69.1652 209.602 285.944 286.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 830 0.001024 2048 160 416 15360 1.39702 19.4899 52.5128 73.443 73.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 610 6.4e-05 4096 180 3968 176000 130.002 55.7061 3310.16 1675.99 5172.03 5172.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1120 0.000128 1024 340 640 115200 14.1977 6.8448 83.3107 216.82 321.332 321.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 300 0.000128 2048 92 896 5120 57.2728 14.4343 19.5528 419.365 510.813 510.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1700 0.000512 4096 430 1664 33880 6.63347 192.787 209.529 408.995 409.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 0.001024 2048 190 1344 12880 1.37213 29.2389 52.4552 83.11 83.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1630 6.4e-05 2048 150 6432 296640 35.2587 28.3566 2544.74 837.936 3446.41 3446.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1750 0.000512 2048 180 416 36880 3.98746 17.2494 201.987 223.266 223.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1100 0.001024 2048 235 544 16080 1.36739 9.74045 52.4247 63.5751 63.6338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1780 0.000256 2048 150 544 74640 7.05331 44.4945 209.443 261.032 261.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 830 0.001024 2048 160 416 15280 1.39184 19.1575 52.3919 72.9836 73.0319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 610 6.4e-05 4096 180 3968 175360 129.896 55.6749 2125.14 1676.38 3987.25 3987.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1120 0.000128 1024 340 640 115200 14.1681 6.84074 66.8069 217.483 305.459 305.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 300 0.000128 2048 92 896 5120 57.1244 14.4139 18.7317 419.139 509.588 509.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1700 0.000512 4096 430 1664 33840 6.6168 123.678 209.489 339.829 339.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 0.001024 2048 190 1344 12800 1.3703 18.9071 52.3394 72.6603 72.7142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 6.4e-05 2048 150 6432 296640 35.2542 28.3615 4273.86 837.979 5175.57 5175.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1750 0.000512 2048 180 416 36912 3.98093 28.9925 201.983 234.999 235.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 0.001024 2048 235 544 16128 1.37274 16.1219 52.4718 70.0098 70.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1780 0.000256 2048 150 544 74736 7.05274 75.18 209.617 291.895 291.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.001024 2048 160 416 15312 1.39469 11.9255 52.3931 65.758 65.8065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 610 6.4e-05 4096 180 3968 175104 129.749 55.6478 3558.45 1673.53 5417.55 5417.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1120 0.000128 1024 340 640 114432 14.1761 6.83597 90.1164 214.674 325.961 326.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 300 0.000128 2048 92 896 4608 56.9548 14.379 12.0389 416.313 499.875 500.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1700 0.000512 4096 430 1664 33888 6.6295 208.862 209.586 425.125 425.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 0.001024 2048 190 1344 12864 1.37216 32.0061 52.4233 85.8446 85.9013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1630 6.4e-05 2048 150 6432 296448 35.162 28.4514 2736.39 838.303 3638.43 3638.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1750 0.000512 2048 180 416 36864 3.98723 18.946 202.07 225.047 225.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1100 0.001024 2048 235 544 16032 1.36602 10.5028 52.3848 64.2968 64.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1780 0.000256 2048 150 544 74688 7.05891 48.4127 209.797 265.313 265.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 830 0.001024 2048 160 416 15264 1.38854 21.7346 52.4431 75.6069 75.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 610 6.4e-05 4096 180 3968 175104 129.499 55.5832 2272.92 1675.14 4133.31 4133.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1120 0.000128 1024 340 640 113664 14.0947 6.83213 57.9537 214.809 293.844 293.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 300 0.000128 2048 92 896 3072 56.7613 14.2706 13.958 412.683 497.859 498.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1700 0.000512 4096 430 1664 33792 6.61709 133.493 209.505 349.663 349.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 0.001024 2048 190 1344 12768 1.36374 20.609 52.3359 74.3527 74.4117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 6.4e-05 2048 150 6432 296576 35.3724 28.4309 4204.11 837.676 5105.71 5105.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1750 0.000512 2048 180 416 36904 3.98646 28.2357 201.977 234.244 234.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 0.001024 2048 235 544 16128 1.37482 16.0307 52.5034 69.9532 70.0121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1780 0.000256 2048 150 544 74704 7.05834 74.206 209.563 290.872 290.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.001024 2048 160 416 15344 1.39062 11.8675 52.5049 65.8066 65.8545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 610 6.4e-05 4096 180 3968 174720 130.286 55.7181 3486.39 1673.9 5346.48 5346.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1120 0.000128 1024 340 640 114688 14.1892 6.84646 89.145 217.871 328.208 328.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 300 0.000128 2048 92 896 5376 57.1374 14.3729 13.7467 418.408 503.852 504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1700 0.000512 4096 430 1664 33880 6.62374 205.163 209.597 421.43 421.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 0.001024 2048 190 1344 12880 1.37626 31.6862 52.4892 85.5941 85.6539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 6.4e-05 2048 150 6432 296576 35.2215 28.3578 2688.26 837.829 3589.78 3589.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1750 0.000512 2048 180 416 36848 3.98314 18.1535 201.986 224.165 224.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 0.001024 2048 235 544 16016 1.36461 10.3786 52.3467 64.1331 64.1889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1780 0.000256 2048 150 544 74592 7.05222 47.7737 209.412 264.28 264.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.001024 2048 160 416 15232 1.38614 7.66976 52.353 61.4519 61.4994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 610 6.4e-05 4096 180 3968 173824 130.21 55.6772 2225.35 1673.1 4084.49 4084.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1120 0.000128 1024 340 640 114688 14.1584 6.84032 57.5823 216.863 295.599 295.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 300 0.000128 2048 92 896 3584 56.8457 14.2988 7.00835 413.762 492.103 492.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1700 0.000512 4096 430 1664 33824 6.62771 131.55 209.589 347.812 347.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 0.001024 2048 190 1344 12768 1.36467 20.2005 52.3386 73.9458 74.0024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1630 6.4e-05 2048 150 6432 295680 35.3874 28.4221 2196.17 837.404 3097.5 3097.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1750 0.000512 2048 180 416 36792 3.98394 15.0405 202.07 221.139 221.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1100 0.001024 2048 235 544 15960 1.36512 8.59696 52.3932 62.3975 62.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1780 0.000256 2048 150 544 74592 7.0977 39.6275 209.714 256.481 256.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 830 0.001024 2048 160 416 15120 1.38029 20.1216 52.2398 73.7814 73.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 610 6.4e-05 4096 180 3968 174720 130.346 55.7385 1836.4 1674.63 3697.28 3697.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1120 0.000128 1024 340 640 112896 14.3686 6.8416 46.9345 235.027 303.321 303.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 300 0.000128 2048 92 896 5376 57.2145 14.3913 21.0853 419.026 511.906 512.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1700 0.000512 4096 430 1664 33768 6.62288 107.921 209.745 324.333 324.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 0.001024 2048 190 1344 12768 1.36966 16.5524 52.5277 70.4924 70.5495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 6.4e-05 2048 150 6432 296704 35.2394 28.4426 4085.24 838.01 4987.05 4987.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1750 0.000512 2048 180 416 36864 3.97872 28.9153 201.913 234.847 234.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 0.001024 2048 235 544 16064 1.3648 16.2508 52.3508 70.0092 70.0651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1780 0.000256 2048 150 544 74688 7.05005 75.735 209.571 292.4 292.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.001024 2048 160 416 15296 1.39059 11.9969 52.4055 65.8358 65.8821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 610 6.4e-05 4096 180 3968 175104 129.949 55.5931 3534.17 1675.88 5395.77 5395.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1120 0.000128 1024 340 640 114688 14.112 6.82752 90.6186 216.016 327.729 327.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 300 0.000128 2048 92 896 4096 57.2026 14.3482 10.8315 417.814 500.387 500.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1700 0.000512 4096 430 1664 33856 6.61629 205.96 209.547 422.169 422.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 0.001024 2048 190 1344 12864 1.3728 32.0512 52.4757 85.9424 86.0016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 6.4e-05 2048 150 6432 296448 35.2468 28.3865 2610.09 838.058 3511.9 3512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1750 0.000512 2048 180 416 36736 3.96854 19.697 201.731 225.437 225.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 0.001024 2048 235 544 16000 1.36602 11.2108 52.3403 64.9598 65.0175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1780 0.000256 2048 150 544 74624 7.0615 51.5846 209.546 268.235 268.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.001024 2048 160 416 15232 1.38496 8.23734 52.3959 62.0629 62.1097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 610 6.4e-05 4096 180 3968 174080 129.704 55.5643 2362.59 1670.43 4218.45 4218.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1120 0.000128 1024 340 640 114688 14.1024 6.83098 61.4033 215.233 297.727 297.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 300 0.000128 2048 92 896 4096 57.21 14.3863 8.16669 417.927 497.869 498.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1700 0.000512 4096 430 1664 33792 6.62272 137.267 209.504 353.435 353.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 0.001024 2048 190 1344 12800 1.37165 21.5868 52.4642 75.4641 75.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 6.4e-05 2048 150 6432 295680 35.265 28.5532 2179.4 836.84 3080.17 3080.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1750 0.000512 2048 180 416 36672 3.96288 16.4129 201.731 222.15 222.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1100 0.001024 2048 235 544 15936 1.36813 9.27702 52.353 63.0395 63.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1780 0.000256 2048 150 544 74496 7.0504 42.8029 209.365 259.259 259.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.001024 2048 160 416 15168 1.39264 7.12365 52.3978 60.9566 61.0058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 610 6.4e-05 4096 180 3968 172032 129.876 55.3638 1922.89 1665.3 3773.59 3773.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1120 0.000128 1024 340 640 110592 14.1419 6.79744 49.2812 214.165 284.537 284.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 300 0.000128 2048 92 896 0 14.2763 0.004672 412.544 426.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1700 0.000512 4096 430 1664 33600 20.8664 113.56 621.363 755.913 329.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 0.001024 2048 190 1344 12672 1.36269 17.794 52.298 71.4984 71.5539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 6.4e-05 2048 150 6432 296352 35.3189 28.4758 6054.57 837.673 6956.15 6956.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1750 0.000512 2048 180 416 36864 3.97837 40.7286 201.933 246.684 246.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 0.001024 2048 235 544 16056 1.36771 23.0687 52.3541 76.8332 76.8895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1780 0.000256 2048 150 544 74664 7.05232 107.018 209.524 323.635 323.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.001024 2048 160 416 15264 1.38259 16.9029 52.3384 70.6673 70.7154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 610 6.4e-05 4096 180 3968 175104 130.145 55.7075 5030.93 1675.29 6892.24 6892.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1120 0.000128 1024 340 640 114048 14.173 6.84602 127.585 215.303 364.059 364.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 300 0.000128 2048 92 896 2304 57.3233 14.3326 9.00339 414.404 495.255 495.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1700 0.000512 4096 430 1664 33840 6.61942 295.954 209.487 512.105 512.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 0.001024 2048 190 1344 12816 1.36602 45.2986 52.3698 99.0768 99.1319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 6.4e-05 2048 150 6432 296064 35.2475 28.3826 3821.95 838.548 4724.25 4724.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1750 0.000512 2048 180 416 36720 3.96346 26.0627 201.816 231.883 231.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 0.001024 2048 235 544 15984 1.36208 14.4323 52.3914 68.2293 68.2877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1780 0.000256 2048 150 544 74592 7.05126 66.9125 209.697 283.705 283.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.001024 2048 160 416 15120 1.38035 10.7581 52.1848 64.3654 64.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 610 6.4e-05 4096 180 3968 172800 130.124 55.5542 3202.39 1670.71 5058.95 5059.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1120 0.000128 1024 340 640 112896 14.0657 6.82061 81.0267 212.521 314.593 314.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 300 0.000128 2048 92 896 0 14.3283 0.00512 408.685 423.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1700 0.000512 4096 430 1664 33696 20.9335 191.218 617.959 830.239 407.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 0.001024 2048 190 1344 12672 1.36211 28.6405 52.2145 82.2608 82.3173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 6.4e-05 2048 150 6432 295488 35.3628 28.3533 3147.87 837.977 4049.68 4049.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1750 0.000512 2048 180 416 36720 3.99101 21.8479 202.013 227.894 227.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 0.001024 2048 235 544 15768 1.35539 12.0898 52.0067 65.4944 65.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1780 0.000256 2048 150 544 74520 7.04762 55.5684 209.692 272.349 272.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.001024 2048 160 416 15120 1.38237 8.93885 52.3817 62.7455 62.7957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 610 6.4e-05 4096 180 3968 172800 130.511 55.661 2613.02 1671.11 4470.46 4470.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1120 0.000128 1024 340 640 114048 14.2029 6.84867 68.045 215.204 304.456 304.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 300 0.000128 2048 92 896 0 14.22 0.005536 408.869 423.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1700 0.000512 4096 430 1664 33696 20.8368 155.241 631.025 807.228 384.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 0.001024 2048 190 1344 12528 1.35782 23.04 52.0233 76.4643 76.5197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 6.4e-05 2048 150 6432 296640 35.2312 28.3628 5659.16 837.717 6560.59 6560.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1750 0.000512 2048 180 416 36880 3.99005 38.9614 201.968 244.963 245.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 0.001024 2048 235 544 16080 1.3689 21.7064 52.4179 75.5345 75.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1780 0.000256 2048 150 544 74640 7.05331 99.8267 209.406 316.328 316.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.001024 2048 160 416 15280 1.38973 15.7245 52.3814 69.5412 69.5879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 610 6.4e-05 4096 180 3968 175360 129.853 55.6626 4752.74 1675.25 6613.67 6613.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1120 0.000128 1024 340 640 115200 14.1525 6.84442 120.411 219.305 360.865 360.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 300 0.000128 2048 92 896 5120 57.1775 14.3852 17.1155 419.059 507.921 508.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1700 0.000512 4096 430 1664 33840 6.62445 277.715 209.453 493.833 493.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 0.001024 2048 190 1344 12800 1.36698 42.5102 52.3243 96.2457 96.3052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 6.4e-05 2048 150 6432 296320 35.1878 28.3218 3800.17 838.296 4702.09 4702.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1750 0.000512 2048 180 416 36800 3.99651 25.8711 201.991 231.903 231.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 0.001024 2048 235 544 16000 1.36608 14.4629 52.4351 68.3062 68.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1780 0.000256 2048 150 544 74560 7.05587 66.9631 209.48 283.542 283.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.001024 2048 160 416 15200 1.39002 10.8073 52.402 64.6431 64.6903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 610 6.4e-05 4096 180 3968 174080 130.152 55.5962 3168.14 1676.29 5030.34 5030.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1120 0.000128 1024 340 640 112640 13.9532 6.80141 79.0696 212.98 312.964 313.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 300 0.000128 2048 92 896 0 14.2674 0.004256 412.504 426.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1700 0.000512 4096 430 1664 33760 20.8865 186.817 622.032 829.861 403.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 0.001024 2048 190 1344 12640 1.36192 28.5266 52.1303 82.061 82.1177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 6.4e-05 2048 150 6432 295680 35.2585 28.3811 3161.99 838.193 4063.95 4064.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1750 0.000512 2048 180 416 36720 3.9895 21.8276 202.07 227.931 227.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 0.001024 2048 235 544 15840 1.35782 12.1795 52.2583 65.837 65.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1780 0.000256 2048 150 544 74400 7.03741 55.8817 209.412 272.376 272.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.001024 2048 160 416 15120 1.38768 9.15312 52.4349 63.0181 63.0679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 610 6.4e-05 4096 180 3968 172800 130.223 55.5868 2649.1 1671.15 4506.23 4506.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1120 0.000128 1024 340 640 111360 14.11 6.8023 65.8133 211.608 298.493 298.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 300 0.000128 2048 92 896 0 14.3262 0.00528 413.013 427.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1700 0.000512 4096 430 1664 33600 20.9412 156.356 622.27 799.7 372.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 0.001024 2048 190 1344 12480 1.3569 23.6753 52.1712 77.2472 77.3059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 6.4e-05 2048 150 6432 296448 35.1542 28.3224 5355.03 838.148 6256.77 6256.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1750 0.000512 2048 180 416 36864 3.98896 36.1083 202.056 242.195 242.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 0.001024 2048 235 544 16032 1.36726 20.3972 52.3794 74.1858 74.2443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1780 0.000256 2048 150 544 74688 7.06442 94.539 209.756 311.402 311.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.001024 2048 160 416 15264 1.38851 15.0093 52.4273 68.8668 68.9145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 610 6.4e-05 4096 180 3968 175104 129.484 55.6004 4458.62 1674.05 6317.92 6318.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1120 0.000128 1024 340 640 113664 14.098 6.81984 112.883 214.767 348.722 348.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000128 2048 92 896 3072 56.7637 14.3258 10.6152 416.619 498.515 498.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1700 0.000512 4096 430 1664 33792 6.61504 261.645 209.461 477.765 477.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 0.001024 2048 190 1344 12768 1.36397 40.1845 52.3275 93.9183 93.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 6.4e-05 2048 150 6432 295680 35.2264 28.2972 3457.44 837.445 4358.52 4358.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1750 0.000512 2048 180 416 36672 3.97264 23.7896 201.808 229.613 229.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 0.001024 2048 235 544 15936 1.36806 13.3092 52.3807 67.0995 67.1539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1780 0.000256 2048 150 544 74496 7.04678 61.5929 209.511 278.192 278.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.001024 2048 160 416 15168 1.38845 10.0119 52.4324 63.8752 63.9227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 610 6.4e-05 4096 180 3968 172032 129.899 55.3813 2861.46 1666.43 4713.34 4713.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1120 0.000128 1024 340 640 110592 14.161 6.80266 71.9597 211.163 304.241 304.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 300 0.000128 2048 92 896 0 14.2711 0.006016 412.834 427.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1700 0.000512 4096 430 1664 33600 20.8618 169.249 621.792 812.027 384.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 0.001024 2048 190 1344 12672 1.36192 25.8396 52.3302 79.5732 79.6303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 6.4e-05 2048 150 6432 296064 35.2132 28.3525 3018.79 838.784 3921.26 3921.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1750 0.000512 2048 180 416 36576 3.96934 20.422 201.807 226.244 226.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 0.001024 2048 235 544 15840 1.36723 11.5077 52.3829 65.3015 65.3604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1780 0.000256 2048 150 544 74304 7.05536 53.4537 209.814 270.368 270.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.001024 2048 160 416 14976 1.38086 8.22477 52.1748 61.8249 61.8748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 610 6.4e-05 4096 180 3968 170496 129.497 55.1518 2450.74 1658.95 4294.51 4294.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1120 0.000128 1024 340 640 110592 13.9201 7.11818 62.3891 210.721 294.314 294.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 6.4e-05 2048 150 6432 296400 35.4505 28.3935 5271.42 838.183 6173.57 6173.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1750 0.000512 2048 180 416 36800 3.97139 35.9647 201.827 241.807 241.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 0.001024 2048 235 544 16000 1.36378 19.9885 52.2676 73.6639 73.7214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1780 0.000256 2048 150 544 74600 7.0471 92.8416 209.398 309.329 309.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.001024 2048 160 416 15300 1.39264 14.8687 52.501 68.806 68.8527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 610 6.4e-05 4096 180 3968 174400 130.616 55.7486 4378.34 1674.05 6238.92 6239.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1120 0.000128 1024 340 640 113600 14.2128 6.8489 110.779 215.892 347.891 348.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 300 0.000128 2048 92 896 3200 57.0532 14.3483 10.9819 412.346 494.915 495.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1700 0.000512 4096 430 1664 33800 6.61574 257.494 209.407 473.563 473.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 0.001024 2048 190 1344 12800 1.37123 39.7106 54.3255 95.4491 95.5085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 6.4e-05 2048 150 6432 296000 35.3259 28.5294 3672.19 838.069 4574.23 4574.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1750 0.000512 2048 180 416 36600 3.96032 25.1722 201.645 230.821 230.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 0.001024 2048 235 544 15800 1.35443 13.8274 52.0415 67.2674 67.3239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1780 0.000256 2048 150 544 74400 7.19114 64.5011 209.305 281.043 281.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.001024 2048 160 416 15200 1.39043 10.351 52.5463 64.3303 64.3779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 610 6.4e-05 4096 180 3968 172800 130.239 55.538 3061.7 1667.38 4915.02 4915.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1120 0.000128 1024 340 640 112000 14.0559 6.81677 76.8375 213.382 311.25 311.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 300 0.000128 2048 92 896 0 14.3974 0.006144 412.904 427.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1700 0.000512 4096 430 1664 33600 20.9924 180.429 621.943 823.489 396.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 0.001024 2048 190 1344 12600 1.3631 27.1418 52.1663 80.7135 80.7711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 6.4e-05 2048 150 6432 295200 35.4896 28.3955 3031.84 845.857 3941.7 3941.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1750 0.000512 2048 180 416 36600 3.98483 20.8629 203.854 228.745 228.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 0.001024 2048 235 544 15600 1.34451 11.6572 52.235 65.2804 65.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1780 0.000256 2048 150 544 74400 7.04496 53.9306 211.771 272.788 272.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.001024 2048 160 416 15000 1.37894 8.61997 52.7423 62.784 62.8326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 610 6.4e-05 4096 180 3968 172800 131.578 55.7548 2523.82 1692.39 4403.7 4403.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1120 0.000128 1024 340 640 110400 14.252 6.8183 63.5302 216.094 300.857 300.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 300 0.000128 2048 92 896 0 14.4672 0.004704 416.875 431.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1700 0.000512 4096 430 1664 33600 21.0884 148.434 628.321 797.97 366.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 0.001024 2048 190 1344 12600 1.36602 22.8854 52.9018 77.196 77.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 6.4e-05 2048 150 6432 296576 35.2238 28.457 5154.56 838.544 6056.9 6057.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1750 0.000512 2048 180 416 36848 3.98746 34.8806 202.07 240.984 241.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 0.001024 2048 235 544 16016 1.37011 19.5604 52.3897 73.3628 73.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1780 0.000256 2048 150 544 74592 7.2855 90.9642 209.584 307.879 307.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.001024 2048 160 416 15232 1.38582 14.17 52.394 67.9921 68.0387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 610 6.4e-05 4096 180 3968 173824 130.111 55.6556 4284.45 1689.57 6159.96 6160.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1120 0.000128 1024 340 640 114688 14.1632 6.83744 109.314 213.755 344.223 344.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 300 0.000128 2048 92 896 3584 56.886 14.3629 11.7202 414.163 497.327 497.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1700 0.000512 4096 430 1664 33824 6.62314 253.906 209.766 470.339 470.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 0.001024 2048 190 1344 12768 1.3711 38.5946 52.3815 92.3899 92.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 6.4e-05 2048 150 6432 295680 35.1901 28.3238 3575.33 837.715 4476.67 4476.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1750 0.000512 2048 180 416 36736 3.98835 24.3648 202.08 230.476 230.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 0.001024 2048 235 544 15904 1.36806 13.611 52.3938 67.4147 67.4734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1780 0.000256 2048 150 544 74368 7.05456 63.2832 209.31 279.69 279.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.001024 2048 160 416 15008 1.37699 9.85293 52.0975 63.3713 63.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 610 6.4e-05 4096 180 3968 172032 131.085 55.5848 2961.81 1675.29 4823.94 4824.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1120 0.000128 1024 340 640 111104 14.1837 6.81341 74.4673 214.734 310.354 310.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 300 0.000128 2048 92 896 0 14.1906 0.00432 404.759 419.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1700 0.000512 4096 430 1664 33600 20.7934 175.025 613.939 809.888 390.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 0.001024 2048 190 1344 12544 1.35776 26.0628 52.0841 79.5483 79.6038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 6.4e-05 2048 150 6432 295680 35.2528 28.326 2939.28 837.242 3840.22 3840.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1750 0.000512 2048 180 416 36624 3.98886 19.9879 201.984 226.005 226.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 0.001024 2048 235 544 15792 1.37011 11.2607 52.3441 65.0184 65.0755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1780 0.000256 2048 150 544 74256 7.04102 52.4698 209.115 268.669 268.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.001024 2048 160 416 14784 1.37226 8.42586 51.7477 61.592 61.6419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 610 6.4e-05 4096 180 3968 172032 131.259 55.6605 2429.14 1674.27 4290.49 4290.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1120 0.000128 1024 340 640 112896 14.3635 6.84605 62.2523 215.047 298.667 298.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 300 0.000128 2048 92 896 0 14.5039 0.005536 404.686 419.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1700 0.000512 4096 430 1664 33600 21.1262 144.185 614.276 779.718 360.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 0.001024 2048 190 1344 12432 1.35754 21.7312 52.0369 75.1692 75.2252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 6.4e-05 2048 150 6432 296160 35.3482 28.3689 5037.81 837.169 5938.82 5938.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1750 0.000512 2048 180 416 36840 3.9895 34.1081 201.976 240.117 240.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 0.001024 2048 235 544 15960 1.35987 19.1496 52.2134 72.7659 72.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1780 0.000256 2048 150 544 74640 7.17066 88.5905 209.669 305.475 305.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.001024 2048 160 416 15240 1.38736 14.0635 52.3964 67.8891 67.9377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 610 6.4e-05 4096 180 3968 174720 129.681 55.6319 4244.37 1668.98 6098.83 6099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1120 0.000128 1024 340 640 113280 14.2718 6.8431 104.185 214.836 340.299 340.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 32 300 0.000128 2048 92 896 0 14.3135 0.004096 412.409 426.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1700 0.000512 4096 430 1664 33720 20.9204 248.475 621.516 891.041 464.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 0.001024 2048 190 1344 12720 1.36736 37.1896 52.2308 90.8289 90.8882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 6.4e-05 2048 150 6432 295680 35.2592 28.3342 3588.81 837.287 4489.81 4489.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1750 0.000512 2048 180 416 36720 3.99187 24.3126 201.961 230.309 230.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 0.001024 2048 235 544 15840 1.36067 13.87 52.1974 67.4732 67.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1780 0.000256 2048 150 544 74400 7.07994 63.6371 209.188 279.949 280.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.001024 2048 160 416 15120 1.38445 10.457 52.38 64.2627 64.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 610 6.4e-05 4096 180 3968 172800 130.205 55.5963 2960.9 1669.22 4816.08 4816.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1120 0.000128 1024 340 640 111360 14.106 6.80755 74.5046 212.438 308.01 308.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 300 0.000128 2048 92 896 0 14.295 0.005792 412.564 426.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1700 0.000512 4096 430 1664 33600 20.9097 175.798 621.681 818.513 391.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 0.001024 2048 190 1344 12480 1.35293 26.8392 51.8994 80.1349 80.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 6.4e-05 2048 150 6432 295200 35.2806 28.3891 2974.94 836.038 3874.76 3874.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1750 0.000512 2048 180 416 36360 3.94445 20.6405 200.386 225.017 225.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 0.001024 2048 235 544 15480 1.34986 11.2351 51.6186 64.2446 64.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1780 0.000256 2048 150 544 74160 7.03898 52.7994 209.118 269 269.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.001024 2048 160 416 14760 1.37014 8.27731 51.7995 61.4879 61.5361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 610 6.4e-05 4096 180 3968 172800 130.536 55.6649 2492.88 1671.85 4351.1 4351.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1120 0.000128 1024 340 640 109440 14.6232 6.84851 61.211 217.285 300.129 300.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 6.4e-05 2048 150 6432 296448 35.2404 28.3179 5066.98 838.058 5968.72 5968.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1750 0.000512 2048 180 416 36736 3.96083 33.8142 201.734 239.553 239.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 0.001024 2048 235 544 16000 1.36602 19.4977 52.3447 73.2516 73.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1780 0.000256 2048 150 544 74624 7.05338 89.417 209.543 306.058 306.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.001024 2048 160 416 15232 1.3865 14.0891 52.3974 67.9163 67.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 610 6.4e-05 4096 180 3968 174080 129.732 55.5663 4193.8 1671.9 6051.17 6051.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1120 0.000128 1024 340 640 114688 14.1072 6.8249 107.886 214.086 343.062 343.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 300 0.000128 2048 92 896 4096 57.2275 14.4698 13.3113 417.994 503.195 503.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1700 0.000512 4096 430 1664 33792 6.62173 248.334 209.504 464.505 464.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 0.001024 2048 190 1344 12800 1.36845 37.9874 52.4742 91.8737 91.9327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 6.4e-05 2048 150 6432 294912 35.1648 28.373 3421.96 836.189 4321.81 4321.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1750 0.000512 2048 180 416 36608 3.96902 23.4107 201.805 229.231 229.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 0.001024 2048 235 544 15872 1.36227 13.2164 52.3785 67.002 67.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1780 0.000256 2048 150 544 74496 7.04874 60.6577 209.679 277.429 277.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.001024 2048 160 416 15104 1.38854 9.90797 52.43 63.77 63.8192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 610 6.4e-05 4096 180 3968 172032 130.738 55.5581 2814.49 1672.29 4673.24 4673.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1120 0.000128 1024 340 640 114688 14.133 6.84611 73.673 215.472 310.277 310.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 6.4e-05 2048 150 6432 294912 35.2639 28.291 3091.03 837.419 3992.12 3992.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1750 0.000512 2048 180 416 36480 3.97456 21.2493 201.72 226.986 227.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 0.001024 2048 235 544 15744 1.36323 12.062 52.3423 65.8123 65.8687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1780 0.000256 2048 150 544 74112 7.0264 54.5302 208.849 270.448 270.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.001024 2048 160 416 14976 1.3865 8.74112 52.3903 62.5614 62.6104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 610 6.4e-05 4096 180 3968 165888 130.564 54.9667 2488.58 1650.93 4325.21 4325.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1120 0.000128 1024 340 640 110592 14.1763 6.80141 64.5972 212.036 297.769 297.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1630 6.4e-05 2048 150 6440 296704 35.2198 28.3345 3928.73 838.85 4831.25 4831.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1750 0.000512 2048 180 400 36992 3.98061 25.3738 202.131 231.528 231.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1100 0.001024 2048 235 560 16032 1.36925 15.2719 52.482 69.1665 69.2271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1780 0.000256 2048 150 520 74880 7.1168 66.1489 209.759 283.067 283.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 830 0.001024 2048 160 400 15520 1.3959 18.5958 52.5289 72.5649 72.6139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 610 6.4e-05 4096 180 4000 174080 130.261 55.5924 3277.86 1676.96 5140.84 5140.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1120 0.000128 1024 340 640 112128 14.3809 6.82986 97.7673 217.851 336.988 337.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 300 0.000128 2048 92 880 1024 57.391 14.4283 4.36061 418.016 494.4 494.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1700 0.000512 4096 430 1680 33856 6.62733 193.435 209.774 409.881 409.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 0.001024 2048 190 1360 12800 1.37638 29.3048 52.4698 83.1949 83.2535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1630 6.4e-05 2048 150 6440 296448 35.2128 28.2972 2525.2 838.556 3427.38 3427.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1750 0.000512 2048 180 400 36928 3.9753 16.3801 201.943 222.342 222.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1100 0.001024 2048 235 560 16000 1.37011 10.0083 52.4759 63.897 63.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1780 0.000256 2048 150 520 74816 7.07456 42.9199 209.662 259.701 259.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 830 0.001024 2048 160 400 15488 1.39674 18.5296 52.5246 72.4934 72.5427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 610 6.4e-05 4096 180 4000 174080 130.352 55.6094 2107.7 1676.95 3970.78 3970.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1120 0.000128 1024 340 640 111616 14.3806 6.8289 75.5604 213.74 310.669 310.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1630 6.4e-05 2048 150 6440 296480 35.3525 28.4058 4450.84 838.349 5353.06 5353.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1750 0.000512 2048 180 400 37000 3.98787 29.1596 202.062 235.254 235.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1100 0.001024 2048 235 560 16040 1.37011 17.4828 52.5099 71.4053 71.4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1780 0.000256 2048 150 520 74880 7.07584 75.3563 209.728 292.205 292.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 830 0.001024 2048 160 400 15520 1.39059 21.2422 52.5392 75.215 75.2641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 610 6.4e-05 4096 180 4000 174080 130.651 55.7179 3741.64 1678.06 5606.24 5606.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1120 0.000128 1024 340 640 112000 14.4445 6.84454 93.2074 217.505 332.154 332.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1630 6.4e-05 2048 150 6440 296320 35.2423 28.3976 2837.75 838.625 3740.13 3740.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1750 0.000512 2048 180 400 36960 3.98205 18.6863 202.074 224.786 224.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1100 0.001024 2048 235 560 16000 1.37171 11.3029 52.5228 65.2406 65.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1780 0.000256 2048 150 520 74800 7.11475 48.1716 209.659 264.99 265.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 830 0.001024 2048 160 400 15440 1.39318 20.9326 52.4411 74.8108 74.8585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 610 6.4e-05 4096 180 4000 174080 130.394 55.7075 2367.06 1677.14 4230.47 4230.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1120 0.000128 1024 340 640 111360 14.5021 6.85056 74.1173 215.329 310.957 311.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1630 6.4e-05 2048 150 6440 296160 35.3265 28.3734 2319.86 837.283 3220.96 3221.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1750 0.000512 2048 180 400 36840 3.96218 15.6423 201.785 221.432 221.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1100 0.001024 2048 235 560 15960 1.36976 9.31251 52.486 63.2103 63.2649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1780 0.000256 2048 150 520 74760 7.05331 39.5119 209.516 256.126 256.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 830 0.001024 2048 160 400 15360 1.38445 20.7778 52.2942 74.4991 74.5471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 610 6.4e-05 4096 180 4000 172800 130.465 55.6298 1920.71 1669.23 3776.21 3776.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1120 0.000128 1024 340 640 111360 14.425 6.84429 76.0678 214.855 312.353 312.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 6.4e-05 2048 150 6440 296640 35.2299 28.3893 4122.63 838.121 5024.48 5024.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1750 0.000512 2048 180 400 36960 3.97936 26.5465 201.909 232.479 232.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 0.001024 2048 235 560 16032 1.37229 15.966 52.4876 69.8679 69.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1780 0.000256 2048 150 520 74880 7.0656 69.3606 209.649 286.12 286.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.001024 2048 160 400 15504 1.39853 11.2429 52.4924 65.1755 65.2233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 610 6.4e-05 4096 180 4000 173568 130.291 55.6404 3425.86 1674.1 5286.07 5286.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1120 0.000128 1024 340 640 112128 14.3767 6.83213 85.703 214.966 322.035 322.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 6.4e-05 2048 150 6440 296448 35.1569 28.43 2689.31 837.622 3590.63 3590.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1750 0.000512 2048 180 400 36864 3.96698 17.4522 201.769 223.23 223.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1100 0.001024 2048 235 560 15936 1.36192 10.711 52.3537 64.4695 64.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1780 0.000256 2048 150 520 74784 7.04934 45.395 209.487 261.973 262.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 830 0.001024 2048 160 400 15456 1.38915 18.5681 52.4859 72.4875 72.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 610 6.4e-05 4096 180 4000 173568 130.077 55.5899 2233.86 1673.03 4092.73 4092.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1120 0.000128 1024 340 640 110592 14.3716 6.82749 55.8702 216.752 293.978 294.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1630 6.4e-05 2048 150 6440 296064 35.2398 28.3382 2213.21 837.875 3114.78 3114.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1750 0.000512 2048 180 400 36864 3.97725 14.6574 201.91 220.587 220.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1100 0.001024 2048 235 560 15840 1.36576 8.71382 52.2361 62.3549 62.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1780 0.000256 2048 150 520 74736 7.06355 37.6074 209.518 254.231 254.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 830 0.001024 2048 160 400 15408 1.39178 18.5098 52.4902 72.4336 72.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 610 6.4e-05 4096 180 4000 172800 130.063 55.5615 1831.35 1669.37 3686.51 3686.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1120 0.000128 1024 340 640 110592 14.3032 6.81792 60.1804 214.454 295.911 296.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 6.4e-05 2048 150 6440 296352 35.3418 28.3684 5877.42 838.382 6779.62 6779.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1750 0.000512 2048 180 400 36960 3.9809 38.9936 202.014 245.032 245.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 0.001024 2048 235 560 16016 1.37018 22.957 52.4996 76.8684 76.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1780 0.000256 2048 150 520 74872 7.07702 99.9581 209.805 316.883 316.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.001024 2048 160 400 15456 1.3855 16.1 52.4191 69.9462 69.9924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 610 6.4e-05 4096 180 4000 172928 130.895 55.7073 4846.86 1674.19 6707.82 6707.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1120 0.000128 1024 340 640 112000 14.4289 6.83958 124.958 216.845 363.228 363.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 300 0.000128 2048 92 880 1792 57.5801 14.3774 7.50733 418.762 498.414 498.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1700 0.000512 4096 430 1680 33824 6.62998 288.324 209.959 504.957 505.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 0.001024 2048 190 1360 12768 1.36986 44.2348 52.4431 98.0891 98.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 6.4e-05 2048 150 6440 296128 35.2416 28.6369 3693.85 837.81 4595.65 4595.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1750 0.000512 2048 180 400 36848 3.97312 24.1342 201.769 229.918 229.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 0.001024 2048 235 560 15904 1.36182 14.6007 52.308 68.3138 68.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1780 0.000256 2048 150 520 74816 7.07174 62.4212 209.613 279.15 279.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.001024 2048 160 400 15344 1.38576 10.2592 52.2245 63.9097 63.9585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 610 6.4e-05 4096 180 4000 172032 131.203 55.6831 3039.48 1673.03 4899.56 4899.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1120 0.000128 1024 340 640 111104 14.4822 6.8343 77.3378 213.581 312.389 312.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 300 0.000128 2048 92 880 0 14.2864 0.005504 413.682 428.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1700 0.000512 4096 430 1680 33712 20.9014 181.427 622.93 825.379 397.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 0.001024 2048 190 1360 12656 1.36637 27.8695 52.2467 81.5265 81.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 6.4e-05 2048 150 6440 295680 35.3909 28.4268 3000.24 837.54 3901.71 3901.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1750 0.000512 2048 180 400 36792 3.97517 20.0898 201.862 225.972 226.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1100 0.001024 2048 235 560 15792 1.36128 11.9025 52.2013 65.5071 65.5645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1780 0.000256 2048 150 520 74760 7.0615 51.3249 209.869 268.297 268.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.001024 2048 160 400 15288 1.38026 8.39475 52.2713 62.0879 62.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 610 6.4e-05 4096 180 4000 172032 131.619 55.7347 2474.05 1674.94 4336.51 4336.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1120 0.000128 1024 340 640 110208 14.6088 6.83606 63.2254 215.975 300.806 300.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 6.4e-05 2048 150 6440 296448 35.2276 28.3488 5417.49 838.513 6319.69 6319.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1750 0.000512 2048 180 400 36928 3.96947 35.9875 201.935 241.935 241.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 0.001024 2048 235 560 16000 1.3648 21.4462 52.4725 75.3251 75.3868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1780 0.000256 2048 150 520 74816 7.13107 92.4733 209.646 309.294 309.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.001024 2048 160 400 15488 1.39469 14.9328 52.5232 68.894 68.9419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 610 6.4e-05 4096 180 4000 174080 130.276 55.5908 4539.3 1676.82 6402.15 6402.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1120 0.000128 1024 340 640 111616 14.3467 6.8304 115.378 216.732 353.44 353.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 6.4e-05 2048 150 6440 296448 35.2051 28.3199 3297.17 837.9 4198.71 4198.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1750 0.000512 2048 180 400 36864 3.97722 23.2735 201.838 229.132 229.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 0.001024 2048 235 560 15872 1.35942 13.6965 52.2526 67.3505 67.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1780 0.000256 2048 150 520 74752 7.04928 59.3531 209.756 276.203 276.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.001024 2048 160 400 15360 1.38643 9.51485 52.3047 63.2475 63.2955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 610 6.4e-05 4096 180 4000 172032 130.56 55.5517 2855.52 1670.14 4711.94 4712.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1120 0.000128 1024 340 640 110592 14.4724 6.83418 73.1917 214.04 308.695 308.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 6.4e-05 2048 150 6440 295680 35.2442 28.3034 2717.18 837.531 3618.37 3618.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1750 0.000512 2048 180 400 36672 3.96083 19.0325 201.597 224.635 224.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 0.001024 2048 235 560 15744 1.35578 10.9171 52.1337 64.4478 64.5069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1780 0.000256 2048 150 520 74688 7.06813 47.9539 209.666 264.732 264.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.001024 2048 160 400 15360 1.38579 7.7223 52.5251 61.6746 61.7224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 610 6.4e-05 4096 180 4000 172032 129.914 55.3492 2320.37 1667.19 4172.99 4173.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1120 0.000128 1024 340 640 107520 14.402 6.80003 57.6657 214.35 293.372 293.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 6.4e-05 2048 150 6440 296352 35.3313 28.367 5621.53 837.542 6522.89 6522.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1750 0.000512 2048 180 400 36936 3.97517 36.5506 201.898 242.468 242.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 0.001024 2048 235 560 15984 1.36877 21.9114 52.413 75.7363 75.7965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1780 0.000256 2048 150 520 74808 7.11251 94.582 209.484 311.224 311.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.001024 2048 160 400 15480 1.39213 15.2637 52.4843 69.1848 69.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 610 6.4e-05 4096 180 4000 173952 130.603 55.7213 4663.14 1674.89 6524.54 6524.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1120 0.000128 1024 340 640 111744 14.3781 6.84307 117.915 214.222 353.516 353.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 40 300 0.000128 2048 92 880 0 14.3046 0.004288 414.277 428.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1700 0.000512 4096 430 1680 33768 20.9178 275.077 623.844 919.965 491.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 0.001024 2048 190 1360 12744 1.3688 42.3444 52.3824 96.1397 96.1966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 6.4e-05 2048 150 6440 296064 35.2332 28.3419 3641.03 838.447 4543.17 4543.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1750 0.000512 2048 180 400 36864 3.98522 23.5871 201.976 229.591 229.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 0.001024 2048 235 560 15840 1.36362 14.2495 52.2661 67.9227 67.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1780 0.000256 2048 150 520 74736 7.05277 61.6841 209.664 278.445 278.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.001024 2048 160 400 15408 1.38653 9.89798 52.5244 63.8512 63.8985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 610 6.4e-05 4096 180 4000 172800 130.124 55.5646 3005.41 1670.52 4861.78 4861.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1120 0.000128 1024 340 640 110592 14.2844 6.81779 75.6348 214.592 311.508 311.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 6.4e-05 2048 150 6440 295488 35.3601 28.3648 3203.01 837.774 4104.62 4104.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1750 0.000512 2048 180 400 36720 3.96902 20.4676 201.781 226.263 226.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 0.001024 2048 235 560 15768 1.36099 12.9337 52.2563 66.5935 66.6506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1780 0.000256 2048 150 520 74520 7.04298 54.014 209.249 270.354 270.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.001024 2048 160 400 15336 1.38854 9.02333 52.5197 62.9732 63.0211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 610 6.4e-05 4096 180 4000 172800 130.547 55.638 2656.3 1670.76 4513.42 4513.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1120 0.000128 1024 340 640 110592 14.493 6.84714 67.3404 215.159 304.001 304.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 6.4e-05 2048 150 6440 296064 35.2097 28.3245 2857.22 838.119 3758.99 3759.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1750 0.000512 2048 180 400 36576 3.95859 18.5896 201.507 224.099 224.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 0.001024 2048 235 560 15552 1.35373 11.4164 51.8354 64.6477 64.7035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1780 0.000256 2048 150 520 74592 7.05136 48.2975 209.486 264.878 264.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.001024 2048 160 400 15264 1.38998 7.78774 52.4816 61.7016 61.7518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 610 6.4e-05 4096 180 4000 170496 129.461 55.1661 2343.08 1657.58 4185.46 4185.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1120 0.000128 1024 340 640 105984 14.3266 6.77197 58.6916 210.575 290.523 290.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 6.4e-05 2048 150 6440 296320 35.2515 28.3487 5256.32 837.901 6157.94 6158.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1750 0.000512 2048 180 400 36960 3.98131 34.3463 201.983 240.354 240.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 0.001024 2048 235 560 16000 1.37011 20.7462 52.474 74.6324 74.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1780 0.000256 2048 150 520 74800 7.05971 88.7607 209.487 305.351 305.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.001024 2048 160 400 15440 1.38832 14.3319 52.3955 68.1595 68.2068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 610 6.4e-05 4096 180 4000 174080 130.394 55.6716 4380.5 1675.82 6242.55 6242.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1120 0.000128 1024 340 640 111360 14.4841 6.84442 109.482 217.259 348.224 348.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 6.4e-05 2048 150 6440 296320 35.2076 28.3137 3580.69 838.836 4483.17 4483.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1750 0.000512 2048 180 400 36800 3.96493 23.5951 201.861 229.467 229.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 0.001024 2048 235 560 15840 1.3649 14.11 52.3044 67.8224 67.8789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1780 0.000256 2048 150 520 74720 7.10656 60.6786 209.665 277.494 277.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.001024 2048 160 400 15360 1.38694 10.0045 52.4432 63.8785 63.9283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 610 6.4e-05 4096 180 4000 174080 130.157 55.5991 3011.86 1677.67 4875.46 4875.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1120 0.000128 1024 340 640 107520 14.392 6.80346 72.6479 214.182 308.185 308.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 6.4e-05 2048 150 6440 295680 35.2542 28.5 2983.46 838.279 3885.61 3885.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1750 0.000512 2048 180 400 36720 3.96605 19.7265 201.865 225.601 225.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 0.001024 2048 235 560 15840 1.37066 11.8159 52.5294 65.7598 65.8166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1780 0.000256 2048 150 520 74640 7.05686 50.655 209.688 267.443 267.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.001024 2048 160 400 15120 1.3783 8.34742 52.0147 61.7839 61.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 610 6.4e-05 4096 180 4000 172800 130.266 55.5872 2493.83 1671.21 4351.06 4351.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1120 0.000128 1024 340 640 107520 14.4418 6.80307 61.1186 214.784 297.303 297.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 6.4e-05 2048 150 6440 294400 35.1788 28.2714 2912.43 835.128 3811.12 3811.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1750 0.000512 2048 180 400 36480 3.9527 19.6708 200.288 223.957 224.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 0.001024 2048 235 560 15680 1.35987 11.9024 52.2624 65.5652 65.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1780 0.000256 2048 150 520 74560 7.07702 50.719 209.49 267.327 267.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.001024 2048 160 400 15040 1.37987 7.70189 51.9665 61.0916 61.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 610 6.4e-05 4096 180 4000 168960 129.2 54.9551 2449.82 1650.08 4284.22 4284.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1120 0.000128 1024 340 640 107520 14.4264 6.79328 60.4078 212.197 293.978 294.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 6.4e-05 2048 150 6440 296448 35.1453 28.4041 4969.18 837.487 5870.33 5870.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1750 0.000512 2048 180 400 36864 3.97107 32.5407 201.752 238.306 238.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 0.001024 2048 235 560 15936 1.36662 19.4559 52.3417 73.208 73.2631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1780 0.000256 2048 150 520 74784 7.12163 83.6521 209.457 300.275 300.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.001024 2048 160 400 15456 1.39117 13.4208 52.4708 67.328 67.3765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 610 6.4e-05 4096 180 4000 173568 130.029 55.5745 4168.42 1674.18 6028.38 6028.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1120 0.000128 1024 340 640 110592 14.3819 6.82189 102.212 214.614 338.186 338.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 6.4e-05 2048 150 6440 295680 35.2372 28.3054 3519.02 837.546 4420.22 4420.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1750 0.000512 2048 180 400 36672 3.96099 23.0959 201.598 228.697 228.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 0.001024 2048 235 560 15744 1.35987 13.6425 52.1396 67.1844 67.2416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1780 0.000256 2048 150 520 74688 7.05904 59.7014 209.661 276.466 276.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.001024 2048 160 400 15360 1.38445 9.62771 52.5233 63.5802 63.6282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 610 6.4e-05 4096 180 4000 172032 129.88 55.3735 2918.13 1667.32 4770.87 4771.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1120 0.000128 1024 340 640 107520 14.41 6.80141 71.9023 212.24 305.512 305.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 6.4e-05 2048 150 6440 296064 35.2062 28.3438 2899.77 838.937 3802.37 3802.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1750 0.000512 2048 180 400 36576 3.96598 18.8928 201.601 224.501 224.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 0.001024 2048 235 560 15552 1.35168 11.7541 51.8859 65.0341 65.0928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1780 0.000256 2048 150 520 74592 7.07789 49.2109 209.689 266.019 266.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.001024 2048 160 400 15264 1.39027 7.86218 52.5316 61.8277 61.8752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 610 6.4e-05 4096 180 4000 170496 129.48 55.141 2385.15 1659.19 4229.13 4229.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1120 0.000128 1024 340 640 105984 14.315 6.77654 59.5907 211.832 292.667 292.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 6.4e-05 2048 150 6440 294912 35.2809 28.2989 2720.29 837.139 3621.12 3621.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1750 0.000512 2048 180 400 36480 3.95798 17.3693 201.496 222.865 222.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 0.001024 2048 235 560 15360 1.34262 11.1391 51.5622 64.0867 64.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1780 0.000256 2048 150 520 74496 7.05507 46.9306 209.438 263.465 263.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.001024 2048 160 400 14976 1.37411 7.43219 51.9508 60.7992 60.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 610 6.4e-05 4096 180 4000 165888 130.574 54.9742 2167.16 1649.94 4002.82 4002.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1120 0.000128 1024 340 640 104448 14.6908 6.8055 53.6386 206.59 281.879 282.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 6.4e-05 2048 150 6440 296400 35.4427 28.3812 5167.35 838.771 6070.06 6070.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1750 0.000512 2048 180 400 36900 3.97424 33.6507 201.963 239.63 239.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 0.001024 2048 235 560 15900 1.36538 20.0852 52.3 73.7915 73.8526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1780 0.000256 2048 150 520 74800 7.06195 87.1055 209.688 303.898 303.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.001024 2048 160 400 15400 1.38448 13.9162 52.3786 67.7252 67.7709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 610 6.4e-05 4096 180 4000 172800 131.21 55.737 4263.27 1676.83 6127.22 6127.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1120 0.000128 1024 340 640 110400 14.4848 6.84954 106.948 216.039 344.481 344.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 6.4e-05 2048 150 6440 296000 35.3215 28.3958 3495.28 837.379 4396.49 4396.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1750 0.000512 2048 180 400 36800 3.98336 23.2082 201.873 229.108 229.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 0.001024 2048 235 560 15800 1.36685 14.0288 52.2616 67.7001 67.7581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1780 0.000256 2048 150 520 74600 7.0615 59.3203 209.402 275.829 275.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.001024 2048 160 400 15200 1.38205 9.88518 52.0735 63.3851 63.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 610 6.4e-05 4096 180 4000 169600 131.585 55.5438 2842.32 1665.99 4695.61 4695.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1120 0.000128 1024 340 640 108800 14.3321 6.82064 71.473 212.147 304.931 305.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 6.4e-05 2048 150 6440 295200 35.4725 28.459 3029.91 838.153 3932.1 3932.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1750 0.000512 2048 180 400 36600 3.96256 19.755 201.677 225.439 225.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 0.001024 2048 235 560 15600 1.35322 11.7661 52.0239 65.186 65.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1780 0.000256 2048 150 520 74400 7.03334 51.0682 209.138 267.282 267.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.001024 2048 160 400 15000 1.37421 8.52173 51.841 61.7787 61.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 610 6.4e-05 4096 180 4000 172800 131.545 55.7499 2592.2 1676.12 4455.78 4455.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1120 0.000128 1024 340 640 105600 14.6506 6.82054 60.7331 215.247 297.605 297.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 6.4e-05 2048 150 6440 296000 35.282 28.3708 2780.94 838.711 3683.43 3683.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1750 0.000512 2048 180 400 36400 3.9424 18.455 200.383 222.822 222.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 0.001024 2048 235 560 15600 1.36109 11.4666 52.3121 65.1797 65.2375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1780 0.000256 2048 150 520 74400 7.05946 47.2822 209.476 263.862 263.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.001024 2048 160 400 14800 1.3639 7.96877 51.5856 60.9602 61.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 610 6.4e-05 4096 180 4000 166400 130.406 55.0267 2220.74 1651.49 4057.82 4057.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1120 0.000128 1024 340 640 108800 14.3611 6.8096 57.7221 212.324 291.373 291.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1630 6.4e-05 2048 150 6432 296832 35.1758 28.3935 4235.55 838.919 5138.16 5138.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1750 0.000512 2048 180 432 36832 3.97738 29.5383 202.038 235.597 235.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1100 0.001024 2048 235 576 15936 1.37021 16.9428 52.4901 70.845 70.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1780 0.000256 2048 150 528 74848 7.05776 72.9451 209.815 289.864 289.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 830 0.001024 2048 160 432 15200 1.39299 20.9665 52.5255 74.9277 74.9773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 610 6.4e-05 4096 180 3984 173056 130.7 55.5813 3510.98 1695.41 5392.84 5393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1120 0.000128 1024 340 672 115200 14.1328 6.8328 104.757 217.781 343.662 343.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 300 0.000128 2048 92 912 3072 57.1946 14.3236 12.9771 418.055 502.73 502.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1700 0.000512 4096 430 1680 33856 6.62506 208.484 209.803 424.955 425.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 0.001024 2048 190 1344 12896 1.37216 31.823 52.519 85.7545 85.8117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1630 6.4e-05 2048 150 6432 296704 35.2161 28.3218 2714.71 838.662 3617.03 3617.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1750 0.000512 2048 180 432 36800 3.98131 19.4444 202.037 225.506 225.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1100 0.001024 2048 235 576 15872 1.36602 10.9937 52.4084 64.816 64.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1780 0.000256 2048 150 528 74816 7.07206 47.2327 209.826 264.174 264.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 830 0.001024 2048 160 432 15168 1.38858 20.7721 52.5293 74.7332 74.7807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 610 6.4e-05 4096 180 3984 173056 130.927 55.6 2245.61 1677.25 4109.55 4109.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1120 0.000128 1024 340 672 114688 14.1124 6.82413 87.3443 217 325.438 325.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 300 0.000128 2048 92 912 2048 57.2722 14.336 9.24547 420.041 501.097 501.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1700 0.000512 4096 430 1680 33792 6.62307 133.747 209.618 350.033 350.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 0.001024 2048 190 1344 12864 1.36643 20.5309 52.5149 74.4547 74.5124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1630 6.4e-05 2048 150 6432 296448 35.1722 28.3166 2248.34 838.234 3150.18 3150.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1750 0.000512 2048 180 432 36768 3.97792 15.7509 202.032 221.804 221.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1100 0.001024 2048 235 576 15840 1.36602 30.4702 52.3956 84.2748 84.3305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1780 0.000256 2048 150 528 74784 7.06621 136.799 209.772 353.682 353.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 830 0.001024 2048 160 432 15072 1.36998 20.8038 52.3489 74.5669 74.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 610 6.4e-05 4096 180 3984 172032 130.949 55.5885 1848.4 1674.22 3709.32 3709.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1120 0.000128 1024 340 672 113664 14.1204 6.83325 79.2801 216.887 317.275 317.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 48 300 0.000128 2048 92 912 0 14.3565 0.004128 412.588 427.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1700 0.000512 4096 430 1680 33792 20.9838 111.358 622.334 754.79 327.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 710 0.001024 2048 190 1344 12768 1.36438 16.8903 52.3315 70.6292 70.6862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1630 6.4e-05 2048 150 6432 296640 35.3468 28.3839 4106.08 837.602 5007.54 5007.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1750 0.000512 2048 180 432 36840 3.99373 28.2972 201.967 234.303 234.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1100 0.001024 2048 235 576 15920 1.37011 16.38 52.408 70.1999 70.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1780 0.000256 2048 150 528 74840 7.06701 70.0335 209.568 286.715 286.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 830 0.001024 2048 160 432 15200 1.39894 19.9944 52.4876 73.9237 73.9712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 610 6.4e-05 4096 180 3984 172800 131.593 55.7222 3398.87 1675.12 5261.48 5261.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1120 0.000128 1024 340 672 115200 14.1811 6.83846 91.1936 217.567 329.937 330.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 300 0.000128 2048 92 912 2560 57.4661 14.4628 10.5046 418.96 501.573 501.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1700 0.000512 4096 430 1680 33840 6.62301 202.265 209.51 418.443 418.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 0.001024 2048 190 1344 12880 1.37152 30.7511 52.4329 84.6019 84.6583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1630 6.4e-05 2048 150 6432 296640 35.2317 28.3311 2682.35 837.919 3583.94 3584.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1750 0.000512 2048 180 432 36800 3.99078 18.6007 201.98 224.613 224.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1100 0.001024 2048 235 576 15840 1.36829 10.7162 52.3203 64.4477 64.5054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1780 0.000256 2048 150 528 74800 7.07645 46.2292 209.623 262.971 263.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 830 0.001024 2048 160 432 15120 1.38963 18.9744 52.3899 72.7966 72.8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 610 6.4e-05 4096 180 3984 172800 131.242 55.6792 2216.22 1675.64 4078.94 4079.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1120 0.000128 1024 340 672 115200 14.1562 6.83971 72.8763 216.215 310.246 310.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 300 0.000128 2048 92 912 2560 57.3732 14.3629 10.2336 419.168 501.323 501.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1700 0.000512 4096 430 1680 33760 6.60685 132.563 209.336 348.547 348.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 0.001024 2048 190 1344 12800 1.36374 20.1266 52.3422 73.8748 73.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1630 6.4e-05 2048 150 6432 296160 35.3254 28.3667 2194.16 837.658 3095.62 3095.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1750 0.000512 2048 180 432 36720 3.97312 15.7553 201.95 221.721 221.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1100 0.001024 2048 235 576 15840 1.36957 9.03392 52.4603 62.9074 62.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1780 0.000256 2048 150 528 74760 7.07584 37.8245 209.739 254.682 254.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 830 0.001024 2048 160 432 15120 1.39424 19.9029 52.5293 73.8709 73.9185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 610 6.4e-05 4096 180 3984 170880 131.413 55.6177 1792.45 1670.56 3650.2 3650.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1120 0.000128 1024 340 672 113280 14.2755 6.84147 62.0856 217.044 300.405 300.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 48 300 0.000128 2048 92 912 0 14.3539 0.022528 412.587 427.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1700 0.000512 4096 430 1680 33720 20.9692 108.912 622.048 752.045 325.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 0.001024 2048 190 1344 12720 1.36317 16.4885 52.2609 70.1537 70.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 6.4e-05 2048 150 6432 296640 35.2293 28.336 5721.22 837.805 6622.71 6622.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1750 0.000512 2048 180 432 36816 3.97741 40.4439 201.926 246.39 246.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 0.001024 2048 235 576 15936 1.37216 22.8463 52.4742 76.7357 76.7939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1780 0.000256 2048 150 528 74832 7.06925 98.194 209.572 314.875 314.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.001024 2048 160 432 15168 1.38854 16.3706 52.4247 70.2258 70.2746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 610 6.4e-05 4096 180 3984 172032 131.099 55.6471 4677.35 1673.27 6537.54 6537.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1120 0.000128 1024 340 672 114432 14.1721 6.83997 127.999 218.697 367.866 367.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 300 0.000128 2048 92 912 1536 57.2464 14.3483 5.99606 416.234 494.018 494.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1700 0.000512 4096 430 1680 33840 6.62179 279.489 209.547 495.702 495.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 0.001024 2048 190 1344 12864 1.3664 42.9927 52.412 96.8126 96.8705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 6.4e-05 2048 150 6432 296448 35.1447 28.4099 3584.38 837.737 4485.8 4485.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1750 0.000512 2048 180 432 36768 3.98096 25.0884 201.949 231.066 231.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1100 0.001024 2048 235 576 15840 1.36342 14.5628 52.3619 68.3295 68.3866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1780 0.000256 2048 150 528 74784 7.05946 61.6769 209.653 278.432 278.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.001024 2048 160 432 15072 1.384 10.1909 52.315 63.934 63.9795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 610 6.4e-05 4096 180 3984 172032 130.91 55.5973 2947.14 1673.24 4807.06 4807.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1120 0.000128 1024 340 672 113664 14.1 6.82371 79.6319 214.667 315.374 315.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 48 300 0.000128 2048 92 912 0 14.3688 0.00592 412.347 426.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1700 0.000512 4096 430 1680 33792 20.9901 177.256 621.974 820.346 393.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 0.001024 2048 190 1344 12768 1.3641 26.8247 52.3039 80.5372 80.5941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1630 6.4e-05 2048 150 6432 296064 35.2401 28.33 2889.09 837.668 3790.44 3790.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1750 0.000512 2048 180 432 36720 3.98067 20.6595 201.933 226.615 226.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1100 0.001024 2048 235 576 15840 1.36806 11.7412 52.4784 65.6311 65.6855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1780 0.000256 2048 150 528 74736 7.06157 49.4367 209.594 266.134 266.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 830 0.001024 2048 160 432 14976 1.37667 28.6024 52.1685 82.1933 82.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 610 6.4e-05 4096 180 3984 170496 131.332 55.552 2356.74 1668.98 4212.76 4212.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1120 0.000128 1024 340 672 112896 14.0674 6.82189 64.7161 215.447 301.206 301.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1630 6.4e-05 2048 150 6432 295680 35.2379 28.4573 2448.22 837.537 3349.56 3349.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1750 0.000512 2048 180 432 36672 3.9832 17.9196 202.04 223.986 224.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1100 0.001024 2048 235 576 15744 1.36586 9.94336 52.4022 63.7533 63.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1780 0.000256 2048 150 528 74688 7.08678 42.13 209.798 259.058 259.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 830 0.001024 2048 160 432 14976 1.38714 26.8755 52.351 80.6574 80.7053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 610 6.4e-05 4096 180 3984 168960 131.333 55.3467 1976.57 1666.69 3830.11 3830.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1120 0.000128 1024 340 672 110592 14.1475 6.79706 74.2708 213.487 308.862 308.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 48 300 0.000128 2048 92 912 0 14.3299 0.022752 412.891 427.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1700 0.000512 4096 430 1680 33600 20.9426 120.094 622.144 763.298 336.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 0.001024 2048 190 1344 12672 1.36288 18.4905 52.3355 72.2339 72.2903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 6.4e-05 2048 150 6432 296576 35.3321 28.3868 5295.75 837.536 6197.12 6197.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1750 0.000512 2048 180 432 36792 3.98061 37.4386 201.887 243.349 243.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 0.001024 2048 235 576 15904 1.36883 21.3272 52.4129 75.1524 75.2108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1780 0.000256 2048 150 528 74816 7.06259 90.7884 209.57 307.464 307.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.001024 2048 160 432 15176 1.39258 15.112 52.4697 69.0172 69.0653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 610 6.4e-05 4096 180 3984 172032 131.501 55.7247 4316.6 1674.1 6178.11 6178.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1120 0.000128 1024 340 672 114688 14.1878 6.84272 119.053 215.579 355.824 355.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 300 0.000128 2048 92 912 1792 57.5956 14.4139 6.52902 418.342 497.069 497.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1700 0.000512 4096 430 1680 33824 6.63347 257.821 209.525 474.023 474.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 0.001024 2048 190 1344 12880 1.37018 39.6574 52.4787 93.5503 93.6071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 6.4e-05 2048 150 6432 296576 35.2113 28.5617 3339.39 838.614 4241.9 4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1750 0.000512 2048 180 432 36736 3.98282 23.9082 201.992 229.926 229.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 0.001024 2048 235 576 15792 1.36602 13.2804 52.3168 67.0054 67.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1780 0.000256 2048 150 528 74704 7.04976 57.4352 209.644 274.174 274.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.001024 2048 160 432 15120 1.39059 9.67722 52.5252 63.6359 63.6847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 610 6.4e-05 4096 180 3984 172032 131.23 55.6702 2738.7 1674.64 4600.42 4600.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1120 0.000128 1024 340 672 114688 14.1542 6.82989 75.4495 215.874 312.466 312.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 48 300 0.000128 2048 92 912 0 14.2909 0.0048 414.094 428.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1700 0.000512 4096 430 1680 33712 20.9053 163.629 623.54 808.202 379.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 0.001024 2048 190 1344 12768 1.36307 24.7649 52.3878 78.5569 78.6135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 6.4e-05 2048 150 6432 295680 35.3803 28.3467 2732.87 837.404 3634.12 3634.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1750 0.000512 2048 180 432 36624 3.97043 19.4562 201.828 225.296 225.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 0.001024 2048 235 576 15792 1.36736 11.0536 52.463 64.9249 64.9828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1780 0.000256 2048 150 528 74592 7.04608 47.0179 209.453 263.559 263.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.001024 2048 160 432 14952 1.37898 7.91142 52.2133 61.5453 61.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 610 6.4e-05 4096 180 3984 172032 131.641 55.7321 2252.65 1674.67 4114.85 4114.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1120 0.000128 1024 340 672 112896 14.3757 6.83658 61.605 217 299.974 300.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1630 6.4e-05 2048 150 6432 295680 35.2036 28.4099 2460.51 837.62 3361.86 3361.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1750 0.000512 2048 180 432 36512 3.95933 17.7817 201.686 223.47 223.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1100 0.001024 2048 235 576 15680 1.36192 10.1886 52.3124 63.9044 63.9647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1780 0.000256 2048 150 528 74592 7.0512 42.5124 209.622 259.229 259.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 830 0.001024 2048 160 432 15008 1.39059 26.2615 52.5209 80.2145 80.2626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 610 6.4e-05 4096 180 3984 172032 131.071 55.5934 2025.55 1675.68 3888.05 3888.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1120 0.000128 1024 340 672 111104 14.1781 6.8136 54.8253 212.57 288.545 288.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 6.4e-05 2048 150 6432 296704 35.2034 28.3197 4983.17 837.891 5884.7 5884.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1750 0.000512 2048 180 432 36800 3.9761 36.426 201.945 242.39 242.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 0.001024 2048 235 576 15872 1.36678 20.4345 52.3556 74.1998 74.2596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1780 0.000256 2048 150 528 74816 7.0697 88.3794 209.63 305.123 305.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.001024 2048 160 432 15168 1.39059 14.8708 52.4801 68.7847 68.8333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 610 6.4e-05 4096 180 3984 173056 130.889 55.5928 4201.39 1675.67 6063.72 6063.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1120 0.000128 1024 340 672 114688 14.1097 6.83136 114.401 215.518 351.017 351.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 300 0.000128 2048 92 912 2048 57.3233 14.564 7.07837 421.904 501.059 501.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1700 0.000512 4096 430 1680 33792 6.61834 248.162 209.427 464.252 464.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 0.001024 2048 190 1344 12864 1.36858 38.4587 52.4687 92.3408 92.4061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 6.4e-05 2048 150 6432 296448 35.2242 28.4283 3154.92 838.625 4057.31 4057.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1750 0.000512 2048 180 432 36736 3.98224 23.2496 202.023 229.296 229.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 0.001024 2048 235 576 15744 1.36397 13.2834 52.2213 66.9114 66.9675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1780 0.000256 2048 150 528 74752 7.21514 57.3583 209.767 274.383 274.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.001024 2048 160 432 15104 1.39101 9.69846 52.5117 63.6426 63.6895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 610 6.4e-05 4096 180 3984 172032 130.578 55.5213 2702.02 1672.16 4560.45 4560.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1120 0.000128 1024 340 672 114688 14.1111 6.82602 74.2401 217.378 312.712 312.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 6.4e-05 2048 150 6432 295680 35.2433 28.3381 2565.17 836.965 3465.83 3465.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1750 0.000512 2048 180 432 36672 3.98525 19.968 201.951 225.948 226.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 0.001024 2048 235 576 15744 1.36419 11.3642 52.3623 65.1334 65.1913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1780 0.000256 2048 150 528 74688 7.11885 48.3471 209.648 265.156 265.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.001024 2048 160 432 14976 1.38035 8.31283 52.5311 62.2664 62.3162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 610 6.4e-05 4096 180 3984 168960 131.368 55.3738 2216.66 1665.56 4069.13 4069.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1120 0.000128 1024 340 672 110592 14.1571 6.80218 61.0251 212.095 294.243 294.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 300 0.000128 2048 92 912 0 14.2863 0.00752 425.332 439.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1700 0.000512 4096 430 1680 33600 20.8956 133.738 634.443 789.204 349.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 0.001024 2048 190 1344 12672 1.36202 20.974 52.3019 74.6828 74.7417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 6.4e-05 2048 150 6432 294912 35.1722 28.3465 2264.95 836.332 3164.92 3165.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1750 0.000512 2048 180 432 36608 3.98454 17.2179 202.03 223.274 223.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 0.001024 2048 235 576 15616 1.36016 9.78944 52.2294 63.4211 63.4791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1780 0.000256 2048 150 528 74496 7.04522 42.6803 209.453 259.223 259.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.001024 2048 160 432 14848 1.37933 7.17878 52.1735 60.7765 60.8256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 610 6.4e-05 4096 180 3984 172032 130.714 55.5687 1995.55 1672.48 3854.48 3854.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1120 0.000128 1024 340 672 114688 14.1367 6.82867 55.4235 215.687 292.235 292.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 6.4e-05 2048 150 6432 296352 35.3219 28.3999 5027.08 837.566 5928.49 5928.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1750 0.000512 2048 180 432 36792 3.98477 35.5201 202.309 241.857 241.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 0.001024 2048 235 576 15912 1.37046 20.3598 52.5586 74.3335 74.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1780 0.000256 2048 150 528 74808 7.05741 86.1887 209.625 302.914 302.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.001024 2048 160 432 15120 1.38611 14.3154 52.3727 68.1153 68.1628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 610 6.4e-05 4096 180 3984 172800 131.284 55.6926 4186.92 1675.1 6049.17 6049.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1120 0.000128 1024 340 672 114048 14.1782 6.84515 110.964 216.321 348.465 348.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 48 300 0.000128 2048 92 912 0 14.403 0.006144 414.273 428.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1700 0.000512 4096 430 1680 33768 21.0181 249.496 623.61 894.252 465.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 0.001024 2048 190 1344 12816 1.36602 37.7104 52.3614 91.4788 91.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 6.4e-05 2048 150 6432 296064 35.2452 28.7403 3475.47 838.455 4378.02 4378.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1750 0.000512 2048 180 432 36720 3.97702 24.3191 202.035 230.376 230.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 0.001024 2048 235 576 15840 1.37216 14.1312 52.5279 68.0738 68.1327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1780 0.000256 2048 150 528 74736 7.07402 59.6726 209.794 276.585 276.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.001024 2048 160 432 14976 1.38189 9.97373 52.2228 63.6201 63.6676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 610 6.4e-05 4096 180 3984 170496 131.332 55.5561 2845.26 1670.52 4702.84 4702.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1120 0.000128 1024 340 672 112896 14.0704 6.82176 76.8967 213.539 311.49 311.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 6.4e-05 2048 150 6432 295488 35.3489 28.3634 2934.83 837.18 3835.84 3835.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1750 0.000512 2048 180 432 36504 3.95734 20.7277 201.559 226.287 226.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 0.001024 2048 235 576 15768 1.36659 11.7067 52.4865 65.602 65.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1780 0.000256 2048 150 528 74520 7.04506 50.3373 209.236 266.661 266.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.001024 2048 160 432 14904 1.37958 9.00915 52.1769 62.6102 62.6566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 610 6.4e-05 4096 180 3984 169344 131.863 55.6571 2393.91 1669.53 4251.12 4251.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1120 0.000128 1024 340 672 114048 14.2092 6.84605 65.9136 217.333 304.459 304.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 6.4e-05 2048 150 6432 296064 35.2102 28.3873 2954.98 838.922 3857.62 3857.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1750 0.000512 2048 180 432 36576 3.9839 20.48 202.032 226.54 226.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 0.001024 2048 235 576 15552 1.35987 12.015 52.148 65.5644 65.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1780 0.000256 2048 150 528 74592 7.08198 50.803 209.82 267.749 267.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.001024 2048 160 432 14688 1.37421 8.45904 51.8412 61.7173 61.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 610 6.4e-05 4096 180 3984 165888 131.036 55.1567 2352.41 1659.16 4197.92 4198.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1120 0.000128 1024 340 672 110592 13.9256 6.77274 65.3266 211.824 298.002 298.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 6.4e-05 2048 150 6432 296640 35.2432 28.4536 4967.62 837.87 5869.31 5869.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1750 0.000512 2048 180 432 36800 3.98634 34.9836 201.974 240.989 241.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 0.001024 2048 235 576 15840 1.3689 19.7257 52.3141 73.4533 73.5089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1780 0.000256 2048 150 528 74800 7.05974 84.9736 209.589 301.666 301.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.001024 2048 160 432 15120 1.38858 14.3934 52.3836 68.2092 68.2581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 610 6.4e-05 4096 180 3984 172800 131.232 55.6764 4144.89 1675.38 6007.35 6007.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1120 0.000128 1024 340 672 115200 14.1628 6.84781 110.131 215.137 346.433 346.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 300 0.000128 2048 92 912 2560 57.3681 14.3565 8.47645 419.104 499.498 499.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1700 0.000512 4096 430 1680 33760 6.61094 247.012 209.308 462.976 463.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 0.001024 2048 190 1344 12800 1.36854 37.1505 52.3321 90.8971 90.9537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 6.4e-05 2048 150 6432 296320 35.1979 28.4952 3549.77 838.128 4451.7 4451.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1750 0.000512 2048 180 432 36640 3.97126 24.865 201.771 230.65 230.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 0.001024 2048 235 576 15680 1.36397 14.4876 52.0977 67.9924 68.0487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1780 0.000256 2048 150 528 74720 7.13581 61.0983 209.62 277.897 277.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.001024 2048 160 432 15040 1.38445 10.4325 52.3903 64.2485 64.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 610 6.4e-05 4096 180 3984 171520 131.43 55.5888 2926.08 1676.78 4790.05 4790.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1120 0.000128 1024 340 672 112640 13.9643 6.80093 78.3723 211.898 311.193 311.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 300 0.000128 2048 92 912 0 14.258 0.004896 412.446 426.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1700 0.000512 4096 430 1680 33600 20.8567 175.349 621.35 817.686 390.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 0.001024 2048 190 1344 12640 1.35766 26.6912 52.1237 80.2141 80.2714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 6.4e-05 2048 150 6432 295680 35.2637 28.3738 2918.59 837.399 3819.74 3819.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1750 0.000512 2048 180 432 36480 3.95469 20.9548 201.543 226.495 226.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 0.001024 2048 235 576 15600 1.36192 11.9622 52.0975 65.4631 65.5217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1780 0.000256 2048 150 528 74640 7.07312 50.6628 209.596 267.375 267.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.001024 2048 160 432 14880 1.38192 8.94339 52.1719 62.5374 62.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 610 6.4e-05 4096 180 3984 168960 131.59 55.5971 2383.38 1669.45 4240.18 4240.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1120 0.000128 1024 340 672 111360 14.0872 6.8055 64.6139 211.405 297.064 297.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 300 0.000128 2048 92 912 0 14.3253 0.005856 412.721 427.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1700 0.000512 4096 430 1680 33600 20.9387 144.492 622.03 787.59 360.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 0.001024 2048 190 1344 12480 1.35491 21.8112 51.9009 75.1069 75.1634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 6.4e-05 2048 150 6432 294400 35.1687 28.2972 2713.05 835.252 3611.88 3611.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1750 0.000512 2048 180 432 36480 3.96653 19.7693 201.777 225.557 225.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 0.001024 2048 235 576 15360 1.34947 11.1373 51.6826 64.2127 64.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1780 0.000256 2048 150 528 74560 7.07926 47.0787 209.652 263.852 263.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.001024 2048 160 432 14720 1.37366 8.39818 51.9712 61.7855 61.8332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 610 6.4e-05 4096 180 3984 163840 130.979 54.956 2139.55 1649.71 3975.36 3975.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1120 0.000128 1024 340 672 112640 13.9923 6.80141 60.8988 212.007 293.858 293.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 300 0.000128 2048 92 912 0 14.2565 0.004672 413.037 427.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1700 0.000512 4096 430 1680 33280 20.8138 133.475 621.119 775.539 348.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 0.001024 2048 190 1344 12480 1.35734 21.0207 52.1299 74.55 74.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1630 6.4e-05 2048 150 6450 296704 35.1735 28.379 4415.25 838.257 5317.18 5317.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1750 0.000512 2048 180 400 36992 3.98131 28.793 201.967 234.787 234.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1100 0.001024 2048 235 550 16096 1.3697 17.2375 52.4499 71.0992 71.1598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1780 0.000256 2048 150 550 74688 7.13104 79.4343 209.586 296.197 296.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 830 0.001024 2048 160 400 15520 1.39475 20.8326 52.4984 74.7716 74.8201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 610 6.4e-05 4096 180 4000 174080 130.175 55.6011 3721.88 1675.75 5583.58 5583.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1120 0.000128 1024 340 650 113664 14.2757 6.832 106.666 217.421 345.358 345.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 300 0.000128 2048 92 900 2048 57.2052 14.3323 9.08326 417.727 498.533 498.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1700 0.000512 4096 430 1700 33792 6.62384 221.78 209.605 438.056 438.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 0.001024 2048 190 1350 12864 1.372 33.576 52.4711 87.4616 87.5175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1630 6.4e-05 2048 150 6450 296448 35.2167 28.5444 2821.27 838.662 3723.81 3723.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1750 0.000512 2048 180 400 36928 3.97741 18.5708 201.953 224.543 224.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1100 0.001024 2048 235 550 16064 1.37027 11.0789 52.4933 64.9847 65.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1780 0.000256 2048 150 550 74624 7.06352 50.8539 209.666 267.628 267.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 830 0.001024 2048 160 400 15488 1.39469 20.7606 52.5352 74.7333 74.7819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 610 6.4e-05 4096 180 4000 174080 130.253 55.6214 2354.82 1677.16 4218.03 4218.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1120 0.000128 1024 340 650 112640 14.2856 6.83478 87.3657 216.767 325.412 325.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 300 0.000128 2048 92 900 2048 57.3108 14.3299 9.4087 418.148 499.394 499.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1700 0.000512 4096 430 1700 33728 6.60976 140.43 209.607 356.689 356.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 0.001024 2048 190 1350 12800 1.36893 21.3557 52.4254 75.1932 75.2497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1630 6.4e-05 2048 150 6450 296448 35.1624 28.4262 2318.8 838.413 3220.92 3221.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1750 0.000512 2048 180 400 36864 3.96486 15.5046 201.875 221.388 221.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1100 0.001024 2048 235 550 16032 1.36829 9.37267 52.4944 63.278 63.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1780 0.000256 2048 150 550 74592 7.13472 41.9375 209.664 258.776 258.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 830 0.001024 2048 160 400 15456 1.39411 20.6498 52.5324 74.6168 74.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 610 6.4e-05 4096 180 4000 173568 130.049 55.5848 1926.2 1674.57 3786.56 3786.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1120 0.000128 1024 340 650 112128 14.2505 6.82915 79.2476 213.784 314.263 314.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 50 300 0.000128 2048 92 900 0 14.4128 0.004096 412.68 427.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1700 0.000512 4096 430 1700 33696 21.0253 115.257 622.284 758.693 331.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 710 0.001024 2048 190 1350 12768 1.36806 17.4904 52.4285 71.3297 71.3864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1630 6.4e-05 2048 150 6450 296480 35.353 28.3935 4140.86 837.616 5042.35 5042.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1750 0.000512 2048 180 400 37000 3.99187 26.7187 201.968 232.723 232.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1100 0.001024 2048 235 550 16080 1.37216 16.0447 52.4101 69.8691 69.9265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1780 0.000256 2048 150 550 74680 7.05469 73.5141 209.502 290.116 290.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 830 0.001024 2048 160 400 15520 1.3935 18.6036 52.4913 72.5329 72.5787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 610 6.4e-05 4096 180 4000 174080 130.684 55.7117 3449.96 1675.16 5311.68 5311.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1120 0.000128 1024 340 650 113280 14.3691 6.84858 89.2946 216.337 327.003 327.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 300 0.000128 2048 92 900 2560 57.4941 14.372 10.4049 418.951 501.399 501.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1700 0.000512 4096 430 1700 33760 6.61184 205.345 209.397 421.397 421.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 0.001024 2048 190 1350 12840 1.37206 31.0542 52.4079 84.8758 84.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1630 6.4e-05 2048 150 6450 296320 35.2736 28.3264 2654.28 837.871 3555.87 3555.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1750 0.000512 2048 180 400 36960 3.98646 17.3992 201.986 223.413 223.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1100 0.001024 2048 235 550 16000 1.37382 10.3956 52.3142 64.1244 64.1807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1780 0.000256 2048 150 550 74640 7.05946 47.3453 209.637 264.084 264.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 830 0.001024 2048 160 400 15440 1.38854 18.3561 52.3918 72.1781 72.2272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 610 6.4e-05 4096 180 4000 174080 130.399 55.7074 2216.91 1675.55 4078.74 4078.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1120 0.000128 1024 340 650 112640 14.4068 6.84237 70.0939 216.198 307.699 307.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 300 0.000128 2048 92 900 2560 57.4085 14.365 10.1356 419.13 501.223 501.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1700 0.000512 4096 430 1700 33680 6.61059 131.982 209.223 347.859 347.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 0.001024 2048 190 1350 12800 1.36835 20.0711 52.4143 73.8971 73.9545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1630 6.4e-05 2048 150 6450 296160 35.3342 28.3505 2217.13 837.286 3118.21 3118.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1750 0.000512 2048 180 400 36840 3.95888 14.8566 201.777 220.636 220.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1100 0.001024 2048 235 550 15960 1.36758 8.70195 52.3293 62.4437 62.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1780 0.000256 2048 150 550 74520 7.0553 39.4179 209.362 255.877 255.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 830 0.001024 2048 160 400 15360 1.3824 18.1615 52.2955 71.8809 71.9307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 610 6.4e-05 4096 180 4000 172800 130.462 55.6335 1834.63 1669.21 3690.1 3690.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1120 0.000128 1024 340 650 111360 14.4189 6.8487 60.79 216.962 299.174 299.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 50 300 0.000128 2048 92 900 0 14.281 0.022528 412.4 426.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1700 0.000512 4096 430 1700 33600 20.8883 110.491 621.45 752.946 326.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 0.001024 2048 190 1350 12720 1.36528 16.9466 52.3216 70.6757 70.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1630 6.4e-05 2048 150 6450 296320 35.205 28.3969 1903.85 838.149 2805.72 2805.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1750 0.000512 2048 180 400 36800 3.96499 12.8553 201.777 218.641 218.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1100 0.001024 2048 235 550 15840 1.36176 7.73101 52.1002 61.2345 61.2947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1780 0.000256 2048 150 550 74560 7.05165 34.3372 209.652 251.086 251.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 830 0.001024 2048 160 400 15360 1.39034 18.3009 52.4027 72.1383 72.1859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 610 6.4e-05 4096 180 4000 174080 130.177 55.5955 1593.05 1676.74 3455.73 3455.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1120 0.000128 1024 340 650 110080 14.1847 6.79565 66.962 214.004 302.107 302.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 10 50 300 0.000128 2048 92 900 0 14.2641 0.004096 412.461 426.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1700 0.000512 4096 430 1700 33600 20.873 94.8536 621.701 737.558 310.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 0.001024 2048 190 1350 12640 1.36192 14.4758 52.2038 68.0858 68.1385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 6.4e-05 2048 150 6450 296640 35.2245 28.3709 5651.26 838.793 6553.77 6553.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1750 0.000512 2048 180 400 36960 3.97248 36.8742 201.997 242.89 242.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 0.001024 2048 235 550 16080 1.36954 21.8314 52.4958 75.7385 75.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1780 0.000256 2048 150 550 74688 7.10061 100.259 209.798 317.202 317.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.001024 2048 160 400 15504 1.39264 15.1675 52.5348 69.1368 69.1859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 610 6.4e-05 4096 180 4000 173568 130.197 55.6473 4669.72 1674.45 6530.18 6530.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1120 0.000128 1024 340 650 112896 14.3115 6.8385 122.501 217.894 361.706 361.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 300 0.000128 2048 92 900 1536 57.2487 14.334 6.14038 416.725 494.638 494.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1700 0.000512 4096 430 1700 33744 6.61715 278.274 209.605 494.541 494.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 0.001024 2048 190 1350 12864 1.37322 42.4949 52.5535 96.464 96.5225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 6.4e-05 2048 150 6450 296448 35.1597 28.3382 3502.21 838.291 4404.12 4404.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1750 0.000512 2048 180 400 36864 3.9729 23.0354 201.842 228.895 228.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1100 0.001024 2048 235 550 16032 1.36806 13.8395 52.4795 67.7282 67.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1780 0.000256 2048 150 550 74592 7.1127 62.2724 209.617 279.047 279.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.001024 2048 160 400 15456 1.3865 9.38064 52.5232 63.3328 63.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 610 6.4e-05 4096 180 4000 173568 130.013 55.5883 2905.23 1674.2 4765.2 4765.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1120 0.000128 1024 340 650 112128 14.2408 6.8232 75.4016 213.743 310.368 310.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 50 300 0.000128 2048 92 900 0 14.298 0.004576 412.588 426.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1700 0.000512 4096 430 1700 33696 20.909 173.911 622.147 817.096 390.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 0.001024 2048 190 1350 12768 1.36602 26.2737 52.4117 80.0933 80.1509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1630 6.4e-05 2048 150 6450 296064 35.2342 28.5724 2855.29 837.87 3757.08 3757.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1750 0.000512 2048 180 400 36864 3.98538 19.1157 201.9 225.046 225.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1100 0.001024 2048 235 550 15984 1.36464 10.8913 52.4512 64.7493 64.8042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1780 0.000256 2048 150 550 74592 7.06355 50.7957 209.627 267.527 267.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 830 0.001024 2048 160 400 15408 1.3865 26.0521 52.4905 79.9716 80.0211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 610 6.4e-05 4096 180 4000 172800 130.125 55.5667 2364.04 1669.44 4219.33 4219.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1120 0.000128 1024 340 650 110592 14.2822 6.88538 61.4949 214.448 297.268 297.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1630 6.4e-05 2048 150 6450 295680 35.2573 28.3442 2433.72 845.04 3342.48 3342.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1750 0.000512 2048 180 400 36672 3.95725 16.3328 202.495 222.83 222.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1100 0.001024 2048 235 550 15936 1.36806 9.57235 52.9537 63.9384 63.9939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1780 0.000256 2048 150 550 74496 7.04918 43.4044 211.521 262.015 262.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 830 0.001024 2048 160 400 15360 1.38979 26.0612 52.9958 80.491 80.5404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 610 6.4e-05 4096 180 4000 172032 129.896 55.3554 2005.94 1681.58 3872.94 3873.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1120 0.000128 1024 340 650 110592 14.164 6.79293 73.12 213.312 307.546 307.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 50 300 0.000128 2048 92 900 0 14.2684 0.022624 416.637 430.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1700 0.000512 4096 430 1700 33600 20.8864 120.459 628.096 769.557 338.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 0.001024 2048 190 1350 12672 1.36595 18.3617 52.8876 72.6568 72.7125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 6.4e-05 2048 150 6450 296352 35.3405 28.3648 5193.75 838.302 6095.87 6095.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1750 0.000512 2048 180 400 36960 3.98131 34.2735 202.036 240.335 240.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 0.001024 2048 235 550 16072 1.36806 19.9639 52.482 73.8548 73.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1780 0.000256 2048 150 550 74648 7.05536 92.2088 209.668 308.973 309.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.001024 2048 160 400 15456 1.38829 14.1292 52.4144 67.9745 68.0223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 610 6.4e-05 4096 180 4000 172928 130.853 55.7199 4274.58 1674.01 6135.32 6135.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1120 0.000128 1024 340 650 112896 14.359 6.83946 113.335 215.755 350.442 350.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 300 0.000128 2048 92 900 1792 57.6044 14.3626 6.6328 418.71 497.503 497.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1700 0.000512 4096 430 1700 33768 6.62461 254.2 213.78 474.647 474.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 0.001024 2048 190 1350 12824 1.36899 38.58 52.4581 92.4505 92.5061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 6.4e-05 2048 150 6450 296128 35.2564 28.3545 3292.39 837.822 4193.93 4194.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1750 0.000512 2048 180 400 36848 3.96714 21.934 201.765 227.711 227.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 0.001024 2048 235 550 16016 1.36781 13.0513 52.4411 66.9022 66.9573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1780 0.000256 2048 150 550 74592 7.08787 58.8249 209.513 275.469 275.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.001024 2048 160 400 15344 1.38445 9.32864 52.2222 62.9771 63.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 610 6.4e-05 4096 180 4000 172032 131.245 55.6635 2707.53 1673.17 4567.78 4567.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1120 0.000128 1024 340 650 112896 14.3269 6.83962 72.1586 214.628 308.106 308.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 50 300 0.000128 2048 92 900 0 14.3606 0.004096 413.686 428.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1700 0.000512 4096 430 1700 33712 20.985 163.13 623.265 807.506 379.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 0.001024 2048 190 1350 12768 1.36774 24.9011 52.4173 78.73 78.7845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 6.4e-05 2048 150 6450 295680 35.3678 28.3451 2691.92 837.587 3593.34 3593.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1750 0.000512 2048 180 400 36792 3.96845 17.963 201.864 223.838 223.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 0.001024 2048 235 550 15960 1.37037 10.641 52.4953 64.5495 64.6064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1780 0.000256 2048 150 550 74424 7.04406 48.1036 209.409 264.598 264.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.001024 2048 160 400 15288 1.38506 7.42992 52.2754 61.1326 61.1806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 610 6.4e-05 4096 180 4000 172032 131.584 55.722 2219.11 1675.05 4081.63 4081.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1120 0.000128 1024 340 650 112896 14.3824 6.95706 59.493 217.178 298.167 298.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1630 6.4e-05 2048 150 6450 295680 35.2071 28.298 2419.2 837.634 3320.46 3320.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1750 0.000512 2048 180 400 36736 3.97443 16.3532 201.858 222.229 222.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1100 0.001024 2048 235 550 15904 1.36662 9.59971 52.4844 63.495 63.5523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1780 0.000256 2048 150 550 74368 7.04275 43.2256 209.392 259.705 259.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 830 0.001024 2048 160 400 15232 1.38256 23.992 52.2668 77.6841 77.7326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 610 6.4e-05 4096 180 4000 172032 131.037 55.5868 1993.15 1675.77 3855.71 3855.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1120 0.000128 1024 340 650 111104 14.1848 6.81779 52.4418 214.669 288.268 288.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 6.4e-05 2048 150 6450 296448 35.2212 28.3772 5013.15 838.679 5915.55 5915.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1750 0.000512 2048 180 400 36928 3.97107 33.2929 201.945 239.252 239.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 0.001024 2048 235 550 16064 1.3688 19.8024 52.4941 73.7095 73.7693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1780 0.000256 2048 150 550 74624 7.05946 91.0887 209.665 307.858 307.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.001024 2048 160 400 15488 1.3865 13.9612 52.5345 67.9243 67.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 610 6.4e-05 4096 180 4000 174080 130.307 55.5925 4242.96 1678.02 6107.06 6107.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1120 0.000128 1024 340 650 112640 14.2812 6.82374 110.489 216.761 348.515 348.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 300 0.000128 2048 92 900 2048 57.317 14.3422 7.33635 418.147 497.34 497.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1700 0.000512 4096 430 1700 33728 6.6089 251.534 209.603 467.791 467.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 0.001024 2048 190 1350 12800 1.36602 38.5959 52.4323 92.4398 92.4984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 6.4e-05 2048 150 6450 296448 35.2148 28.3717 3247.02 838.081 4148.81 4148.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1750 0.000512 2048 180 400 36864 3.97722 21.7502 201.862 227.632 227.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 0.001024 2048 235 550 16000 1.36992 13.1748 52.4444 67.0303 67.0875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1780 0.000256 2048 150 550 74496 7.04656 59.6715 209.304 276.067 276.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.001024 2048 160 400 15360 1.3897 9.43114 52.3146 63.1795 63.2271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 610 6.4e-05 4096 180 4000 172032 130.584 55.5505 2723.02 1675.16 4584.49 4584.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1120 0.000128 1024 340 650 112640 14.2806 6.83008 72.1506 214.087 307.509 307.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 6.4e-05 2048 150 6450 295680 35.251 28.3156 2651.01 837.639 3552.33 3552.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1750 0.000512 2048 180 400 36672 3.96058 18.5827 201.607 224.192 224.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 0.001024 2048 235 550 15936 1.36806 11.1165 52.4924 65.0187 65.0756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1780 0.000256 2048 150 550 74496 7.05741 50.8191 209.668 267.586 267.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.001024 2048 160 400 15360 1.3865 7.97382 52.5313 61.934 61.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 610 6.4e-05 4096 180 4000 172032 129.875 55.3536 2292.92 1666.82 4145.13 4145.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1120 0.000128 1024 340 650 110592 14.1443 6.79923 61.1102 212.331 294.542 294.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 300 0.000128 2048 92 900 0 14.2684 0.005344 413.01 427.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1700 0.000512 4096 430 1700 33600 20.8884 137.156 622.612 780.779 353.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 0.001024 2048 190 1350 12672 1.36358 21.3312 52.4236 75.1577 75.2147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 6.4e-05 2048 150 6450 294912 35.1738 28.2829 2317.17 835.64 3216.38 3216.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1750 0.000512 2048 180 400 36608 3.95674 16.4352 201.513 221.947 222.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 0.001024 2048 235 550 15872 1.36864 10.2359 52.439 64.0875 64.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1780 0.000256 2048 150 550 74240 7.056 44.6157 208.951 260.667 260.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.001024 2048 160 400 15104 1.37626 6.62733 51.9652 60.0106 60.0565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 610 6.4e-05 4096 180 4000 172032 130.729 55.5559 2049.92 1671.26 3907.63 3907.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1120 0.000128 1024 340 650 110592 14.5167 6.82803 52.9912 216.484 290.974 291.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 6.4e-05 2048 150 6450 296352 35.302 28.4093 5245.77 838.186 6147.78 6147.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1750 0.000512 2048 180 400 36936 3.97843 34.2822 201.98 240.284 240.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 0.001024 2048 235 550 16056 1.36915 20.4169 52.4812 74.3098 74.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1780 0.000256 2048 150 550 74664 7.15302 93.1416 209.848 310.187 310.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.001024 2048 160 400 15480 1.38445 14.3521 52.8823 68.661 68.7104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 610 6.4e-05 4096 180 4000 173952 130.613 55.6913 4395.7 1676.16 6258.33 6258.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1120 0.000128 1024 340 650 112896 14.3086 6.84266 112.484 217.525 351.315 351.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 50 300 0.000128 2048 92 900 0 14.3034 0.005248 414.578 428.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1700 0.000512 4096 430 1700 33696 20.9131 259.937 624.015 904.988 476.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 0.001024 2048 190 1350 12816 1.37078 39.3 52.4832 93.1968 93.2539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 6.4e-05 2048 150 6450 296064 35.2484 28.3663 3728.85 838.437 4631.01 4631.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1750 0.000512 2048 180 400 36864 3.98336 24.3962 201.986 230.408 230.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 0.001024 2048 235 550 15984 1.36749 14.2378 52.4882 68.1363 68.1923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1780 0.000256 2048 150 550 74592 7.0615 66.4371 209.83 283.372 283.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.001024 2048 160 400 15408 1.39242 10.2685 52.535 64.2389 64.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 610 6.4e-05 4096 180 4000 172800 130.133 55.5546 3104.59 1670.52 4960.96 4961.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1120 0.000128 1024 340 650 110592 14.2755 6.81984 79.5176 213.551 314.318 314.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 6.4e-05 2048 150 6450 295488 35.3563 28.5676 3062.41 837.167 3963.63 3963.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1750 0.000512 2048 180 400 36720 3.97344 20.022 201.704 225.743 225.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 0.001024 2048 235 550 15768 1.35782 11.6735 52.0604 65.1371 65.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1780 0.000256 2048 150 550 74520 7.19654 54.5058 209.588 271.333 271.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.001024 2048 160 400 15336 1.39024 8.73651 52.4811 62.6523 62.7001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 610 6.4e-05 4096 180 4000 172800 130.521 55.6484 2560.54 1669.53 4416.41 4416.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1120 0.000128 1024 340 650 110592 14.5135 6.8423 65.5028 217.099 304.119 304.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 6.4e-05 2048 150 6450 296064 35.2126 28.3341 2912.4 838.24 3814.3 3814.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1750 0.000512 2048 180 400 36576 3.96054 18.5354 201.517 224.055 224.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 0.001024 2048 235 550 15840 1.36451 11.1248 52.4576 64.9895 65.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1780 0.000256 2048 150 550 74304 7.05741 51.8682 209.24 268.209 268.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.001024 2048 160 400 15264 1.39056 8.59046 52.4884 62.5112 62.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 610 6.4e-05 4096 180 4000 170496 129.461 55.1377 2380.3 1657.87 4222.94 4223.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1120 0.000128 1024 340 650 105984 14.323 6.77536 59.8838 208.509 289.654 289.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 6.4e-05 2048 150 6450 295200 35.2778 28.4536 2664.19 835.361 3563.4 3563.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1750 0.000512 2048 180 400 36360 3.93626 17.2125 200.087 221.276 221.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 0.001024 2048 235 550 15480 1.34739 10.0232 51.6783 63.0924 63.1467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1780 0.000256 2048 150 550 74160 7.03565 47.9543 209.045 264.082 264.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.001024 2048 160 400 15120 1.38163 7.25174 52.2938 60.9678 61.0173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 610 6.4e-05 4096 180 4000 172800 130.561 55.6641 2210.64 1671.14 4068.16 4068.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1120 0.000128 1024 340 650 109440 14.6385 6.84634 57.3818 215.429 294.452 294.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 6.4e-05 2048 150 6450 296320 35.2457 28.3723 5099.96 838.619 6002.32 6002.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1750 0.000512 2048 180 400 36960 3.98541 33.1906 202.11 239.33 239.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 0.001024 2048 235 550 16000 1.36813 19.652 52.361 73.4251 73.4822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1780 0.000256 2048 150 550 74640 7.05312 90.9353 209.735 307.767 307.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.001024 2048 160 400 15440 1.38998 13.7168 52.4429 67.5914 67.6395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 610 6.4e-05 4096 180 4000 174080 130.394 55.6728 4256.17 1677.04 6119.45 6119.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1120 0.000128 1024 340 650 112640 14.3949 6.84032 109.713 216.387 347.491 347.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 300 0.000128 2048 92 900 2560 57.3879 14.6041 8.92563 424.426 505.53 505.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1700 0.000512 4096 430 1700 33680 6.60874 253.051 209.409 469.114 469.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 0.001024 2048 190 1350 12800 1.36752 38.3607 52.4612 92.2323 92.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 6.4e-05 2048 150 6450 296320 35.1962 28.4261 3497.71 838.942 4400.4 4400.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1750 0.000512 2048 180 400 36800 3.97235 22.9504 201.862 228.827 228.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 0.001024 2048 235 550 15840 1.35946 13.8668 52.148 67.4153 67.4734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1780 0.000256 2048 150 550 74560 7.05933 62.5132 209.759 279.375 279.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.001024 2048 160 400 15360 1.3888 9.88058 52.4545 63.7669 63.8152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 610 6.4e-05 4096 180 4000 174080 130.19 55.5869 2912.83 1678.31 4777.08 4777.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1120 0.000128 1024 340 650 110080 14.1703 6.80032 74.0635 214.207 309.394 309.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 50 300 0.000128 2048 92 900 0 14.3429 0.004864 412.86 427.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1700 0.000512 4096 430 1700 33600 20.9559 172.813 622.395 816.294 389.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 0.001024 2048 190 1350 12640 1.35894 26.2906 54.8938 82.5858 82.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 6.4e-05 2048 150 6450 295680 35.2605 28.3425 2962.17 837.475 3863.36 3863.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1750 0.000512 2048 180 400 36720 3.96083 19.3491 201.767 225.12 225.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 0.001024 2048 235 550 15840 1.36806 11.6777 52.313 65.4036 65.4604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1780 0.000256 2048 150 550 74400 7.05405 53.3415 209.337 269.778 269.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.001024 2048 160 400 15120 1.38035 8.37632 51.9705 61.771 61.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 610 6.4e-05 4096 180 4000 172800 130.219 55.598 2504.43 1669.61 4360.01 4360.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1120 0.000128 1024 340 650 107520 14.4334 6.81405 62.1757 213.524 297.102 297.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 300 0.000128 2048 92 900 0 14.3036 0.004768 412.665 427.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1700 0.000512 4096 430 1700 33360 20.8679 147.252 621.041 789.291 362.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 0.001024 2048 190 1350 12480 1.35782 22.0353 51.9879 75.4234 75.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 6.4e-05 2048 150 6450 294400 35.193 28.2947 2715.35 835.81 3614.77 3614.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1750 0.000512 2048 180 400 36480 3.94675 18.0736 200.377 222.44 222.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 0.001024 2048 235 550 15680 1.35616 10.4582 52.1423 63.9991 64.0604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1780 0.000256 2048 150 550 74240 7.0417 48.8513 209.299 265.236 265.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.001024 2048 160 400 15040 1.37638 7.79091 52.0094 61.2196 61.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 610 6.4e-05 4096 180 4000 168960 129.226 54.9734 2223.52 1651.04 4058.92 4059.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1120 0.000128 1024 340 650 107520 14.4315 7.78048 58.2236 210.048 290.641 290.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 300 0.000128 2048 92 900 0 14.2908 0.004544 413.313 427.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1700 0.000512 4096 430 1700 33280 20.8601 135.233 621.865 778.086 350.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 0.001024 2048 190 1350 12480 1.36061 20.5681 52.2445 74.2174 74.2744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 6.4e-05 2048 150 6450 296000 35.2745 28.3411 2615.15 838.618 3517.5 3517.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1750 0.000512 2048 180 400 36400 3.94854 17.0833 200.374 221.451 221.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 0.001024 2048 235 550 15600 1.35862 10.8158 52.1424 64.3605 64.4192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1780 0.000256 2048 150 550 74000 7.02397 46.6493 208.868 262.585 262.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.001024 2048 160 400 14800 1.36563 7.74554 51.5868 60.7412 60.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 610 6.4e-05 4096 180 4000 166400 130.326 55.0212 2111.58 1651.94 3949.03 3949.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1120 0.000128 1024 340 650 108800 14.3459 6.80563 55.2409 212.244 288.792 288.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 300 0.000128 2048 92 900 0 14.2719 0.005056 413.439 427.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1700 0.000512 4096 430 1700 33200 20.8308 129.522 621.99 772.466 344.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 0.001024 2048 190 1350 12400 1.35626 20.0682 52.2478 73.7148 73.7714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1630 6.4e-05 2048 150 6480 296832 35.1822 28.3543 4110.46 838.111 5012.23 5012.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1750 0.000512 2048 180 420 36896 3.99389 27.4573 201.954 233.448 233.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1100 0.001024 2048 235 540 16160 1.37011 15.4949 52.4492 69.3557 69.4126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1780 0.000256 2048 150 540 74752 7.08435 71.7085 209.56 288.397 288.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 830 0.001024 2048 160 420 15328 1.39187 19.4635 52.5072 73.4055 73.4536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 610 6.4e-05 4096 180 4020 172544 131.041 55.5786 3400.02 1675.46 5262.28 5262.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1120 0.000128 1024 340 660 112128 14.3838 6.83091 95.7457 218.427 335.546 335.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 300 0.000128 2048 92 900 5120 56.8733 14.4405 19.0535 417.653 508.21 508.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1700 0.000512 4096 430 1680 33856 6.6233 201.631 209.591 417.892 417.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 0.001024 2048 190 1380 12704 1.37216 31.1218 52.4309 84.9682 85.0258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1630 6.4e-05 2048 150 6480 296704 35.1871 28.2952 2682.85 838.418 3584.86 3584.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1750 0.000512 2048 180 420 36864 3.99152 18.1719 202.03 224.237 224.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1100 0.001024 2048 235 540 16128 1.36934 10.4144 52.4812 64.3084 64.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1780 0.000256 2048 150 540 74688 7.13728 47.2615 209.613 264.054 264.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 830 0.001024 2048 160 420 15296 1.39325 19.3638 52.5369 73.3385 73.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 610 6.4e-05 4096 180 4020 172032 131.387 55.61 2211.2 1676.66 4075.04 4075.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1120 0.000128 1024 340 660 111616 14.3756 6.83008 78.904 213.553 313.824 313.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 300 0.000128 2048 92 900 4096 57.2386 14.3353 14.7996 418.019 504.597 504.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1700 0.000512 4096 430 1680 33792 6.62432 131.975 209.555 348.198 348.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 0.001024 2048 190 1380 12672 1.36973 20.3508 52.4616 74.2233 74.2815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1630 6.4e-05 2048 150 6480 296448 35.1511 28.3026 2173.85 837.615 3075.03 3075.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1750 0.000512 2048 180 420 36768 3.97184 15.2829 201.788 221.085 221.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1100 0.001024 2048 235 540 16032 1.36397 8.63962 52.2734 62.3174 62.3741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1780 0.000256 2048 150 540 74688 7.06765 38.7358 209.557 255.403 255.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 830 0.001024 2048 160 420 15264 1.38854 19.287 52.5068 73.2248 73.2745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 610 6.4e-05 4096 180 4020 172032 130.984 55.6032 1790.46 1673.43 3650.65 3650.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1120 0.000128 1024 340 660 110592 14.389 6.82189 71.2135 216.733 309.314 309.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 300 0.000128 2048 92 900 3072 56.7646 14.2604 12.0416 412.338 495.602 495.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1700 0.000512 4096 430 1680 33792 6.63142 107.546 209.593 323.815 323.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 710 0.001024 2048 190 1380 12576 1.36205 16.648 52.2568 70.3079 70.3652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1630 6.4e-05 2048 150 6480 296448 35.2275 28.3054 1880.98 838.846 2783.47 2783.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1750 0.000512 2048 180 420 36736 3.96787 13.1178 201.879 219.009 219.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1100 0.001024 2048 235 540 16000 1.36454 25.4177 52.3265 79.1531 79.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1780 0.000256 2048 150 540 74624 7.06067 124.199 209.756 341.06 341.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 830 0.001024 2048 160 420 15232 1.37571 19.3579 52.554 73.3304 73.3897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 610 6.4e-05 4096 180 4020 169984 131.393 55.5377 1534 1672 3393.09 3393.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1120 0.000128 1024 340 660 110592 14.4897 6.83651 65.3625 217.433 304.278 304.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 300 0.000128 2048 92 900 4096 57.2604 14.3573 15.7948 418.318 505.913 506.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1700 0.000512 4096 430 1680 33664 6.61046 92.6125 209.286 308.551 308.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 710 0.001024 2048 190 1380 12544 1.36397 14.5693 52.3042 68.2814 68.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1630 6.4e-05 2048 150 6480 296640 35.3431 28.4356 5662.59 837.819 6564.31 6564.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1750 0.000512 2048 180 420 36880 3.97482 38.5111 201.933 244.462 244.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1100 0.001024 2048 235 540 16160 1.36528 21.4584 52.4696 75.3357 75.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1780 0.000256 2048 150 540 74760 7.06147 98.4735 209.717 315.296 315.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 830 0.001024 2048 160 420 15320 1.38598 28.4228 52.5094 82.3603 82.4085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 610 6.4e-05 4096 180 4020 172800 131.529 55.7141 4652.69 1675.45 6515.56 6515.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1120 0.000128 1024 340 660 112000 14.444 6.84032 122.049 218.26 361.746 361.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 300 0.000128 2048 92 900 5120 57.2062 14.3926 28.104 419.075 518.958 519.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1700 0.000512 4096 430 1680 33840 6.63254 275.947 209.558 492.182 492.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 0.001024 2048 190 1380 12720 1.37011 42.9496 52.4947 96.857 96.9134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1630 6.4e-05 2048 150 6480 296640 35.2256 28.4221 3511.96 838.643 4414.37 4414.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1750 0.000512 2048 180 420 36800 3.97526 24.0497 201.908 229.977 230.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1100 0.001024 2048 235 540 16080 1.36237 13.3509 52.4004 67.1564 67.2133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1780 0.000256 2048 150 540 74720 7.06026 61.3088 209.754 278.169 278.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 830 0.001024 2048 160 420 15280 1.38854 28.3238 52.5386 82.2926 82.3398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 610 6.4e-05 4096 180 4020 172800 131.257 55.6739 2898.52 1677.57 4763.19 4763.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1120 0.000128 1024 340 660 111360 14.4789 6.8649 94.4569 218.476 334.433 334.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 300 0.000128 2048 92 900 5120 57.1902 14.3587 26.2071 419.473 517.411 517.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1700 0.000512 4096 430 1680 33760 6.61123 171.972 209.485 388.113 388.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 0.001024 2048 190 1380 12640 1.36192 26.7832 52.4195 80.6072 80.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1630 6.4e-05 2048 150 6480 296160 35.3039 28.4192 2861.47 837.875 3763.18 3763.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1750 0.000512 2048 180 420 36720 3.97357 19.7088 201.807 225.536 225.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1100 0.001024 2048 235 540 16080 1.36419 10.8719 52.5115 64.7902 64.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1780 0.000256 2048 150 540 74640 7.09427 50.0879 209.675 266.901 266.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 830 0.001024 2048 160 420 15240 1.38851 28.2358 52.5473 82.2148 82.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 610 6.4e-05 4096 180 4020 170880 131.347 55.6284 2339.57 1670.46 4197.17 4197.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1120 0.000128 1024 340 660 111360 14.4204 6.84208 79.5486 217.106 318.073 318.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 60 300 0.000128 2048 92 900 0 14.3135 0.022528 412.692 427.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1700 0.000512 4096 430 1680 33720 20.9298 139.641 622.208 782.89 355.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 0.001024 2048 190 1380 12600 1.36192 21.7227 52.4271 75.5543 75.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1630 6.4e-05 2048 150 6480 296320 35.1853 28.3183 2431.02 838.123 3332.76 3332.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1750 0.000512 2048 180 420 36640 3.95878 16.9649 201.617 222.585 222.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1100 0.001024 2048 235 540 16000 1.36198 9.53571 52.3674 63.3096 63.3672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1780 0.000256 2048 150 540 74560 7.0472 42.5024 209.385 258.978 259.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 830 0.001024 2048 160 420 15200 1.39002 28.2315 52.5005 82.1646 82.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 610 6.4e-05 4096 180 4020 171520 131.426 55.5845 1992.06 1676.06 3855.31 3855.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1120 0.000128 1024 340 660 107520 14.4148 6.80173 71.5096 213.255 306.138 306.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 10 60 300 0.000128 2048 92 900 0 14.2706 0.025888 412.583 426.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1700 0.000512 4096 430 1680 33600 20.8692 118.415 621.493 760.891 333.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 0.001024 2048 190 1380 12480 1.36029 18.4096 52.1666 71.9796 72.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 6.4e-05 2048 150 6480 296640 35.2282 28.3238 5218.74 837.994 6120.41 6120.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1750 0.000512 2048 180 420 36864 3.98042 35.9917 201.908 241.922 241.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 0.001024 2048 235 540 16128 1.36806 19.6753 52.4022 73.4905 73.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1780 0.000256 2048 150 540 74736 7.09222 91.1163 209.613 307.866 307.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.001024 2048 160 420 15312 1.39069 14.5094 53.1179 69.0633 69.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 610 6.4e-05 4096 180 4020 172032 131.108 55.6577 4265.93 1672.7 6125.58 6125.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1120 0.000128 1024 340 660 112128 14.3796 6.83802 112.394 217.696 351.468 351.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 300 0.000128 2048 92 900 4608 56.9398 14.4118 15.0849 416.325 502.952 503.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1700 0.000512 4096 430 1680 33840 6.62339 253.055 209.591 469.316 469.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 0.001024 2048 190 1380 12672 1.36566 39.3505 52.3819 93.1449 93.2034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 6.4e-05 2048 150 6480 296448 35.1559 28.56 3263.63 838.411 4165.87 4165.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1750 0.000512 2048 180 420 36768 3.96854 22.8762 201.878 228.769 228.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 0.001024 2048 235 540 16032 1.36346 12.6674 52.3278 66.4014 66.4576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1780 0.000256 2048 150 540 74688 7.05584 56.8064 209.774 273.679 273.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.001024 2048 160 420 15264 1.39046 9.48368 52.5579 63.4762 63.5224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 610 6.4e-05 4096 180 4020 172032 130.955 55.5807 2673.78 1674.69 4535.18 4535.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1120 0.000128 1024 340 660 110592 14.373 6.8241 69.8298 216.938 308.12 308.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 300 0.000128 2048 92 900 3072 56.7558 14.2796 7.89235 412.736 491.858 492.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1700 0.000512 4096 430 1680 33792 6.62467 159.566 209.793 376.027 376.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 0.001024 2048 190 1380 12576 1.36368 24.8062 52.3017 78.5137 78.5696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 6.4e-05 2048 150 6480 296064 35.2407 28.3986 2674.35 837.539 3575.64 3575.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1750 0.000512 2048 180 420 36720 3.97107 18.9791 201.773 224.766 224.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1100 0.001024 2048 235 540 15984 1.36602 10.1795 52.2596 63.8487 63.9049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1780 0.000256 2048 150 540 74592 7.08899 46.8938 209.378 263.405 263.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 830 0.001024 2048 160 420 15120 1.38579 24.8584 52.2306 78.5196 78.5689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 610 6.4e-05 4096 180 4020 170496 131.315 55.5663 2186.38 1669.12 4042.55 4042.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1120 0.000128 1024 340 660 110592 14.2892 6.81821 57.524 213.324 292.109 292.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 60 300 0.000128 2048 92 900 0 14.2158 0.004096 408.189 422.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1700 0.000512 4096 430 1680 33696 20.8348 131.293 619.181 771.436 349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 0.001024 2048 190 1380 12528 1.36298 20.3448 52.2465 73.9952 74.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1630 6.4e-05 2048 150 6480 295680 35.2333 28.4427 2407.33 836.852 3307.97 3308.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1750 0.000512 2048 180 420 36672 3.97315 16.4802 201.783 222.281 222.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1100 0.001024 2048 235 540 15936 1.36189 9.01494 52.2733 62.6916 62.7494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1780 0.000256 2048 150 540 74496 7.06157 42.3918 209.304 258.8 258.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 830 0.001024 2048 160 420 15168 1.3905 24.8335 52.5016 78.77 78.8192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 610 6.4e-05 4096 180 4020 168960 131.288 55.3574 1952.22 1665.42 3804.45 3804.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1120 0.000128 1024 340 660 107520 14.4173 6.79936 66.7859 211.179 299.338 299.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 60 300 0.000128 2048 92 900 0 14.2871 0.02352 412.539 426.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1700 0.000512 4096 430 1680 33600 20.9036 118.748 621.618 761.389 334.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 0.001024 2048 190 1380 12480 1.36397 17.9066 52.2527 71.5656 71.6227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1630 6.4e-05 2048 150 6480 295680 35.2647 28.3709 2089.94 837.433 2991.13 2991.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1750 0.000512 2048 180 420 36480 3.9465 14.5921 200.34 218.921 218.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1100 0.001024 2048 235 540 15840 1.36131 7.86022 52.1404 61.4035 61.4624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1780 0.000256 2048 150 540 74400 7.15334 37.0372 209.173 253.404 253.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 830 0.001024 2048 160 420 15120 1.39213 24.7593 52.4993 78.6934 78.7398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 610 6.4e-05 4096 180 4020 168960 131.591 55.6029 1695.29 1669.51 3552.16 3552.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1120 0.000128 1024 340 660 107520 14.4397 6.80826 62.3325 215.619 299.356 299.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 12 60 300 0.000128 2048 92 900 0 14.2691 0.020128 412.635 426.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1700 0.000512 4096 430 1680 33600 20.8778 102.349 621.958 745.3 318.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 0.001024 2048 190 1380 12480 1.36723 15.6216 52.3799 69.4095 69.4697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 6.4e-05 2048 150 6480 296576 35.3419 28.4017 4968.69 838.374 5870.92 5871.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1750 0.000512 2048 180 420 36848 3.97792 33.659 201.982 239.663 239.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 0.001024 2048 235 540 16128 1.36554 19.0771 52.4718 72.9577 73.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1780 0.000256 2048 150 540 74704 7.06064 86.465 209.67 303.24 303.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.001024 2048 160 420 15288 1.38653 14.2089 52.5031 68.1404 68.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 610 6.4e-05 4096 180 4020 172032 131.471 55.7105 4075.42 1674.16 5936.93 5937.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1120 0.000128 1024 340 660 112000 14.4319 6.84362 106.41 216.833 344.673 344.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 300 0.000128 2048 92 900 5376 57.1366 14.3895 16.8087 418.761 507.281 507.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1700 0.000512 4096 430 1680 33824 6.62656 242.368 209.723 458.761 458.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 0.001024 2048 190 1380 12656 1.36736 37.591 52.406 91.41 91.4661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 6.4e-05 2048 150 6480 296576 35.214 28.3709 3144.35 837.925 4045.98 4046.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1750 0.000512 2048 180 420 36736 3.96256 21.6902 201.753 227.448 227.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 0.001024 2048 235 540 16016 1.36432 11.8509 52.2804 65.5378 65.5934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1780 0.000256 2048 150 540 74592 7.04307 55.3293 209.367 271.782 271.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.001024 2048 160 420 15232 1.38854 8.82493 52.4657 62.7215 62.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 610 6.4e-05 4096 180 4020 172032 131.191 55.661 2583.65 1673.5 4444.16 4444.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1120 0.000128 1024 340 660 111104 14.4586 6.82982 67.5197 217.803 306.766 306.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 300 0.000128 2048 92 900 3584 56.8859 14.3032 8.81734 413.804 493.997 494.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1700 0.000512 4096 430 1680 33712 6.60832 153.642 209.286 369.579 369.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 710 0.001024 2048 190 1380 12544 1.36112 23.5991 52.2179 77.2194 77.2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 6.4e-05 2048 150 6480 295680 35.3422 28.3853 2635.49 836.921 3536.26 3536.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1750 0.000512 2048 180 420 36624 3.95674 18.5684 201.593 224.159 224.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 0.001024 2048 235 540 15960 1.36192 10.1908 52.2813 63.8759 63.9321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1780 0.000256 2048 150 540 74592 7.0656 46.354 209.529 262.989 263.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.001024 2048 160 420 15120 1.38544 7.91757 52.3143 61.6604 61.7067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 610 6.4e-05 4096 180 4020 172032 131.614 55.7404 2175.02 1673.65 4036.18 4036.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1120 0.000128 1024 340 660 110208 14.6136 6.9079 57.2213 217.927 296.826 296.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 300 0.000128 2048 92 900 5376 57.1145 14.4314 11.0402 418.879 501.655 501.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1700 0.000512 4096 430 1680 33600 6.58701 128.244 208.99 343.864 343.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 0.001024 2048 190 1380 12432 1.35782 20.1809 52.0701 73.65 73.7055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 6.4e-05 2048 150 6480 295680 35.2215 28.3709 2315.44 836.843 3215.99 3216.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1750 0.000512 2048 180 420 36512 3.95878 15.8976 200.385 220.286 220.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 0.001024 2048 235 540 15904 1.36192 9.12774 52.2693 62.8008 62.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1780 0.000256 2048 150 540 74368 7.03693 40.5406 209.031 256.653 256.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.001024 2048 160 420 15008 1.3824 6.47034 52.1537 60.0491 60.0965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 610 6.4e-05 4096 180 4020 172032 131.076 55.6052 1908.57 1674.13 3769.56 3769.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1120 0.000128 1024 340 660 107520 14.4879 6.8144 49.1196 213.473 284.054 284.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 300 0.000128 2048 92 900 0 14.1478 0.005792 404.47 418.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1700 0.000512 4096 430 1680 33600 20.7526 112.472 613.702 747.056 328.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 0.001024 2048 190 1380 12320 1.35293 16.8451 51.9067 70.1477 70.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1630 6.4e-05 2048 150 6480 295680 35.3008 28.389 2047.24 836.655 2947.7 2947.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1750 0.000512 2048 180 420 36400 3.94182 14.5365 200.339 218.861 218.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1100 0.001024 2048 235 540 15680 1.35373 8.05971 51.8722 61.3296 61.3887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1780 0.000256 2048 150 540 74480 7.04563 36.7124 209.697 253.501 253.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 830 0.001024 2048 160 420 14840 1.37421 21.7124 51.9104 75.0385 75.0858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 610 6.4e-05 4096 180 4020 165760 131.839 55.3085 1625.35 1661.11 3473.78 3473.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1120 0.000128 1024 340 660 107520 14.2614 6.80346 43.4572 211.354 276.03 276.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 60 300 0.000128 2048 92 900 0 14.2377 0.005472 409.728 424.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1700 0.000512 4096 430 1680 33600 20.8613 100.298 619.481 740.767 316.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 0.001024 2048 190 1380 12320 1.35821 14.9201 52.1101 68.4301 68.4895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 6.4e-05 2048 150 6480 296704 35.2081 28.4916 4558.71 838.677 5461.2 5461.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1750 0.000512 2048 180 420 36864 3.9895 32.5843 202.05 238.668 238.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 0.001024 2048 235 540 16128 1.3696 18.1128 52.5003 72.0244 72.0779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1780 0.000256 2048 150 540 74688 7.0817 82.6327 209.796 299.554 299.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.001024 2048 160 420 15296 1.38992 13.3543 52.5532 67.34 67.3883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 610 6.4e-05 4096 180 4020 172032 131.414 55.6171 3841.05 1677.18 5705.44 5705.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1120 0.000128 1024 340 660 111616 14.3557 6.82874 101.821 209.159 332.322 332.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 300 0.000128 2048 92 900 4096 57.1857 14.3748 12.4392 418.247 502.439 502.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1700 0.000512 4096 430 1680 33792 6.61654 227.383 209.627 443.67 443.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 0.001024 2048 190 1380 12672 1.37626 35.8554 52.4775 89.7522 89.8113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 6.4e-05 2048 150 6480 296448 35.2044 28.4221 3013.37 838.744 3915.86 3915.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1750 0.000512 2048 180 420 36736 3.97312 22.1491 201.878 228.046 228.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 0.001024 2048 235 540 16000 1.36026 12.3228 52.3182 66.0454 66.1012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1780 0.000256 2048 150 540 74624 7.14138 56.5011 209.652 273.339 273.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.001024 2048 160 420 15232 1.39043 9.39334 52.5444 63.3709 63.4194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 610 6.4e-05 4096 180 4020 169984 131.431 55.55 2596.27 1671.86 4455.27 4455.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1120 0.000128 1024 340 660 110592 14.4907 6.8344 68.526 215.304 305.312 305.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 300 0.000128 2048 92 900 4096 57.2792 14.3366 9.964 418.256 500.029 500.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1700 0.000512 4096 430 1680 33664 6.6144 154.667 209.256 370.581 370.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 0.001024 2048 190 1380 12544 1.36141 24.5132 52.2993 78.2168 78.2741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 6.4e-05 2048 150 6480 295680 35.2524 28.3225 2489.03 836.964 3389.69 3389.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1750 0.000512 2048 180 420 36672 3.97312 18.4471 201.799 224.263 224.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 0.001024 2048 235 540 15936 1.36512 9.99222 52.2811 63.6796 63.7357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1780 0.000256 2048 150 540 74496 7.08093 47.3282 209.334 263.787 263.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.001024 2048 160 420 15168 1.39248 8.13472 52.5087 62.0795 62.1261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 610 6.4e-05 4096 180 4020 168960 131.296 55.3779 2141.15 1665.6 3993.59 3993.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1120 0.000128 1024 340 660 107520 14.418 7.85818 56.238 213.146 291.816 291.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 300 0.000128 2048 92 900 0 14.2677 0.005248 412.595 426.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1700 0.000512 4096 430 1680 33600 20.8802 129.089 623.504 773.597 346.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 0.001024 2048 190 1380 12480 1.36602 19.7143 52.262 73.3859 73.4413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 6.4e-05 2048 150 6480 294912 35.1715 28.2697 2212.13 836.26 3111.94 3112.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1750 0.000512 2048 180 420 36608 3.97904 16.9612 201.866 222.848 222.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 0.001024 2048 235 540 15872 1.36304 9.86755 52.3222 63.596 63.6533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1780 0.000256 2048 150 540 74496 7.0681 43.7916 209.63 260.533 260.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.001024 2048 160 420 15104 1.38998 7.73626 52.5382 61.7087 61.7574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 610 6.4e-05 4096 180 4020 167936 132.003 55.554 1952.63 1673.35 3813.7 3813.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1120 0.000128 1024 340 660 110592 14.4973 6.83059 53.135 212.471 287.087 287.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 6.4e-05 2048 150 6480 294400 35.1899 28.3022 2037.51 835.822 2936.95 2937.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1750 0.000512 2048 180 420 36480 3.96592 15.4849 201.706 221.202 221.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 0.001024 2048 235 540 15680 1.35235 8.88522 51.9773 62.2595 62.3181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1780 0.000256 2048 150 540 74240 7.04512 39.7902 209.589 256.471 256.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.001024 2048 160 420 15040 1.39264 6.4256 52.5444 60.4072 60.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 610 6.4e-05 4096 180 4020 163840 130.932 54.9467 1742.17 1650.85 3579.06 3579.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1120 0.000128 1024 340 660 107520 14.4316 6.8 47.2211 210.201 278.808 278.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 300 0.000128 2048 92 900 0 14.3202 0.005856 413.227 427.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1700 0.000512 4096 430 1680 33280 20.8804 106.395 621.452 748.855 321.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 0.001024 2048 190 1380 12160 1.34925 16.3295 51.7811 69.502 69.5581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1630 6.4e-05 2048 150 6464 296704 35.1865 28.315 4051.67 838.837 4954.13 4954.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1750 0.000512 2048 180 448 36768 3.99043 29.0859 202.081 235.202 235.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1100 0.001024 2048 235 576 15936 1.37216 16.0832 52.4925 69.9918 70.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1780 0.000256 2048 150 576 74528 7.05946 75.1001 209.738 291.942 292.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 830 0.001024 2048 160 448 15040 1.40083 18.4271 52.5216 72.394 72.4435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 610 6.4e-05 4096 180 3968 173568 130.409 55.5853 3321.03 1676.96 5184.17 5184.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1120 0.000128 1024 340 640 109568 14.6184 6.8297 91.8964 218.785 332.292 332.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 300 0.000128 2048 92 896 3072 57.211 14.3297 11.5345 418.018 501.283 501.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1700 0.000512 4096 430 1664 33888 6.62323 196.453 209.678 412.799 412.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 0.001024 2048 190 1344 12896 1.37686 30.2737 52.5134 84.2099 84.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1630 6.4e-05 2048 150 6464 296448 35.2175 28.4086 2593.45 837.796 3494.99 3495.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1750 0.000512 2048 180 448 36736 3.98909 18.8642 201.982 224.878 224.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1100 0.001024 2048 235 576 15872 1.36842 10.4552 52.3539 64.222 64.2807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1780 0.000256 2048 150 576 74496 7.05126 48.8391 209.536 265.471 265.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 830 0.001024 2048 160 448 14976 1.39488 18.2538 52.3866 72.0772 72.1246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 610 6.4e-05 4096 180 3968 173056 130.942 55.6006 2124.65 1675.46 3986.82 3986.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1120 0.000128 1024 340 640 108544 14.6423 6.83005 75.5056 215.513 312.653 312.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 300 0.000128 2048 92 896 2048 57.2973 14.3891 8.08397 417.712 497.682 497.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1700 0.000512 4096 430 1664 33856 6.61146 126.715 209.485 342.856 342.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 0.001024 2048 190 1344 12864 1.37082 19.71 52.4607 73.5832 73.6385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1630 6.4e-05 2048 150 6464 296448 35.1499 28.3976 2146.44 837.761 3047.86 3047.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1750 0.000512 2048 180 448 36672 3.9809 15.9639 201.911 221.898 221.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1100 0.001024 2048 235 576 15840 1.36726 8.69786 52.3571 62.4636 62.5205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1780 0.000256 2048 150 576 74400 7.0615 40.4638 209.378 256.945 257.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 830 0.001024 2048 160 448 14976 1.38698 18.2851 52.4749 72.192 72.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 610 6.4e-05 4096 180 3968 172032 130.962 55.5889 1742.14 1673.07 3601.91 3602.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1120 0.000128 1024 340 640 107520 14.6221 6.8216 68.5214 214.64 304.764 304.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 64 300 0.000128 2048 92 896 0 14.2807 0.004096 412.276 426.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1700 0.000512 4096 430 1664 33792 20.8912 104.471 621.612 747.105 320.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 0.001024 2048 190 1344 12768 1.36054 16.3181 52.2922 70.0148 70.0682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1630 6.4e-05 2048 150 6464 296448 35.1965 28.3136 1850.23 838.168 2752.02 2752.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1750 0.000512 2048 180 448 36608 3.97446 13.654 201.822 219.493 219.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1100 0.001024 2048 235 576 15744 1.36397 25.8332 52.1945 79.4337 79.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1780 0.000256 2048 150 576 74368 7.05741 126.639 209.504 343.246 343.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 830 0.001024 2048 160 448 14848 1.36822 18.2103 52.2564 71.8765 71.9356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 610 6.4e-05 4096 180 3968 172032 130.558 55.5396 1508.55 1670.95 3365.77 3365.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1120 0.000128 1024 340 640 108544 14.661 6.86096 64.2088 216.207 302.096 302.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1630 6.4e-05 2048 150 6464 296480 35.3339 28.448 5448.17 838.506 6350.58 6350.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1750 0.000512 2048 180 448 36760 3.98746 39.5308 202.077 245.637 245.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1100 0.001024 2048 235 576 15920 1.36768 21.6498 52.4652 75.5268 75.5814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1780 0.000256 2048 150 576 74520 7.05533 101.037 209.728 317.864 317.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 830 0.001024 2048 160 448 15040 1.39059 28.352 52.5396 82.3255 82.3744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 610 6.4e-05 4096 180 3968 173440 130.995 55.7158 4450.85 1676.82 6314.54 6314.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1120 0.000128 1024 340 640 109440 14.6811 6.84323 113.583 216.329 351.594 351.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 300 0.000128 2048 92 896 3840 57.4007 14.3688 20.5607 419.415 511.931 512.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1700 0.000512 4096 430 1664 33880 6.61258 264.174 209.674 480.504 480.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 0.001024 2048 190 1344 12880 1.36806 40.8985 52.4905 94.8001 94.8552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1630 6.4e-05 2048 150 6464 296320 35.2554 28.3699 3317.4 838.711 4219.85 4219.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1750 0.000512 2048 180 448 36720 3.98707 24.598 202.079 230.706 230.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1100 0.001024 2048 235 576 15840 1.3664 13.4697 52.3605 67.2402 67.2982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1780 0.000256 2048 150 576 74480 7.05981 61.8054 209.754 278.664 278.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 830 0.001024 2048 160 448 14960 1.38659 26.1933 52.439 80.0636 80.1119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 610 6.4e-05 4096 180 3968 172800 131.233 55.675 2695.98 1677.32 4560.37 4560.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1120 0.000128 1024 340 640 108800 14.6757 6.84013 87.9887 217.463 327.131 327.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 300 0.000128 2048 92 896 2560 57.3743 14.357 13.5818 419.564 505.063 505.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1700 0.000512 4096 430 1664 33840 6.61456 160.659 209.702 377.019 377.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 0.001024 2048 190 1344 12800 1.36592 24.9446 52.3893 78.7432 78.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1630 6.4e-05 2048 150 6464 296160 35.3099 28.3709 2740.57 837.965 3642.33 3642.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1750 0.000512 2048 180 448 36600 3.96493 19.8521 201.866 225.727 225.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1100 0.001024 2048 235 576 15840 1.36602 11.1288 52.4698 65.0062 65.0615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1780 0.000256 2048 150 576 74400 7.06054 51.2474 209.649 267.999 268.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 830 0.001024 2048 160 448 14880 1.3777 27.8451 52.3308 81.5961 81.6435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 610 6.4e-05 4096 180 3968 170880 131.4 55.6088 2209.24 1671.07 4067.48 4067.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1120 0.000128 1024 340 640 107520 14.7306 6.84054 73.8745 216.082 311.708 311.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 64 300 0.000128 2048 92 896 0 14.2848 0.021344 412.858 427.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1700 0.000512 4096 430 1664 33720 20.8947 133.087 622.131 776.226 349.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 0.001024 2048 190 1344 12720 1.36157 20.3946 52.2792 74.0781 74.1335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1630 6.4e-05 2048 150 6464 296320 35.1851 28.397 2355.26 838.714 3257.68 3257.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1750 0.000512 2048 180 448 36640 3.98941 17.5411 202.062 223.636 223.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1100 0.001024 2048 235 576 15680 1.35987 9.23046 52.1379 62.7705 62.8279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1780 0.000256 2048 150 576 74400 7.07907 43.8707 209.703 260.695 260.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 830 0.001024 2048 160 448 14880 1.38874 25.9264 52.4281 79.7864 79.8352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 610 6.4e-05 4096 180 3968 171520 131.372 55.5932 1905.42 1677.24 3769.79 3769.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1120 0.000128 1024 340 640 104960 14.5928 6.7976 67.9956 212.154 301.697 301.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 10 64 300 0.000128 2048 92 896 0 14.2582 0.024224 412.745 427.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1700 0.000512 4096 430 1664 33760 20.8817 114.311 622.396 757.705 330.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 0.001024 2048 190 1344 12640 1.35878 17.6779 52.1624 71.2423 71.2992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1630 6.4e-05 2048 150 6464 296000 35.3205 28.3989 2152.76 837.987 3054.58 3054.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1750 0.000512 2048 180 448 36600 3.99155 15.6573 202.053 221.744 221.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1100 0.001024 2048 235 576 15600 1.35965 8.87293 52.0276 62.3031 62.3599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1780 0.000256 2048 150 576 74200 7.04598 40.3528 209.275 256.715 256.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 830 0.001024 2048 160 448 14800 1.38566 27.7898 52.3169 81.5346 81.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 610 6.4e-05 4096 180 3968 169600 131.54 55.5428 1725.85 1667.18 3580.27 3580.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1120 0.000128 1024 340 640 105600 14.6227 6.81754 82.5197 213.453 317.574 317.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 10 64 300 0.000128 2048 92 896 0 14.2999 0.005376 412.846 427.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1700 0.000512 4096 430 1664 33600 20.9021 104.331 621.867 747.23 320.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 0.001024 2048 190 1344 12600 1.35978 16.0975 52.1603 69.6606 69.7175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 6.4e-05 2048 150 6464 296640 35.2302 28.3955 5047.83 838.612 5950.19 5950.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1750 0.000512 2048 180 448 36720 3.97309 36.6735 201.988 242.678 242.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 0.001024 2048 235 576 15936 1.37216 19.8721 52.5251 73.8129 73.8734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1780 0.000256 2048 150 576 74496 7.05382 93.4277 209.762 310.288 310.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.001024 2048 160 448 15024 1.39059 14.9709 52.5164 68.9242 68.9742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 610 6.4e-05 4096 180 3968 172800 130.674 55.6602 4086.31 1674.09 5946.9 5947.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1120 0.000128 1024 340 640 109056 14.622 6.83722 105.038 214.691 341.349 341.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 300 0.000128 2048 92 896 3072 57.253 14.3258 10.1229 416.641 498.531 498.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1700 0.000512 4096 430 1664 33888 6.62518 242.502 209.743 458.915 458.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 0.001024 2048 190 1344 12864 1.3703 37.5214 52.4608 91.3949 91.4519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 6.4e-05 2048 150 6464 296448 35.1578 28.2994 3150.15 837.736 4051.46 4051.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1750 0.000512 2048 180 448 36672 3.98131 23.38 201.91 229.314 229.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 0.001024 2048 235 576 15840 1.36406 12.4178 52.3676 66.194 66.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1780 0.000256 2048 150 576 74400 7.05331 58.1064 209.412 274.615 274.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.001024 2048 160 448 14976 1.3951 9.68704 52.4842 63.611 63.6588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 610 6.4e-05 4096 180 3968 172032 130.95 55.5854 2546.6 1673.21 4406.53 4406.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1120 0.000128 1024 340 640 107520 14.626 6.81802 65.3386 213.616 300.557 300.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 64 300 0.000128 2048 92 896 0 14.25 0.00496 412.334 426.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1700 0.000512 4096 430 1664 33792 20.8588 151.22 621.696 793.9 367.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 0.001024 2048 190 1344 12768 1.36211 23.5991 52.3028 77.3061 77.3616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 6.4e-05 2048 150 6464 296064 35.2493 28.4036 2580.38 837.764 3481.91 3482.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1750 0.000512 2048 180 448 36576 3.9664 19.2873 201.769 225.066 225.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1100 0.001024 2048 235 576 15840 1.37203 10.4005 52.4923 64.3074 64.3645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1780 0.000256 2048 150 576 74304 7.04832 47.9681 209.263 264.32 264.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 830 0.001024 2048 160 448 14832 1.38445 23.8387 52.2171 77.4828 77.5313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 610 6.4e-05 4096 180 3968 170496 131.308 55.5581 2079.5 1669.15 3935.68 3935.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1120 0.000128 1024 340 640 105984 14.6537 6.81754 52.8299 212.331 286.792 286.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 300 0.000128 2048 92 896 0 14.2889 0.004864 408.388 422.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1700 0.000512 4096 430 1664 33696 20.8978 124.608 617.468 763.104 340.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 0.001024 2048 190 1344 12672 1.3623 19.4022 52.1657 72.9718 73.0282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1630 6.4e-05 2048 150 6464 295680 35.2358 28.3259 2281.46 836.819 3181.96 3182.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1750 0.000512 2048 180 448 36480 3.96208 16.636 201.65 222.291 222.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1100 0.001024 2048 235 576 15744 1.36218 9.0833 52.3551 62.8445 62.9002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1780 0.000256 2048 150 576 74304 7.22118 42.8719 209.377 259.513 259.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 830 0.001024 2048 160 448 14784 1.38384 23.6441 52.2313 77.3005 77.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 610 6.4e-05 4096 180 3968 168960 131.322 55.3452 1823.31 1665.22 3675.35 3675.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1120 0.000128 1024 340 640 104448 14.6684 6.79894 45.168 213.275 280.068 280.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 64 300 0.000128 2048 92 896 0 14.268 0.004096 412.614 426.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1700 0.000512 4096 430 1664 33600 20.8502 110.307 621.424 752.704 325.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 0.001024 2048 190 1344 12672 1.36138 17.3261 52.302 71.0326 71.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1630 6.4e-05 2048 150 6464 295680 35.2457 28.3546 2014.44 838.088 2916.25 2916.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1750 0.000512 2048 180 448 36480 3.97094 14.8767 201.876 220.767 220.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1100 0.001024 2048 235 576 15600 1.3599 8.03434 52.1355 61.5723 61.6309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1780 0.000256 2048 150 576 74160 7.14566 37.1198 209.282 253.59 253.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 830 0.001024 2048 160 448 14640 1.38138 23.4718 51.9966 76.8904 76.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 610 6.4e-05 4096 180 3968 168960 131.606 55.602 1607.39 1670.83 3465.59 3465.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1120 0.000128 1024 340 640 103680 14.7334 6.80518 58.3858 212.717 292.798 292.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 12 64 300 0.000128 2048 92 896 0 14.3152 0.0224 412.956 427.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1700 0.000512 4096 430 1664 33600 20.9252 97.1918 622.182 740.413 313.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 0.001024 2048 190 1344 12480 1.35712 15.118 51.9553 68.4734 68.5296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 6.4e-05 2048 150 6464 296352 35.3354 28.4164 4714.98 838.47 5617.31 5617.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1750 0.000512 2048 180 448 36736 3.98541 34.3106 202.406 240.744 240.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 0.001024 2048 235 576 15904 1.36605 18.8583 52.4698 72.7379 72.7935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1780 0.000256 2048 150 576 74480 7.06758 87.7508 209.682 304.542 304.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.001024 2048 160 448 15008 1.39171 13.8936 52.503 67.8287 67.8783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 610 6.4e-05 4096 180 3968 172928 130.81 55.7114 3842.09 1674.44 5703.22 5703.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1120 0.000128 1024 340 640 109312 14.6551 6.84032 98.2265 215.8 335.675 335.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 300 0.000128 2048 92 896 3584 57.3754 14.4094 11.0821 418.8 501.857 502.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1700 0.000512 4096 430 1664 33880 6.62333 229.377 209.787 445.829 445.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 0.001024 2048 190 1344 12880 1.3697 35.6783 52.5363 89.6273 89.6816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 6.4e-05 2048 150 6464 296128 35.2605 28.4557 2994.56 837.794 3896.19 3896.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1750 0.000512 2048 180 448 36624 3.96816 22.1194 201.818 227.95 228.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 0.001024 2048 235 576 15792 1.36499 12.0259 52.2688 65.7026 65.7606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1780 0.000256 2048 150 576 74368 7.05507 55.8813 209.33 272.31 272.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.001024 2048 160 448 14896 1.38285 0 52.2989 53.6923 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 6.4e-05 2048 150 6464 295680 35.3778 28.3689 2528.42 837.374 3429.66 3429.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1750 0.000512 2048 180 448 36624 3.99539 18.7451 202.041 224.823 224.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 0.001024 2048 235 576 15792 1.37216 10.3854 52.4625 64.2626 64.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1780 0.000256 2048 150 576 74256 7.04563 47.2931 209.339 263.721 263.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.001024 2048 160 448 14784 1.38282 8.07859 52.1871 61.6909 61.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 610 6.4e-05 4096 180 3968 172032 131.589 55.7334 2060.55 1674.62 3922.65 3922.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1120 0.000128 1024 340 640 107520 14.8058 6.84198 53.0754 214.897 289.774 289.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 6.4e-05 2048 150 6464 295680 35.2076 28.3139 2220.55 837.798 3121.98 3122.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1750 0.000512 2048 180 448 36512 3.97776 16.3125 201.901 222.236 222.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 0.001024 2048 235 576 15680 1.36378 9.31667 52.3203 63.0436 63.1022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1780 0.000256 2048 150 576 74144 7.03898 41.3082 209.218 257.607 257.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.001024 2048 160 448 14784 1.38899 6.63437 52.343 60.4109 60.4608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 610 6.4e-05 4096 180 3968 172032 131.072 55.5956 1804.51 1675.7 3667.05 3667.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1120 0.000128 1024 340 640 107520 14.4885 6.8143 46.7026 214.801 282.963 283.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 6.4e-05 2048 150 6464 294560 35.3553 28.3341 1960.22 836.494 2860.52 2860.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1750 0.000512 2048 180 448 36400 3.95853 14.8563 201.745 220.602 220.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1100 0.001024 2048 235 576 15680 1.36787 8.27571 52.4616 62.1491 62.2077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1780 0.000256 2048 150 576 74200 7.05741 37.802 209.498 254.402 254.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 830 0.001024 2048 160 448 14560 1.37536 21.9422 51.8915 75.2501 75.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 610 6.4e-05 4096 180 3968 170240 130.38 55.2925 1588.32 1660.78 3434.95 3435.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1120 0.000128 1024 340 640 103040 14.6616 6.80051 40.0797 212.271 273.973 274.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 300 0.000128 2048 92 896 0 14.2484 0.004832 409.645 423.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1700 0.000512 4096 430 1664 33600 20.8619 95.0526 619.089 735.132 311.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 0.001024 2048 190 1344 12600 1.36566 14.2219 52.3822 68.0116 68.0694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 6.4e-05 2048 150 6464 296448 35.2238 28.2972 4517.57 837.876 5419.09 5419.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1750 0.000512 2048 180 448 36736 3.98525 34.3853 201.982 240.395 240.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 0.001024 2048 235 576 15872 1.36861 18.5766 52.3574 72.344 72.4034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1780 0.000256 2048 150 576 74496 7.09837 87.3426 209.555 304.038 304.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.001024 2048 160 448 14976 1.3927 14.1065 52.3899 67.933 67.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 610 6.4e-05 4096 180 3968 173056 130.844 55.6093 3787.74 1677.31 5651.67 5651.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1120 0.000128 1024 340 640 108544 14.6147 6.86918 97.0924 217.611 336.342 336.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 300 0.000128 2048 92 896 2048 57.3259 14.3752 7.37853 417.751 497.022 497.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1700 0.000512 4096 430 1664 33856 6.60941 224.183 209.498 440.334 440.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 0.001024 2048 190 1344 12864 1.37146 35.2329 52.4708 89.118 89.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 6.4e-05 2048 150 6464 296448 35.2046 28.3456 2932.21 838.032 3833.92 3834.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1750 0.000512 2048 180 448 36608 3.97421 23.0889 201.81 228.915 228.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 0.001024 2048 235 576 15744 1.36509 12.8471 52.1847 66.4395 66.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1780 0.000256 2048 150 576 74368 7.0552 59.2457 209.377 275.723 275.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.001024 2048 160 448 14848 1.38602 9.19597 52.2158 62.8403 62.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 610 6.4e-05 4096 180 3968 172032 130.588 55.5459 2531.11 1670.87 4388.28 4388.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1120 0.000128 1024 340 640 108544 14.6436 6.83238 65.4454 216.285 303.364 303.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 6.4e-05 2048 150 6464 295680 35.2379 28.3628 2402.71 836.823 3303.25 3303.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1750 0.000512 2048 180 448 36480 3.96259 19.0583 201.649 224.714 224.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 0.001024 2048 235 576 15744 1.36192 10.3404 52.3549 64.0994 64.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1780 0.000256 2048 150 576 74304 7.06531 48.955 209.372 265.437 265.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.001024 2048 160 448 14784 1.3824 7.5881 52.2282 61.2409 61.2905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 610 6.4e-05 4096 180 3968 168960 131.326 55.385 2053.8 1665.22 3905.9 3906.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1120 0.000128 1024 340 640 104448 14.6693 6.80397 51.7604 214.602 287.991 288.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 300 0.000128 2048 92 896 0 14.2848 0.004096 412.624 426.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1700 0.000512 4096 430 1664 33600 20.8835 122.538 621.432 764.982 338.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 0.001024 2048 190 1344 12672 1.36064 19.3536 52.2916 73.0488 73.1054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 6.4e-05 2048 150 6464 294912 35.1761 28.4006 2151.96 836.348 3052 3052.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1750 0.000512 2048 180 448 36352 3.95421 17.5963 201.562 223.155 223.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 0.001024 2048 235 576 15616 1.36333 10.2397 52.2259 63.8723 63.9296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1780 0.000256 2048 150 576 74240 7.05043 45.5377 209.551 262.181 262.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.001024 2048 160 448 14592 1.37805 7.01914 51.918 60.3558 60.4038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 610 6.4e-05 4096 180 3968 172032 130.69 55.5561 1922.54 1672.45 3781.39 3781.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1120 0.000128 1024 340 640 106496 14.8071 6.82598 50.0847 218.657 290.53 290.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 6.4e-05 2048 150 6464 294400 35.2113 28.3169 1976.6 835.129 2875.38 2875.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1750 0.000512 2048 180 448 36480 3.99302 16.1792 201.977 222.192 222.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 0.001024 2048 235 576 15360 1.34848 9.29811 51.6735 62.3664 62.4251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1780 0.000256 2048 150 576 74240 7.05248 41.6129 209.558 258.268 258.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.001024 2048 160 448 14720 1.38925 6.71587 52.3941 60.5437 60.5921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 610 6.4e-05 4096 180 3968 163840 130.954 54.9811 1687.85 1649.45 3523.4 3523.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1120 0.000128 1024 340 640 102400 14.854 6.80122 44.4991 211.05 277.36 277.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 300 0.000128 2048 92 896 0 14.2532 0.004544 412.874 427.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1700 0.000512 4096 430 1664 33600 20.8706 105.598 622.374 748.971 321.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 0.001024 2048 190 1344 12480 1.35843 16.9001 52.1295 70.43 70.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 6.4e-05 2048 150 6464 294912 35.2509 28.3095 1830 837.968 2731.65 2731.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1750 0.000512 2048 180 448 36096 3.92614 15.3188 200.159 219.449 219.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1100 0.001024 2048 235 576 15360 1.35526 9.11184 51.8823 62.3922 62.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1780 0.000256 2048 150 576 74112 7.048 40.0384 209.582 256.714 256.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.001024 2048 160 448 14592 1.38803 6.18074 52.2568 59.8689 59.9171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 610 6.4e-05 4096 180 3968 165888 130.541 54.9554 1620.74 1651.02 3457.42 3457.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1120 0.000128 1024 340 640 104448 14.6768 6.80147 41.7843 211.134 274.55 274.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1630 6.4e-05 2048 150 6528 296128 35.2826 28.3464 4075.22 838.826 4977.79 4977.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1750 0.000512 2048 180 512 36464 3.97146 54.9786 202.086 261.082 261.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1100 0.001024 2048 235 640 15568 1.37136 26.5005 52.5212 80.437 80.4959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1780 0.000256 2048 150 640 74176 7.10026 138.908 209.8 355.853 355.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 0.001024 2048 160 512 14432 1.37568 21.6781 52.5571 75.6544 75.7114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 610 6.4e-05 4096 180 3968 172800 131.418 55.6682 5091.72 1676.99 6955.97 6956.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1120 0.000128 1024 340 640 109824 14.677 6.83635 139.947 220.43 382.052 382.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1630 6.4e-05 2048 150 6528 296064 35.2041 28.3058 4579.92 838.626 5482.17 5482.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1750 0.000512 2048 180 512 36448 3.972 36.9889 202.065 243.07 243.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1100 0.001024 2048 235 640 15552 1.37011 19.5991 52.4996 73.5104 73.5704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1780 0.000256 2048 150 640 74144 7.06893 92.7535 209.695 309.559 309.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 830 0.001024 2048 160 512 14400 1.38896 23.2068 52.4926 77.1326 77.1827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 610 6.4e-05 4096 180 3968 172544 131.049 55.5936 3694.14 1677.09 5558.05 5558.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1120 0.000128 1024 340 640 109568 14.6115 6.83043 102.426 217.318 341.345 341.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1630 6.4e-05 2048 150 6528 295936 35.2399 28.3307 2950.56 837.983 3852.23 3852.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1750 0.000512 2048 180 512 36416 3.97786 24.1848 201.994 230.202 230.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1100 0.001024 2048 235 640 15488 1.36214 12.5542 52.3897 66.3482 66.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1780 0.000256 2048 150 640 74112 7.05571 59.7244 209.605 276.429 276.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 830 0.001024 2048 160 512 14336 1.3865 22.9888 52.3839 76.8003 76.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 610 6.4e-05 4096 180 3968 172032 131.402 55.6095 2387.94 1675.78 4250.9 4251.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1120 0.000128 1024 340 640 108544 14.622 6.82576 72.8027 214.492 308.899 309.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1630 6.4e-05 2048 150 6528 295680 35.2012 28.3574 2400.24 838.413 3302.32 3302.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1750 0.000512 2048 180 512 36384 3.97661 20.1339 202.086 226.238 226.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1100 0.001024 2048 235 640 15456 1.36522 10.3385 52.4297 64.1771 64.2355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1780 0.000256 2048 150 640 74016 7.07379 48.9887 209.689 265.795 265.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 830 0.001024 2048 160 512 14304 1.3808 22.9993 52.4266 76.8523 76.9019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 610 6.4e-05 4096 180 3968 172032 130.986 55.5887 1948.14 1674.65 3809.54 3809.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1120 0.000128 1024 340 640 107520 14.6215 7.33248 73.7028 214.911 310.723 310.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1630 6.4e-05 2048 150 6528 295936 35.258 28.3034 2153.96 838.84 3056.47 3056.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1750 0.000512 2048 180 512 36352 3.98477 17.7107 202.08 223.817 223.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1100 0.001024 2048 235 640 15360 1.36192 9.27856 52.2552 62.9407 62.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1780 0.000256 2048 150 640 73984 7.08813 44.286 209.601 261.017 261.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 830 0.001024 2048 160 512 14208 1.38035 22.8087 52.2527 76.483 76.5326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 610 6.4e-05 4096 180 3968 169984 131.418 55.5217 1723.87 1672 3582.99 3583.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1120 0.000128 1024 340 640 108544 14.6574 6.83251 69.4889 214.441 305.582 305.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1630 6.4e-05 2048 150 6528 295680 35.244 28.3176 1972.43 838.819 2874.92 2875.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1750 0.000512 2048 180 512 36320 3.97955 16.7301 202.084 222.836 222.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1100 0.001024 2048 235 640 15360 1.36083 9.41802 52.3371 63.1578 63.2152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1780 0.000256 2048 150 640 73920 7.15882 40.289 209.498 256.987 257.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 830 0.001024 2048 160 512 14240 1.38768 22.8417 52.4205 76.6933 76.7395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 610 6.4e-05 4096 180 3968 171520 131.414 55.5931 1592.42 1677.49 3457.08 3457.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1120 0.000128 1024 340 640 104960 14.5985 6.79968 66.3847 213.255 301.194 301.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1630 6.4e-05 2048 150 6528 294912 35.2971 28.3546 1824.52 837.544 2725.83 2725.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1750 0.000512 2048 180 512 36288 3.97722 15.7961 202.076 221.891 221.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1100 0.001024 2048 235 640 15360 1.36739 7.8767 52.4227 61.7094 61.7662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1780 0.000256 2048 150 640 73920 7.1944 38.1973 209.574 255.01 255.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 830 0.001024 2048 160 512 14208 1.3865 22.8863 52.4194 76.7359 76.7847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 610 6.4e-05 4096 180 3968 168960 131.326 55.3636 1454.76 1666.66 3308.27 3308.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1120 0.000128 1024 340 640 104448 14.6639 6.80755 62.1145 213.285 297.028 297.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1630 6.4e-05 2048 150 6528 294784 35.249 28.2972 1706.92 837.609 2608.19 2608.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1750 0.000512 2048 180 512 36064 3.94582 14.4589 201.568 220.014 220.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1100 0.001024 2048 235 640 15232 1.35859 7.21974 52.1653 60.7881 60.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1780 0.000256 2048 150 640 73920 7.14858 36.096 209.666 252.951 253.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 830 0.001024 2048 160 512 14112 1.38186 22.5835 52.2445 76.2525 76.3008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 610 6.4e-05 4096 180 3968 172032 131.085 55.5912 1385.22 1675.05 3247.12 3247.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1120 0.000128 1024 340 640 107520 14.4967 6.8137 63.0743 213.766 298.305 298.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1630 6.4e-05 2048 150 6528 294912 35.1742 28.3194 1622.31 836.238 2522.15 2522.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1750 0.000512 2048 180 512 36096 3.95386 14.0045 201.728 219.728 219.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1100 0.001024 2048 235 640 15104 1.34963 28.1416 51.9002 81.4329 81.4883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1780 0.000256 2048 150 640 73728 7.04307 147.502 209.214 363.805 363.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 830 0.001024 2048 160 512 14080 1.36378 22.5792 52.2445 76.2305 76.2862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 610 6.4e-05 4096 180 3968 167936 132.041 55.5538 1291.77 1672.3 3151.82 3151.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1120 0.000128 1024 340 640 106496 14.8197 6.82947 60.8952 216.529 299.233 299.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1630 6.4e-05 2048 150 6480 295680 35.2243 28.3382 1560.34 837.726 2461.74 2461.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1750 0.000512 2048 180 420 36512 3.9553 46.4463 200.489 250.935 250.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1100 0.001024 2048 235 540 15904 1.368 25.4237 52.3307 79.1653 79.2211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1780 0.000256 2048 150 540 74368 7.05414 122.477 209.241 338.814 338.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 830 0.001024 2048 160 420 15008 1.36118 18.9423 52.2179 72.5631 72.6196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 610 6.4e-05 4096 180 4020 172032 131.079 55.5947 1290.1 1675.28 3152.22 3152.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1120 0.000128 1024 340 660 107520 14.5427 6.81574 140.054 213.697 375.271 375.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 60 300 0.000128 2048 92 900 0 14.1128 0.004352 404.775 418.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1700 0.000512 4096 430 1680 33600 20.7201 76.8002 614.228 711.878 292.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 710 0.001024 2048 190 1380 12320 1.35549 48.8348 51.9593 102.195 102.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1630 6.4e-05 2048 150 6464 295680 35.2116 28.3316 1527.97 837.83 2429.46 2429.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1750 0.000512 2048 180 448 36512 3.97699 47.8751 201.905 253.801 253.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1100 0.001024 2048 235 576 15680 1.36429 25.6973 52.3271 79.4309 79.4881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1780 0.000256 2048 150 576 74144 7.04045 122.39 209.243 338.716 338.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 830 0.001024 2048 160 448 14784 1.3625 18.0349 52.3538 71.7952 71.8541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 610 6.4e-05 4096 180 3968 172032 131.065 55.5949 1248.6 1675.68 3111.1 3111.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1120 0.000128 1024 340 640 107520 14.5439 6.8097 135.969 214.743 372.226 372.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1630 6.4e-05 2048 150 6450 294560 35.3702 28.3791 1560.34 835.684 2459.89 2459.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1750 0.000512 2048 180 400 36680 3.96486 44.2716 201.754 250.034 250.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1100 0.001024 2048 235 550 15680 1.3632 25.3452 51.9837 78.7334 78.7922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1780 0.000256 2048 150 550 74200 7.03898 117.835 208.858 333.777 333.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 830 0.001024 2048 160 400 15120 1.35782 17.9773 52.0656 71.4441 71.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 610 6.4e-05 4096 180 4000 170240 130.37 55.3052 1282.39 1659.79 3128.02 3128.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1120 0.000128 1024 340 650 107520 14.3141 6.80198 144.131 213.119 378.526 378.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1630 6.4e-05 2048 150 6432 295680 35.2972 28.3505 1554.02 836.667 2454.45 2454.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1750 0.000512 2048 180 432 36400 3.95299 48.8447 200.495 253.339 253.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1100 0.001024 2048 235 576 15680 1.37011 26.8033 52.4771 80.6924 80.7505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1780 0.000256 2048 150 528 74480 7.04694 120.559 209.495 337.142 337.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 830 0.001024 2048 160 432 14840 1.36336 19.1242 52.2337 72.7653 72.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 610 6.4e-05 4096 180 3984 165760 131.817 55.3124 1234.57 1661.68 3083.55 3083.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1120 0.000128 1024 340 672 107520 14.3217 6.80598 147.333 211.269 379.889 380.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1630 6.4e-05 2048 150 6432 296448 35.2465 28.5182 1791.46 838.048 2693.39 2693.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1750 0.000512 2048 180 416 36736 3.96698 45.8363 201.733 251.583 251.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1100 0.001024 2048 235 544 16000 1.37027 24.5183 52.3473 78.2797 78.3381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1780 0.000256 2048 150 544 74624 7.05107 122.945 209.537 339.576 339.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 830 0.001024 2048 160 416 15232 1.3648 18.2032 52.401 72.0135 72.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 610 6.4e-05 4096 180 3968 174080 129.94 55.5334 4604.17 1670.9 6460.72 6460.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1120 0.000128 1024 340 640 114688 14.1713 7.00547 144.869 214.233 380.439 380.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 300 0.000128 2048 92 896 4096 57.2373 14.3296 15.4149 417.919 505.084 505.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1700 0.000512 4096 430 1664 33792 6.62307 87.6196 209.5 303.787 303.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 710 0.001024 2048 190 1344 12800 1.37091 48.4291 52.4693 102.314 102.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1630 6.4e-05 2048 150 6432 293760 35.2102 28.3218 2682.07 836.265 3581.99 3582.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1750 0.000512 2048 180 416 36480 3.99376 18.4029 202.064 224.504 224.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1100 0.001024 2048 235 544 15360 1.34758 35.1563 51.6158 88.165 88.2226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1780 0.000256 2048 150 544 73920 7.01725 172.18 208.771 388.013 388.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 830 0.001024 2048 160 416 14880 1.36397 27.1524 52.4412 81.0009 81.0576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 610 6.4e-05 4096 180 3968 168960 129.147 54.9828 2179.96 1651.71 4015.96 4016.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1120 0.000128 1024 340 640 107520 14.4447 6.80202 182.98 212.36 416.744 416.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 20 32 300 0.000128 2048 92 896 0 14.3514 0.004192 415.75 430.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1700 0.000512 4096 430 1664 33120 20.8866 130.144 623.71 774.854 344.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 710 0.001024 2048 190 1344 12000 1.33462 19.6236 51.3087 72.3099 72.368
