
motor_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003aa0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08003c40  08003c40  00013c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d04  08003d04  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003d04  08003d04  00013d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d0c  08003d0c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d0c  08003d0c  00013d0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d10  08003d10  00013d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003d14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  20000070  08003d84  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000144  08003d84  00020144  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eed4  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ea4  00000000  00000000  0002ef74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c60  00000000  00000000  00030e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ba8  00000000  00000000  00031a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000173d6  00000000  00000000  00032620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc44  00000000  00000000  000499f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f533  00000000  00000000  0005763a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e6b6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b7c  00000000  00000000  000e6bc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003c28 	.word	0x08003c28

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08003c28 	.word	0x08003c28

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	2b0a      	cmp	r3, #10
 8000584:	d102      	bne.n	800058c <__io_putchar+0x14>
    __io_putchar('\r');
 8000586:	200d      	movs	r0, #13
 8000588:	f7ff fff6 	bl	8000578 <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800058c:	1d39      	adds	r1, r7, #4
 800058e:	f04f 33ff 	mov.w	r3, #4294967295
 8000592:	2201      	movs	r2, #1
 8000594:	4803      	ldr	r0, [pc, #12]	; (80005a4 <__io_putchar+0x2c>)
 8000596:	f002 f8f6 	bl	8002786 <HAL_UART_Transmit>

  return 1;
 800059a:	2301      	movs	r3, #1
}
 800059c:	4618      	mov	r0, r3
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	200000ec 	.word	0x200000ec

080005a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ae:	f000 fca1 	bl	8000ef4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b2:	f000 f84d 	bl	8000650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b6:	f000 f96f 	bl	8000898 <MX_GPIO_Init>
  MX_TIM1_Init();
 80005ba:	f000 f8b1 	bl	8000720 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80005be:	f000 f941 	bl	8000844 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_StatusTypeDef status = motor_init(&left_motor, &htim1, LEFT_MOTOR_CHANNEL_A, LEFT_MOTOR_CHANNEL_B);
 80005c2:	2304      	movs	r3, #4
 80005c4:	2200      	movs	r2, #0
 80005c6:	491e      	ldr	r1, [pc, #120]	; (8000640 <main+0x98>)
 80005c8:	481e      	ldr	r0, [pc, #120]	; (8000644 <main+0x9c>)
 80005ca:	f000 f984 	bl	80008d6 <motor_init>
 80005ce:	4603      	mov	r3, r0
 80005d0:	717b      	strb	r3, [r7, #5]
  printf("Status: %d\n", status);
 80005d2:	797b      	ldrb	r3, [r7, #5]
 80005d4:	4619      	mov	r1, r3
 80005d6:	481c      	ldr	r0, [pc, #112]	; (8000648 <main+0xa0>)
 80005d8:	f002 fbd0 	bl	8002d7c <iprintf>
  int8_t value = 0;
 80005dc:	2300      	movs	r3, #0
 80005de:	71fb      	strb	r3, [r7, #7]
  int8_t dir = 1;
 80005e0:	2301      	movs	r3, #1
 80005e2:	71bb      	strb	r3, [r7, #6]
  while (1)
  {
	  //printf("Waiting....\n");
	  //HAL_UART_Receive(&huart2, &value, 1, HAL_MAX_DELAY);
	  //printf("Read")
	  if (value >= 100 || value <= -100) dir = -dir;
 80005e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e8:	2b63      	cmp	r3, #99	; 0x63
 80005ea:	dc04      	bgt.n	80005f6 <main+0x4e>
 80005ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f0:	f113 0f63 	cmn.w	r3, #99	; 0x63
 80005f4:	da03      	bge.n	80005fe <main+0x56>
 80005f6:	79bb      	ldrb	r3, [r7, #6]
 80005f8:	425b      	negs	r3, r3
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	71bb      	strb	r3, [r7, #6]
	  if (value == 0){
 80005fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d103      	bne.n	800060e <main+0x66>
		  motor_brake(&left_motor);
 8000606:	480f      	ldr	r0, [pc, #60]	; (8000644 <main+0x9c>)
 8000608:	f000 fa4e 	bl	8000aa8 <motor_brake>
 800060c:	e00a      	b.n	8000624 <main+0x7c>
	  } else {
		  printf("%ld\n", motor_run(&left_motor, value));
 800060e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000612:	4619      	mov	r1, r3
 8000614:	480b      	ldr	r0, [pc, #44]	; (8000644 <main+0x9c>)
 8000616:	f000 f97d 	bl	8000914 <motor_run>
 800061a:	4603      	mov	r3, r0
 800061c:	4619      	mov	r1, r3
 800061e:	480b      	ldr	r0, [pc, #44]	; (800064c <main+0xa4>)
 8000620:	f002 fbac 	bl	8002d7c <iprintf>
	  };
	  value += 10*dir;
 8000624:	79bb      	ldrb	r3, [r7, #6]
 8000626:	461a      	mov	r2, r3
 8000628:	0092      	lsls	r2, r2, #2
 800062a:	4413      	add	r3, r2
 800062c:	005b      	lsls	r3, r3, #1
 800062e:	b2da      	uxtb	r2, r3
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	4413      	add	r3, r2
 8000634:	b2db      	uxtb	r3, r3
 8000636:	71fb      	strb	r3, [r7, #7]
	  HAL_Delay(200);
 8000638:	20c8      	movs	r0, #200	; 0xc8
 800063a:	f000 fccd 	bl	8000fd8 <HAL_Delay>
	  if (value >= 100 || value <= -100) dir = -dir;
 800063e:	e7d1      	b.n	80005e4 <main+0x3c>
 8000640:	200000a4 	.word	0x200000a4
 8000644:	20000098 	.word	0x20000098
 8000648:	08003c40 	.word	0x08003c40
 800064c:	08003c4c 	.word	0x08003c4c

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b094      	sub	sp, #80	; 0x50
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0320 	add.w	r3, r7, #32
 800065a:	2230      	movs	r2, #48	; 0x30
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f002 fb84 	bl	8002d6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	f107 030c 	add.w	r3, r7, #12
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000674:	2300      	movs	r3, #0
 8000676:	60bb      	str	r3, [r7, #8]
 8000678:	4b27      	ldr	r3, [pc, #156]	; (8000718 <SystemClock_Config+0xc8>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	4a26      	ldr	r2, [pc, #152]	; (8000718 <SystemClock_Config+0xc8>)
 800067e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000682:	6413      	str	r3, [r2, #64]	; 0x40
 8000684:	4b24      	ldr	r3, [pc, #144]	; (8000718 <SystemClock_Config+0xc8>)
 8000686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800068c:	60bb      	str	r3, [r7, #8]
 800068e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000690:	2300      	movs	r3, #0
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	4b21      	ldr	r3, [pc, #132]	; (800071c <SystemClock_Config+0xcc>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a20      	ldr	r2, [pc, #128]	; (800071c <SystemClock_Config+0xcc>)
 800069a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800069e:	6013      	str	r3, [r2, #0]
 80006a0:	4b1e      	ldr	r3, [pc, #120]	; (800071c <SystemClock_Config+0xcc>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ac:	2302      	movs	r3, #2
 80006ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b0:	2301      	movs	r3, #1
 80006b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b4:	2310      	movs	r3, #16
 80006b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b8:	2302      	movs	r3, #2
 80006ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006bc:	2300      	movs	r3, #0
 80006be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006c0:	2308      	movs	r3, #8
 80006c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80006c4:	2364      	movs	r3, #100	; 0x64
 80006c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006cc:	2304      	movs	r3, #4
 80006ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d0:	f107 0320 	add.w	r3, r7, #32
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 ff0d 	bl	80014f4 <HAL_RCC_OscConfig>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006e0:	f000 f8f4 	bl	80008cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e4:	230f      	movs	r3, #15
 80006e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e8:	2302      	movs	r3, #2
 80006ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006fa:	f107 030c 	add.w	r3, r7, #12
 80006fe:	2103      	movs	r1, #3
 8000700:	4618      	mov	r0, r3
 8000702:	f001 f96f 	bl	80019e4 <HAL_RCC_ClockConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800070c:	f000 f8de 	bl	80008cc <Error_Handler>
  }
}
 8000710:	bf00      	nop
 8000712:	3750      	adds	r7, #80	; 0x50
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40023800 	.word	0x40023800
 800071c:	40007000 	.word	0x40007000

08000720 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b092      	sub	sp, #72	; 0x48
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000726:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000730:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
 800073e:	611a      	str	r2, [r3, #16]
 8000740:	615a      	str	r2, [r3, #20]
 8000742:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2220      	movs	r2, #32
 8000748:	2100      	movs	r1, #0
 800074a:	4618      	mov	r0, r3
 800074c:	f002 fb0e 	bl	8002d6c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000750:	4b3a      	ldr	r3, [pc, #232]	; (800083c <MX_TIM1_Init+0x11c>)
 8000752:	4a3b      	ldr	r2, [pc, #236]	; (8000840 <MX_TIM1_Init+0x120>)
 8000754:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 10-1;
 8000756:	4b39      	ldr	r3, [pc, #228]	; (800083c <MX_TIM1_Init+0x11c>)
 8000758:	2209      	movs	r2, #9
 800075a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800075c:	4b37      	ldr	r3, [pc, #220]	; (800083c <MX_TIM1_Init+0x11c>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000762:	4b36      	ldr	r3, [pc, #216]	; (800083c <MX_TIM1_Init+0x11c>)
 8000764:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000768:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800076a:	4b34      	ldr	r3, [pc, #208]	; (800083c <MX_TIM1_Init+0x11c>)
 800076c:	2200      	movs	r2, #0
 800076e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000770:	4b32      	ldr	r3, [pc, #200]	; (800083c <MX_TIM1_Init+0x11c>)
 8000772:	2200      	movs	r2, #0
 8000774:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000776:	4b31      	ldr	r3, [pc, #196]	; (800083c <MX_TIM1_Init+0x11c>)
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800077c:	482f      	ldr	r0, [pc, #188]	; (800083c <MX_TIM1_Init+0x11c>)
 800077e:	f001 fb01 	bl	8001d84 <HAL_TIM_PWM_Init>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8000788:	f000 f8a0 	bl	80008cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800078c:	2300      	movs	r3, #0
 800078e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000790:	2300      	movs	r3, #0
 8000792:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000794:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000798:	4619      	mov	r1, r3
 800079a:	4828      	ldr	r0, [pc, #160]	; (800083c <MX_TIM1_Init+0x11c>)
 800079c:	f001 fee6 	bl	800256c <HAL_TIMEx_MasterConfigSynchronization>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80007a6:	f000 f891 	bl	80008cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007aa:	2360      	movs	r3, #96	; 0x60
 80007ac:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 80007ae:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80007b2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007b4:	2300      	movs	r3, #0
 80007b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007b8:	2300      	movs	r3, #0
 80007ba:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007bc:	2300      	movs	r3, #0
 80007be:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007c0:	2300      	movs	r3, #0
 80007c2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007c4:	2300      	movs	r3, #0
 80007c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007cc:	2200      	movs	r2, #0
 80007ce:	4619      	mov	r1, r3
 80007d0:	481a      	ldr	r0, [pc, #104]	; (800083c <MX_TIM1_Init+0x11c>)
 80007d2:	f001 fbd7 	bl	8001f84 <HAL_TIM_PWM_ConfigChannel>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 80007dc:	f000 f876 	bl	80008cc <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007e8:	2204      	movs	r2, #4
 80007ea:	4619      	mov	r1, r3
 80007ec:	4813      	ldr	r0, [pc, #76]	; (800083c <MX_TIM1_Init+0x11c>)
 80007ee:	f001 fbc9 	bl	8001f84 <HAL_TIM_PWM_ConfigChannel>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80007f8:	f000 f868 	bl	80008cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007fc:	2300      	movs	r3, #0
 80007fe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000800:	2300      	movs	r3, #0
 8000802:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000804:	2300      	movs	r3, #0
 8000806:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000808:	2300      	movs	r3, #0
 800080a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800080c:	2300      	movs	r3, #0
 800080e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000810:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000814:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000816:	2300      	movs	r3, #0
 8000818:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	4619      	mov	r1, r3
 800081e:	4807      	ldr	r0, [pc, #28]	; (800083c <MX_TIM1_Init+0x11c>)
 8000820:	f001 ff12 	bl	8002648 <HAL_TIMEx_ConfigBreakDeadTime>
 8000824:	4603      	mov	r3, r0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d001      	beq.n	800082e <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 800082a:	f000 f84f 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800082e:	4803      	ldr	r0, [pc, #12]	; (800083c <MX_TIM1_Init+0x11c>)
 8000830:	f000 f9d4 	bl	8000bdc <HAL_TIM_MspPostInit>

}
 8000834:	bf00      	nop
 8000836:	3748      	adds	r7, #72	; 0x48
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	200000a4 	.word	0x200000a4
 8000840:	40010000 	.word	0x40010000

08000844 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000848:	4b11      	ldr	r3, [pc, #68]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 800084a:	4a12      	ldr	r2, [pc, #72]	; (8000894 <MX_USART2_UART_Init+0x50>)
 800084c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800084e:	4b10      	ldr	r3, [pc, #64]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 8000850:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000854:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000856:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800085c:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 800085e:	2200      	movs	r2, #0
 8000860:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000862:	4b0b      	ldr	r3, [pc, #44]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000868:	4b09      	ldr	r3, [pc, #36]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 800086a:	220c      	movs	r2, #12
 800086c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086e:	4b08      	ldr	r3, [pc, #32]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 8000870:	2200      	movs	r2, #0
 8000872:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000874:	4b06      	ldr	r3, [pc, #24]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 8000876:	2200      	movs	r2, #0
 8000878:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800087a:	4805      	ldr	r0, [pc, #20]	; (8000890 <MX_USART2_UART_Init+0x4c>)
 800087c:	f001 ff36 	bl	80026ec <HAL_UART_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000886:	f000 f821 	bl	80008cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	200000ec 	.word	0x200000ec
 8000894:	40004400 	.word	0x40004400

08000898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	4b09      	ldr	r3, [pc, #36]	; (80008c8 <MX_GPIO_Init+0x30>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	4a08      	ldr	r2, [pc, #32]	; (80008c8 <MX_GPIO_Init+0x30>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	6313      	str	r3, [r2, #48]	; 0x30
 80008ae:	4b06      	ldr	r3, [pc, #24]	; (80008c8 <MX_GPIO_Init+0x30>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]

}
 80008ba:	bf00      	nop
 80008bc:	370c      	adds	r7, #12
 80008be:	46bd      	mov	sp, r7
 80008c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop
 80008c8:	40023800 	.word	0x40023800

080008cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d0:	b672      	cpsid	i
}
 80008d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008d4:	e7fe      	b.n	80008d4 <Error_Handler+0x8>

080008d6 <motor_init>:
 *      Author: Hyperbook
 */

#include "motor.h"

HAL_StatusTypeDef motor_init(Motor* motor, TIM_HandleTypeDef* pwm_tim, uint32_t channel_A, uint32_t channel_B){
 80008d6:	b580      	push	{r7, lr}
 80008d8:	b086      	sub	sp, #24
 80008da:	af00      	add	r7, sp, #0
 80008dc:	60f8      	str	r0, [r7, #12]
 80008de:	60b9      	str	r1, [r7, #8]
 80008e0:	607a      	str	r2, [r7, #4]
 80008e2:	603b      	str	r3, [r7, #0]
	motor->channel_A = channel_A;
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	601a      	str	r2, [r3, #0]
	motor->channel_B = channel_B;
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	683a      	ldr	r2, [r7, #0]
 80008ee:	605a      	str	r2, [r3, #4]
	motor->pwm_tim = pwm_tim;
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	68ba      	ldr	r2, [r7, #8]
 80008f4:	609a      	str	r2, [r3, #8]
	HAL_StatusTypeDef status = HAL_TIM_PWM_Start(pwm_tim, channel_A);
 80008f6:	6879      	ldr	r1, [r7, #4]
 80008f8:	68b8      	ldr	r0, [r7, #8]
 80008fa:	f001 fa93 	bl	8001e24 <HAL_TIM_PWM_Start>
 80008fe:	4603      	mov	r3, r0
 8000900:	75fb      	strb	r3, [r7, #23]
	HAL_TIM_PWM_Start(pwm_tim, channel_B);
 8000902:	6839      	ldr	r1, [r7, #0]
 8000904:	68b8      	ldr	r0, [r7, #8]
 8000906:	f001 fa8d 	bl	8001e24 <HAL_TIM_PWM_Start>
	return status;
 800090a:	7dfb      	ldrb	r3, [r7, #23]
}
 800090c:	4618      	mov	r0, r3
 800090e:	3718      	adds	r7, #24
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}

08000914 <motor_run>:

uint32_t motor_run(Motor* motor, int8_t speed){
 8000914:	b480      	push	{r7}
 8000916:	b085      	sub	sp, #20
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	460b      	mov	r3, r1
 800091e:	70fb      	strb	r3, [r7, #3]
	// speed <-100; 100>
	uint32_t duty;
	speed = speed > 100 ? 100 : (speed < -100 ? -100 : speed);
 8000920:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000924:	2b64      	cmp	r3, #100	; 0x64
 8000926:	dc08      	bgt.n	800093a <motor_run+0x26>
 8000928:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800092c:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8000930:	4293      	cmp	r3, r2
 8000932:	bfb8      	it	lt
 8000934:	4613      	movlt	r3, r2
 8000936:	b25b      	sxtb	r3, r3
 8000938:	e000      	b.n	800093c <motor_run+0x28>
 800093a:	2364      	movs	r3, #100	; 0x64
 800093c:	70fb      	strb	r3, [r7, #3]
	if (speed >= 0){
 800093e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000942:	2b00      	cmp	r3, #0
 8000944:	db53      	blt.n	80009ee <motor_run+0xda>
		duty = speed * CLOCK_COUNTER_PERIOD / 100;
 8000946:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800094a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800094e:	fb02 f303 	mul.w	r3, r2, r3
 8000952:	4a53      	ldr	r2, [pc, #332]	; (8000aa0 <motor_run+0x18c>)
 8000954:	fb82 1203 	smull	r1, r2, r2, r3
 8000958:	1152      	asrs	r2, r2, #5
 800095a:	17db      	asrs	r3, r3, #31
 800095c:	1ad3      	subs	r3, r2, r3
 800095e:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->channel_B, 0);
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d105      	bne.n	8000974 <motor_run+0x60>
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	689b      	ldr	r3, [r3, #8]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	2200      	movs	r2, #0
 8000970:	635a      	str	r2, [r3, #52]	; 0x34
 8000972:	e018      	b.n	80009a6 <motor_run+0x92>
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	2b04      	cmp	r3, #4
 800097a:	d105      	bne.n	8000988 <motor_run+0x74>
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	689b      	ldr	r3, [r3, #8]
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	2300      	movs	r3, #0
 8000984:	6393      	str	r3, [r2, #56]	; 0x38
 8000986:	e00e      	b.n	80009a6 <motor_run+0x92>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	2b08      	cmp	r3, #8
 800098e:	d105      	bne.n	800099c <motor_run+0x88>
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	689b      	ldr	r3, [r3, #8]
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	2300      	movs	r3, #0
 8000998:	63d3      	str	r3, [r2, #60]	; 0x3c
 800099a:	e004      	b.n	80009a6 <motor_run+0x92>
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	2300      	movs	r3, #0
 80009a4:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->channel_A, duty);
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d105      	bne.n	80009ba <motor_run+0xa6>
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	689b      	ldr	r3, [r3, #8]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	68fa      	ldr	r2, [r7, #12]
 80009b6:	635a      	str	r2, [r3, #52]	; 0x34
 80009b8:	e06b      	b.n	8000a92 <motor_run+0x17e>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	2b04      	cmp	r3, #4
 80009c0:	d105      	bne.n	80009ce <motor_run+0xba>
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	689b      	ldr	r3, [r3, #8]
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	6393      	str	r3, [r2, #56]	; 0x38
 80009cc:	e061      	b.n	8000a92 <motor_run+0x17e>
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b08      	cmp	r3, #8
 80009d4:	d105      	bne.n	80009e2 <motor_run+0xce>
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	68fb      	ldr	r3, [r7, #12]
 80009de:	63d3      	str	r3, [r2, #60]	; 0x3c
 80009e0:	e057      	b.n	8000a92 <motor_run+0x17e>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	689b      	ldr	r3, [r3, #8]
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	6413      	str	r3, [r2, #64]	; 0x40
 80009ec:	e051      	b.n	8000a92 <motor_run+0x17e>
	} else {
		duty = (-speed) * CLOCK_COUNTER_PERIOD / 100;
 80009ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80009f2:	4a2c      	ldr	r2, [pc, #176]	; (8000aa4 <motor_run+0x190>)
 80009f4:	fb02 f303 	mul.w	r3, r2, r3
 80009f8:	4a29      	ldr	r2, [pc, #164]	; (8000aa0 <motor_run+0x18c>)
 80009fa:	fb82 1203 	smull	r1, r2, r2, r3
 80009fe:	1152      	asrs	r2, r2, #5
 8000a00:	17db      	asrs	r3, r3, #31
 8000a02:	1ad3      	subs	r3, r2, r3
 8000a04:	60fb      	str	r3, [r7, #12]
		__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->channel_A, 0);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d105      	bne.n	8000a1a <motor_run+0x106>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	689b      	ldr	r3, [r3, #8]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2200      	movs	r2, #0
 8000a16:	635a      	str	r2, [r3, #52]	; 0x34
 8000a18:	e018      	b.n	8000a4c <motor_run+0x138>
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	2b04      	cmp	r3, #4
 8000a20:	d105      	bne.n	8000a2e <motor_run+0x11a>
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	689b      	ldr	r3, [r3, #8]
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	2300      	movs	r3, #0
 8000a2a:	6393      	str	r3, [r2, #56]	; 0x38
 8000a2c:	e00e      	b.n	8000a4c <motor_run+0x138>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2b08      	cmp	r3, #8
 8000a34:	d105      	bne.n	8000a42 <motor_run+0x12e>
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	689b      	ldr	r3, [r3, #8]
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	63d3      	str	r3, [r2, #60]	; 0x3c
 8000a40:	e004      	b.n	8000a4c <motor_run+0x138>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	689b      	ldr	r3, [r3, #8]
 8000a46:	681a      	ldr	r2, [r3, #0]
 8000a48:	2300      	movs	r3, #0
 8000a4a:	6413      	str	r3, [r2, #64]	; 0x40
		__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->channel_B, duty);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d105      	bne.n	8000a60 <motor_run+0x14c>
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	689b      	ldr	r3, [r3, #8]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	68fa      	ldr	r2, [r7, #12]
 8000a5c:	635a      	str	r2, [r3, #52]	; 0x34
 8000a5e:	e018      	b.n	8000a92 <motor_run+0x17e>
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	2b04      	cmp	r3, #4
 8000a66:	d105      	bne.n	8000a74 <motor_run+0x160>
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	689b      	ldr	r3, [r3, #8]
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	6393      	str	r3, [r2, #56]	; 0x38
 8000a72:	e00e      	b.n	8000a92 <motor_run+0x17e>
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	2b08      	cmp	r3, #8
 8000a7a:	d105      	bne.n	8000a88 <motor_run+0x174>
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	689b      	ldr	r3, [r3, #8]
 8000a80:	681a      	ldr	r2, [r3, #0]
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	63d3      	str	r3, [r2, #60]	; 0x3c
 8000a86:	e004      	b.n	8000a92 <motor_run+0x17e>
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	689b      	ldr	r3, [r3, #8]
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	6413      	str	r3, [r2, #64]	; 0x40
	}
	return duty;
 8000a92:	68fb      	ldr	r3, [r7, #12]
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3714      	adds	r7, #20
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	51eb851f 	.word	0x51eb851f
 8000aa4:	fffffc19 	.word	0xfffffc19

08000aa8 <motor_brake>:

void motor_brake(Motor* motor){
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->channel_A, 0);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d105      	bne.n	8000ac4 <motor_brake+0x1c>
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	689b      	ldr	r3, [r3, #8]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	635a      	str	r2, [r3, #52]	; 0x34
 8000ac2:	e018      	b.n	8000af6 <motor_brake+0x4e>
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2b04      	cmp	r3, #4
 8000aca:	d105      	bne.n	8000ad8 <motor_brake+0x30>
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	689b      	ldr	r3, [r3, #8]
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	6393      	str	r3, [r2, #56]	; 0x38
 8000ad6:	e00e      	b.n	8000af6 <motor_brake+0x4e>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b08      	cmp	r3, #8
 8000ade:	d105      	bne.n	8000aec <motor_brake+0x44>
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	63d3      	str	r3, [r2, #60]	; 0x3c
 8000aea:	e004      	b.n	8000af6 <motor_brake+0x4e>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	689b      	ldr	r3, [r3, #8]
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	2300      	movs	r3, #0
 8000af4:	6413      	str	r3, [r2, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->channel_B, 0);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d105      	bne.n	8000b0a <motor_brake+0x62>
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	689b      	ldr	r3, [r3, #8]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2200      	movs	r2, #0
 8000b06:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000b08:	e018      	b.n	8000b3c <motor_brake+0x94>
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->channel_B, 0);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	2b04      	cmp	r3, #4
 8000b10:	d105      	bne.n	8000b1e <motor_brake+0x76>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	689b      	ldr	r3, [r3, #8]
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	2300      	movs	r3, #0
 8000b1a:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000b1c:	e00e      	b.n	8000b3c <motor_brake+0x94>
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->channel_B, 0);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	685b      	ldr	r3, [r3, #4]
 8000b22:	2b08      	cmp	r3, #8
 8000b24:	d105      	bne.n	8000b32 <motor_brake+0x8a>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	689b      	ldr	r3, [r3, #8]
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8000b30:	e004      	b.n	8000b3c <motor_brake+0x94>
	__HAL_TIM_SET_COMPARE(motor->pwm_tim, motor->channel_B, 0);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	689b      	ldr	r3, [r3, #8]
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	2300      	movs	r3, #0
 8000b3a:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000b3c:	bf00      	nop
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr

08000b48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	607b      	str	r3, [r7, #4]
 8000b52:	4b10      	ldr	r3, [pc, #64]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b56:	4a0f      	ldr	r2, [pc, #60]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b5e:	4b0d      	ldr	r3, [pc, #52]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b66:	607b      	str	r3, [r7, #4]
 8000b68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	603b      	str	r3, [r7, #0]
 8000b6e:	4b09      	ldr	r3, [pc, #36]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b72:	4a08      	ldr	r2, [pc, #32]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b78:	6413      	str	r3, [r2, #64]	; 0x40
 8000b7a:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b82:	603b      	str	r3, [r7, #0]
 8000b84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b86:	bf00      	nop
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	40023800 	.word	0x40023800

08000b98 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a0b      	ldr	r2, [pc, #44]	; (8000bd4 <HAL_TIM_PWM_MspInit+0x3c>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d10d      	bne.n	8000bc6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]
 8000bae:	4b0a      	ldr	r3, [pc, #40]	; (8000bd8 <HAL_TIM_PWM_MspInit+0x40>)
 8000bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bb2:	4a09      	ldr	r2, [pc, #36]	; (8000bd8 <HAL_TIM_PWM_MspInit+0x40>)
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	6453      	str	r3, [r2, #68]	; 0x44
 8000bba:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <HAL_TIM_PWM_MspInit+0x40>)
 8000bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000bc6:	bf00      	nop
 8000bc8:	3714      	adds	r7, #20
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	40010000 	.word	0x40010000
 8000bd8:	40023800 	.word	0x40023800

08000bdc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be4:	f107 030c 	add.w	r3, r7, #12
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
 8000bf2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a12      	ldr	r2, [pc, #72]	; (8000c44 <HAL_TIM_MspPostInit+0x68>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d11e      	bne.n	8000c3c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60bb      	str	r3, [r7, #8]
 8000c02:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <HAL_TIM_MspPostInit+0x6c>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	4a10      	ldr	r2, [pc, #64]	; (8000c48 <HAL_TIM_MspPostInit+0x6c>)
 8000c08:	f043 0301 	orr.w	r3, r3, #1
 8000c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <HAL_TIM_MspPostInit+0x6c>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	60bb      	str	r3, [r7, #8]
 8000c18:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c1a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c20:	2302      	movs	r3, #2
 8000c22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c30:	f107 030c 	add.w	r3, r7, #12
 8000c34:	4619      	mov	r1, r3
 8000c36:	4805      	ldr	r0, [pc, #20]	; (8000c4c <HAL_TIM_MspPostInit+0x70>)
 8000c38:	f000 fad8 	bl	80011ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000c3c:	bf00      	nop
 8000c3e:	3720      	adds	r7, #32
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40010000 	.word	0x40010000
 8000c48:	40023800 	.word	0x40023800
 8000c4c:	40020000 	.word	0x40020000

08000c50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	; 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a19      	ldr	r2, [pc, #100]	; (8000cd4 <HAL_UART_MspInit+0x84>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d12b      	bne.n	8000cca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]
 8000c76:	4b18      	ldr	r3, [pc, #96]	; (8000cd8 <HAL_UART_MspInit+0x88>)
 8000c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7a:	4a17      	ldr	r2, [pc, #92]	; (8000cd8 <HAL_UART_MspInit+0x88>)
 8000c7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c80:	6413      	str	r3, [r2, #64]	; 0x40
 8000c82:	4b15      	ldr	r3, [pc, #84]	; (8000cd8 <HAL_UART_MspInit+0x88>)
 8000c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c8a:	613b      	str	r3, [r7, #16]
 8000c8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <HAL_UART_MspInit+0x88>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	4a10      	ldr	r2, [pc, #64]	; (8000cd8 <HAL_UART_MspInit+0x88>)
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <HAL_UART_MspInit+0x88>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	f003 0301 	and.w	r3, r3, #1
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000caa:	230c      	movs	r3, #12
 8000cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cba:	2307      	movs	r3, #7
 8000cbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cbe:	f107 0314 	add.w	r3, r7, #20
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4805      	ldr	r0, [pc, #20]	; (8000cdc <HAL_UART_MspInit+0x8c>)
 8000cc6:	f000 fa91 	bl	80011ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000cca:	bf00      	nop
 8000ccc:	3728      	adds	r7, #40	; 0x28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40004400 	.word	0x40004400
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40020000 	.word	0x40020000

08000ce0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ce4:	e7fe      	b.n	8000ce4 <NMI_Handler+0x4>

08000ce6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cea:	e7fe      	b.n	8000cea <HardFault_Handler+0x4>

08000cec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cf0:	e7fe      	b.n	8000cf0 <MemManage_Handler+0x4>

08000cf2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cf6:	e7fe      	b.n	8000cf6 <BusFault_Handler+0x4>

08000cf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cfc:	e7fe      	b.n	8000cfc <UsageFault_Handler+0x4>

08000cfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d2c:	f000 f934 	bl	8000f98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b086      	sub	sp, #24
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]
 8000d44:	e00a      	b.n	8000d5c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d46:	f3af 8000 	nop.w
 8000d4a:	4601      	mov	r1, r0
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	1c5a      	adds	r2, r3, #1
 8000d50:	60ba      	str	r2, [r7, #8]
 8000d52:	b2ca      	uxtb	r2, r1
 8000d54:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	3301      	adds	r3, #1
 8000d5a:	617b      	str	r3, [r7, #20]
 8000d5c:	697a      	ldr	r2, [r7, #20]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	dbf0      	blt.n	8000d46 <_read+0x12>
	}

return len;
 8000d64:	687b      	ldr	r3, [r7, #4]
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3718      	adds	r7, #24
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}

08000d6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d6e:	b580      	push	{r7, lr}
 8000d70:	b086      	sub	sp, #24
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	60f8      	str	r0, [r7, #12]
 8000d76:	60b9      	str	r1, [r7, #8]
 8000d78:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	617b      	str	r3, [r7, #20]
 8000d7e:	e009      	b.n	8000d94 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	1c5a      	adds	r2, r3, #1
 8000d84:	60ba      	str	r2, [r7, #8]
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff fbf5 	bl	8000578 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	3301      	adds	r3, #1
 8000d92:	617b      	str	r3, [r7, #20]
 8000d94:	697a      	ldr	r2, [r7, #20]
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	dbf1      	blt.n	8000d80 <_write+0x12>
	}
	return len;
 8000d9c:	687b      	ldr	r3, [r7, #4]
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3718      	adds	r7, #24
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <_close>:

int _close(int file)
{
 8000da6:	b480      	push	{r7}
 8000da8:	b083      	sub	sp, #12
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
	return -1;
 8000dae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr

08000dbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	b083      	sub	sp, #12
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
 8000dc6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dce:	605a      	str	r2, [r3, #4]
	return 0;
 8000dd0:	2300      	movs	r3, #0
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr

08000dde <_isatty>:

int _isatty(int file)
{
 8000dde:	b480      	push	{r7}
 8000de0:	b083      	sub	sp, #12
 8000de2:	af00      	add	r7, sp, #0
 8000de4:	6078      	str	r0, [r7, #4]
	return 1;
 8000de6:	2301      	movs	r3, #1
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr

08000df4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
	return 0;
 8000e00:	2300      	movs	r3, #0
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
	...

08000e10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e18:	4a14      	ldr	r2, [pc, #80]	; (8000e6c <_sbrk+0x5c>)
 8000e1a:	4b15      	ldr	r3, [pc, #84]	; (8000e70 <_sbrk+0x60>)
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e24:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <_sbrk+0x64>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d102      	bne.n	8000e32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e2c:	4b11      	ldr	r3, [pc, #68]	; (8000e74 <_sbrk+0x64>)
 8000e2e:	4a12      	ldr	r2, [pc, #72]	; (8000e78 <_sbrk+0x68>)
 8000e30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e32:	4b10      	ldr	r3, [pc, #64]	; (8000e74 <_sbrk+0x64>)
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4413      	add	r3, r2
 8000e3a:	693a      	ldr	r2, [r7, #16]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d207      	bcs.n	8000e50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e40:	f001 ff6a 	bl	8002d18 <__errno>
 8000e44:	4603      	mov	r3, r0
 8000e46:	220c      	movs	r2, #12
 8000e48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4e:	e009      	b.n	8000e64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e50:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <_sbrk+0x64>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e56:	4b07      	ldr	r3, [pc, #28]	; (8000e74 <_sbrk+0x64>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4413      	add	r3, r2
 8000e5e:	4a05      	ldr	r2, [pc, #20]	; (8000e74 <_sbrk+0x64>)
 8000e60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e62:	68fb      	ldr	r3, [r7, #12]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3718      	adds	r7, #24
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20020000 	.word	0x20020000
 8000e70:	00000400 	.word	0x00000400
 8000e74:	2000008c 	.word	0x2000008c
 8000e78:	20000148 	.word	0x20000148

08000e7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e80:	4b06      	ldr	r3, [pc, #24]	; (8000e9c <SystemInit+0x20>)
 8000e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e86:	4a05      	ldr	r2, [pc, #20]	; (8000e9c <SystemInit+0x20>)
 8000e88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	e000ed00 	.word	0xe000ed00

08000ea0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ea0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ed8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ea4:	480d      	ldr	r0, [pc, #52]	; (8000edc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000ea6:	490e      	ldr	r1, [pc, #56]	; (8000ee0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ea8:	4a0e      	ldr	r2, [pc, #56]	; (8000ee4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000eaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eac:	e002      	b.n	8000eb4 <LoopCopyDataInit>

08000eae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eb2:	3304      	adds	r3, #4

08000eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000eb8:	d3f9      	bcc.n	8000eae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eba:	4a0b      	ldr	r2, [pc, #44]	; (8000ee8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ebc:	4c0b      	ldr	r4, [pc, #44]	; (8000eec <LoopFillZerobss+0x26>)
  movs r3, #0
 8000ebe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ec0:	e001      	b.n	8000ec6 <LoopFillZerobss>

08000ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ec2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ec4:	3204      	adds	r2, #4

08000ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ec6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ec8:	d3fb      	bcc.n	8000ec2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000eca:	f7ff ffd7 	bl	8000e7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ece:	f001 ff29 	bl	8002d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ed2:	f7ff fb69 	bl	80005a8 <main>
  bx  lr    
 8000ed6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ed8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000edc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ee0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000ee4:	08003d14 	.word	0x08003d14
  ldr r2, =_sbss
 8000ee8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000eec:	20000144 	.word	0x20000144

08000ef0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ef0:	e7fe      	b.n	8000ef0 <ADC_IRQHandler>
	...

08000ef4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ef8:	4b0e      	ldr	r3, [pc, #56]	; (8000f34 <HAL_Init+0x40>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a0d      	ldr	r2, [pc, #52]	; (8000f34 <HAL_Init+0x40>)
 8000efe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f04:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <HAL_Init+0x40>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a0a      	ldr	r2, [pc, #40]	; (8000f34 <HAL_Init+0x40>)
 8000f0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f10:	4b08      	ldr	r3, [pc, #32]	; (8000f34 <HAL_Init+0x40>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a07      	ldr	r2, [pc, #28]	; (8000f34 <HAL_Init+0x40>)
 8000f16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f1c:	2003      	movs	r0, #3
 8000f1e:	f000 f931 	bl	8001184 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f22:	200f      	movs	r0, #15
 8000f24:	f000 f808 	bl	8000f38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f28:	f7ff fe0e 	bl	8000b48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40023c00 	.word	0x40023c00

08000f38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f40:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <HAL_InitTick+0x54>)
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <HAL_InitTick+0x58>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 f93b 	bl	80011d2 <HAL_SYSTICK_Config>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e00e      	b.n	8000f84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b0f      	cmp	r3, #15
 8000f6a:	d80a      	bhi.n	8000f82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	6879      	ldr	r1, [r7, #4]
 8000f70:	f04f 30ff 	mov.w	r0, #4294967295
 8000f74:	f000 f911 	bl	800119a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f78:	4a06      	ldr	r2, [pc, #24]	; (8000f94 <HAL_InitTick+0x5c>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	e000      	b.n	8000f84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000000 	.word	0x20000000
 8000f90:	20000008 	.word	0x20000008
 8000f94:	20000004 	.word	0x20000004

08000f98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f9c:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <HAL_IncTick+0x20>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <HAL_IncTick+0x24>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	4a04      	ldr	r2, [pc, #16]	; (8000fbc <HAL_IncTick+0x24>)
 8000faa:	6013      	str	r3, [r2, #0]
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	20000008 	.word	0x20000008
 8000fbc:	20000130 	.word	0x20000130

08000fc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc4:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <HAL_GetTick+0x14>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	20000130 	.word	0x20000130

08000fd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fe0:	f7ff ffee 	bl	8000fc0 <HAL_GetTick>
 8000fe4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff0:	d005      	beq.n	8000ffe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ff2:	4b0a      	ldr	r3, [pc, #40]	; (800101c <HAL_Delay+0x44>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ffe:	bf00      	nop
 8001000:	f7ff ffde 	bl	8000fc0 <HAL_GetTick>
 8001004:	4602      	mov	r2, r0
 8001006:	68bb      	ldr	r3, [r7, #8]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	68fa      	ldr	r2, [r7, #12]
 800100c:	429a      	cmp	r2, r3
 800100e:	d8f7      	bhi.n	8001000 <HAL_Delay+0x28>
  {
  }
}
 8001010:	bf00      	nop
 8001012:	bf00      	nop
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000008 	.word	0x20000008

08001020 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f003 0307 	and.w	r3, r3, #7
 800102e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001030:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <__NVIC_SetPriorityGrouping+0x44>)
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001036:	68ba      	ldr	r2, [r7, #8]
 8001038:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800103c:	4013      	ands	r3, r2
 800103e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001048:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800104c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001050:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001052:	4a04      	ldr	r2, [pc, #16]	; (8001064 <__NVIC_SetPriorityGrouping+0x44>)
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	60d3      	str	r3, [r2, #12]
}
 8001058:	bf00      	nop
 800105a:	3714      	adds	r7, #20
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	e000ed00 	.word	0xe000ed00

08001068 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800106c:	4b04      	ldr	r3, [pc, #16]	; (8001080 <__NVIC_GetPriorityGrouping+0x18>)
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	0a1b      	lsrs	r3, r3, #8
 8001072:	f003 0307 	and.w	r3, r3, #7
}
 8001076:	4618      	mov	r0, r3
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	6039      	str	r1, [r7, #0]
 800108e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001094:	2b00      	cmp	r3, #0
 8001096:	db0a      	blt.n	80010ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	b2da      	uxtb	r2, r3
 800109c:	490c      	ldr	r1, [pc, #48]	; (80010d0 <__NVIC_SetPriority+0x4c>)
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	0112      	lsls	r2, r2, #4
 80010a4:	b2d2      	uxtb	r2, r2
 80010a6:	440b      	add	r3, r1
 80010a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010ac:	e00a      	b.n	80010c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	4908      	ldr	r1, [pc, #32]	; (80010d4 <__NVIC_SetPriority+0x50>)
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 030f 	and.w	r3, r3, #15
 80010ba:	3b04      	subs	r3, #4
 80010bc:	0112      	lsls	r2, r2, #4
 80010be:	b2d2      	uxtb	r2, r2
 80010c0:	440b      	add	r3, r1
 80010c2:	761a      	strb	r2, [r3, #24]
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	e000e100 	.word	0xe000e100
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d8:	b480      	push	{r7}
 80010da:	b089      	sub	sp, #36	; 0x24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	f1c3 0307 	rsb	r3, r3, #7
 80010f2:	2b04      	cmp	r3, #4
 80010f4:	bf28      	it	cs
 80010f6:	2304      	movcs	r3, #4
 80010f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	3304      	adds	r3, #4
 80010fe:	2b06      	cmp	r3, #6
 8001100:	d902      	bls.n	8001108 <NVIC_EncodePriority+0x30>
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3b03      	subs	r3, #3
 8001106:	e000      	b.n	800110a <NVIC_EncodePriority+0x32>
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800110c:	f04f 32ff 	mov.w	r2, #4294967295
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43da      	mvns	r2, r3
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	401a      	ands	r2, r3
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001120:	f04f 31ff 	mov.w	r1, #4294967295
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	fa01 f303 	lsl.w	r3, r1, r3
 800112a:	43d9      	mvns	r1, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001130:	4313      	orrs	r3, r2
         );
}
 8001132:	4618      	mov	r0, r3
 8001134:	3724      	adds	r7, #36	; 0x24
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
	...

08001140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	3b01      	subs	r3, #1
 800114c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001150:	d301      	bcc.n	8001156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001152:	2301      	movs	r3, #1
 8001154:	e00f      	b.n	8001176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001156:	4a0a      	ldr	r2, [pc, #40]	; (8001180 <SysTick_Config+0x40>)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3b01      	subs	r3, #1
 800115c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800115e:	210f      	movs	r1, #15
 8001160:	f04f 30ff 	mov.w	r0, #4294967295
 8001164:	f7ff ff8e 	bl	8001084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001168:	4b05      	ldr	r3, [pc, #20]	; (8001180 <SysTick_Config+0x40>)
 800116a:	2200      	movs	r2, #0
 800116c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800116e:	4b04      	ldr	r3, [pc, #16]	; (8001180 <SysTick_Config+0x40>)
 8001170:	2207      	movs	r2, #7
 8001172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	e000e010 	.word	0xe000e010

08001184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff ff47 	bl	8001020 <__NVIC_SetPriorityGrouping>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800119a:	b580      	push	{r7, lr}
 800119c:	b086      	sub	sp, #24
 800119e:	af00      	add	r7, sp, #0
 80011a0:	4603      	mov	r3, r0
 80011a2:	60b9      	str	r1, [r7, #8]
 80011a4:	607a      	str	r2, [r7, #4]
 80011a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011ac:	f7ff ff5c 	bl	8001068 <__NVIC_GetPriorityGrouping>
 80011b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	68b9      	ldr	r1, [r7, #8]
 80011b6:	6978      	ldr	r0, [r7, #20]
 80011b8:	f7ff ff8e 	bl	80010d8 <NVIC_EncodePriority>
 80011bc:	4602      	mov	r2, r0
 80011be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011c2:	4611      	mov	r1, r2
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ff5d 	bl	8001084 <__NVIC_SetPriority>
}
 80011ca:	bf00      	nop
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}

080011d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	b082      	sub	sp, #8
 80011d6:	af00      	add	r7, sp, #0
 80011d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff ffb0 	bl	8001140 <SysTick_Config>
 80011e0:	4603      	mov	r3, r0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b089      	sub	sp, #36	; 0x24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011fe:	2300      	movs	r3, #0
 8001200:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001202:	2300      	movs	r3, #0
 8001204:	61fb      	str	r3, [r7, #28]
 8001206:	e159      	b.n	80014bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001208:	2201      	movs	r2, #1
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	697a      	ldr	r2, [r7, #20]
 8001218:	4013      	ands	r3, r2
 800121a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	429a      	cmp	r2, r3
 8001222:	f040 8148 	bne.w	80014b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f003 0303 	and.w	r3, r3, #3
 800122e:	2b01      	cmp	r3, #1
 8001230:	d005      	beq.n	800123e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800123a:	2b02      	cmp	r3, #2
 800123c:	d130      	bne.n	80012a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	2203      	movs	r2, #3
 800124a:	fa02 f303 	lsl.w	r3, r2, r3
 800124e:	43db      	mvns	r3, r3
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4013      	ands	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	68da      	ldr	r2, [r3, #12]
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	4313      	orrs	r3, r2
 8001266:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001274:	2201      	movs	r2, #1
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	43db      	mvns	r3, r3
 800127e:	69ba      	ldr	r2, [r7, #24]
 8001280:	4013      	ands	r3, r2
 8001282:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	091b      	lsrs	r3, r3, #4
 800128a:	f003 0201 	and.w	r2, r3, #1
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	4313      	orrs	r3, r2
 8001298:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	69ba      	ldr	r2, [r7, #24]
 800129e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f003 0303 	and.w	r3, r3, #3
 80012a8:	2b03      	cmp	r3, #3
 80012aa:	d017      	beq.n	80012dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	2203      	movs	r2, #3
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	43db      	mvns	r3, r3
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	4013      	ands	r3, r2
 80012c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	689a      	ldr	r2, [r3, #8]
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	fa02 f303 	lsl.w	r3, r2, r3
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	69ba      	ldr	r2, [r7, #24]
 80012da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f003 0303 	and.w	r3, r3, #3
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d123      	bne.n	8001330 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	08da      	lsrs	r2, r3, #3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3208      	adds	r2, #8
 80012f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	f003 0307 	and.w	r3, r3, #7
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	220f      	movs	r2, #15
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4013      	ands	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	691a      	ldr	r2, [r3, #16]
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	f003 0307 	and.w	r3, r3, #7
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	4313      	orrs	r3, r2
 8001320:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	08da      	lsrs	r2, r3, #3
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	3208      	adds	r2, #8
 800132a:	69b9      	ldr	r1, [r7, #24]
 800132c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	2203      	movs	r2, #3
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	43db      	mvns	r3, r3
 8001342:	69ba      	ldr	r2, [r7, #24]
 8001344:	4013      	ands	r3, r2
 8001346:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f003 0203 	and.w	r2, r3, #3
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	4313      	orrs	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800136c:	2b00      	cmp	r3, #0
 800136e:	f000 80a2 	beq.w	80014b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	4b57      	ldr	r3, [pc, #348]	; (80014d4 <HAL_GPIO_Init+0x2e8>)
 8001378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137a:	4a56      	ldr	r2, [pc, #344]	; (80014d4 <HAL_GPIO_Init+0x2e8>)
 800137c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001380:	6453      	str	r3, [r2, #68]	; 0x44
 8001382:	4b54      	ldr	r3, [pc, #336]	; (80014d4 <HAL_GPIO_Init+0x2e8>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001386:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800138e:	4a52      	ldr	r2, [pc, #328]	; (80014d8 <HAL_GPIO_Init+0x2ec>)
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	089b      	lsrs	r3, r3, #2
 8001394:	3302      	adds	r3, #2
 8001396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800139a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	f003 0303 	and.w	r3, r3, #3
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	220f      	movs	r2, #15
 80013a6:	fa02 f303 	lsl.w	r3, r2, r3
 80013aa:	43db      	mvns	r3, r3
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	4013      	ands	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a49      	ldr	r2, [pc, #292]	; (80014dc <HAL_GPIO_Init+0x2f0>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d019      	beq.n	80013ee <HAL_GPIO_Init+0x202>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a48      	ldr	r2, [pc, #288]	; (80014e0 <HAL_GPIO_Init+0x2f4>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d013      	beq.n	80013ea <HAL_GPIO_Init+0x1fe>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a47      	ldr	r2, [pc, #284]	; (80014e4 <HAL_GPIO_Init+0x2f8>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d00d      	beq.n	80013e6 <HAL_GPIO_Init+0x1fa>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a46      	ldr	r2, [pc, #280]	; (80014e8 <HAL_GPIO_Init+0x2fc>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d007      	beq.n	80013e2 <HAL_GPIO_Init+0x1f6>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a45      	ldr	r2, [pc, #276]	; (80014ec <HAL_GPIO_Init+0x300>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d101      	bne.n	80013de <HAL_GPIO_Init+0x1f2>
 80013da:	2304      	movs	r3, #4
 80013dc:	e008      	b.n	80013f0 <HAL_GPIO_Init+0x204>
 80013de:	2307      	movs	r3, #7
 80013e0:	e006      	b.n	80013f0 <HAL_GPIO_Init+0x204>
 80013e2:	2303      	movs	r3, #3
 80013e4:	e004      	b.n	80013f0 <HAL_GPIO_Init+0x204>
 80013e6:	2302      	movs	r3, #2
 80013e8:	e002      	b.n	80013f0 <HAL_GPIO_Init+0x204>
 80013ea:	2301      	movs	r3, #1
 80013ec:	e000      	b.n	80013f0 <HAL_GPIO_Init+0x204>
 80013ee:	2300      	movs	r3, #0
 80013f0:	69fa      	ldr	r2, [r7, #28]
 80013f2:	f002 0203 	and.w	r2, r2, #3
 80013f6:	0092      	lsls	r2, r2, #2
 80013f8:	4093      	lsls	r3, r2
 80013fa:	69ba      	ldr	r2, [r7, #24]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001400:	4935      	ldr	r1, [pc, #212]	; (80014d8 <HAL_GPIO_Init+0x2ec>)
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	089b      	lsrs	r3, r3, #2
 8001406:	3302      	adds	r3, #2
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800140e:	4b38      	ldr	r3, [pc, #224]	; (80014f0 <HAL_GPIO_Init+0x304>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	43db      	mvns	r3, r3
 8001418:	69ba      	ldr	r2, [r7, #24]
 800141a:	4013      	ands	r3, r2
 800141c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d003      	beq.n	8001432 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800142a:	69ba      	ldr	r2, [r7, #24]
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	4313      	orrs	r3, r2
 8001430:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001432:	4a2f      	ldr	r2, [pc, #188]	; (80014f0 <HAL_GPIO_Init+0x304>)
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001438:	4b2d      	ldr	r3, [pc, #180]	; (80014f0 <HAL_GPIO_Init+0x304>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	43db      	mvns	r3, r3
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	4013      	ands	r3, r2
 8001446:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685b      	ldr	r3, [r3, #4]
 800144c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001450:	2b00      	cmp	r3, #0
 8001452:	d003      	beq.n	800145c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	4313      	orrs	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800145c:	4a24      	ldr	r2, [pc, #144]	; (80014f0 <HAL_GPIO_Init+0x304>)
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001462:	4b23      	ldr	r3, [pc, #140]	; (80014f0 <HAL_GPIO_Init+0x304>)
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	43db      	mvns	r3, r3
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	4013      	ands	r3, r2
 8001470:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d003      	beq.n	8001486 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	4313      	orrs	r3, r2
 8001484:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001486:	4a1a      	ldr	r2, [pc, #104]	; (80014f0 <HAL_GPIO_Init+0x304>)
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800148c:	4b18      	ldr	r3, [pc, #96]	; (80014f0 <HAL_GPIO_Init+0x304>)
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	43db      	mvns	r3, r3
 8001496:	69ba      	ldr	r2, [r7, #24]
 8001498:	4013      	ands	r3, r2
 800149a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d003      	beq.n	80014b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014b0:	4a0f      	ldr	r2, [pc, #60]	; (80014f0 <HAL_GPIO_Init+0x304>)
 80014b2:	69bb      	ldr	r3, [r7, #24]
 80014b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	3301      	adds	r3, #1
 80014ba:	61fb      	str	r3, [r7, #28]
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	2b0f      	cmp	r3, #15
 80014c0:	f67f aea2 	bls.w	8001208 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014c4:	bf00      	nop
 80014c6:	bf00      	nop
 80014c8:	3724      	adds	r7, #36	; 0x24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	40023800 	.word	0x40023800
 80014d8:	40013800 	.word	0x40013800
 80014dc:	40020000 	.word	0x40020000
 80014e0:	40020400 	.word	0x40020400
 80014e4:	40020800 	.word	0x40020800
 80014e8:	40020c00 	.word	0x40020c00
 80014ec:	40021000 	.word	0x40021000
 80014f0:	40013c00 	.word	0x40013c00

080014f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b086      	sub	sp, #24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d101      	bne.n	8001506 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e264      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	2b00      	cmp	r3, #0
 8001510:	d075      	beq.n	80015fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001512:	4ba3      	ldr	r3, [pc, #652]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	f003 030c 	and.w	r3, r3, #12
 800151a:	2b04      	cmp	r3, #4
 800151c:	d00c      	beq.n	8001538 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800151e:	4ba0      	ldr	r3, [pc, #640]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001526:	2b08      	cmp	r3, #8
 8001528:	d112      	bne.n	8001550 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800152a:	4b9d      	ldr	r3, [pc, #628]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001532:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001536:	d10b      	bne.n	8001550 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001538:	4b99      	ldr	r3, [pc, #612]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001540:	2b00      	cmp	r3, #0
 8001542:	d05b      	beq.n	80015fc <HAL_RCC_OscConfig+0x108>
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d157      	bne.n	80015fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	e23f      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001558:	d106      	bne.n	8001568 <HAL_RCC_OscConfig+0x74>
 800155a:	4b91      	ldr	r3, [pc, #580]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a90      	ldr	r2, [pc, #576]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001560:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001564:	6013      	str	r3, [r2, #0]
 8001566:	e01d      	b.n	80015a4 <HAL_RCC_OscConfig+0xb0>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001570:	d10c      	bne.n	800158c <HAL_RCC_OscConfig+0x98>
 8001572:	4b8b      	ldr	r3, [pc, #556]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a8a      	ldr	r2, [pc, #552]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001578:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800157c:	6013      	str	r3, [r2, #0]
 800157e:	4b88      	ldr	r3, [pc, #544]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a87      	ldr	r2, [pc, #540]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001584:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001588:	6013      	str	r3, [r2, #0]
 800158a:	e00b      	b.n	80015a4 <HAL_RCC_OscConfig+0xb0>
 800158c:	4b84      	ldr	r3, [pc, #528]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a83      	ldr	r2, [pc, #524]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001592:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001596:	6013      	str	r3, [r2, #0]
 8001598:	4b81      	ldr	r3, [pc, #516]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a80      	ldr	r2, [pc, #512]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 800159e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d013      	beq.n	80015d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ac:	f7ff fd08 	bl	8000fc0 <HAL_GetTick>
 80015b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015b4:	f7ff fd04 	bl	8000fc0 <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b64      	cmp	r3, #100	; 0x64
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e204      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015c6:	4b76      	ldr	r3, [pc, #472]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0f0      	beq.n	80015b4 <HAL_RCC_OscConfig+0xc0>
 80015d2:	e014      	b.n	80015fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d4:	f7ff fcf4 	bl	8000fc0 <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015dc:	f7ff fcf0 	bl	8000fc0 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b64      	cmp	r3, #100	; 0x64
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e1f0      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015ee:	4b6c      	ldr	r3, [pc, #432]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f0      	bne.n	80015dc <HAL_RCC_OscConfig+0xe8>
 80015fa:	e000      	b.n	80015fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	2b00      	cmp	r3, #0
 8001608:	d063      	beq.n	80016d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800160a:	4b65      	ldr	r3, [pc, #404]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 800160c:	689b      	ldr	r3, [r3, #8]
 800160e:	f003 030c 	and.w	r3, r3, #12
 8001612:	2b00      	cmp	r3, #0
 8001614:	d00b      	beq.n	800162e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001616:	4b62      	ldr	r3, [pc, #392]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800161e:	2b08      	cmp	r3, #8
 8001620:	d11c      	bne.n	800165c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001622:	4b5f      	ldr	r3, [pc, #380]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d116      	bne.n	800165c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800162e:	4b5c      	ldr	r3, [pc, #368]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	2b00      	cmp	r3, #0
 8001638:	d005      	beq.n	8001646 <HAL_RCC_OscConfig+0x152>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	2b01      	cmp	r3, #1
 8001640:	d001      	beq.n	8001646 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e1c4      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001646:	4b56      	ldr	r3, [pc, #344]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	00db      	lsls	r3, r3, #3
 8001654:	4952      	ldr	r1, [pc, #328]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001656:	4313      	orrs	r3, r2
 8001658:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800165a:	e03a      	b.n	80016d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d020      	beq.n	80016a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001664:	4b4f      	ldr	r3, [pc, #316]	; (80017a4 <HAL_RCC_OscConfig+0x2b0>)
 8001666:	2201      	movs	r2, #1
 8001668:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800166a:	f7ff fca9 	bl	8000fc0 <HAL_GetTick>
 800166e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001670:	e008      	b.n	8001684 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001672:	f7ff fca5 	bl	8000fc0 <HAL_GetTick>
 8001676:	4602      	mov	r2, r0
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	1ad3      	subs	r3, r2, r3
 800167c:	2b02      	cmp	r3, #2
 800167e:	d901      	bls.n	8001684 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001680:	2303      	movs	r3, #3
 8001682:	e1a5      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001684:	4b46      	ldr	r3, [pc, #280]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0302 	and.w	r3, r3, #2
 800168c:	2b00      	cmp	r3, #0
 800168e:	d0f0      	beq.n	8001672 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001690:	4b43      	ldr	r3, [pc, #268]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	691b      	ldr	r3, [r3, #16]
 800169c:	00db      	lsls	r3, r3, #3
 800169e:	4940      	ldr	r1, [pc, #256]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 80016a0:	4313      	orrs	r3, r2
 80016a2:	600b      	str	r3, [r1, #0]
 80016a4:	e015      	b.n	80016d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016a6:	4b3f      	ldr	r3, [pc, #252]	; (80017a4 <HAL_RCC_OscConfig+0x2b0>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ac:	f7ff fc88 	bl	8000fc0 <HAL_GetTick>
 80016b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016b2:	e008      	b.n	80016c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016b4:	f7ff fc84 	bl	8000fc0 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	2b02      	cmp	r3, #2
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e184      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016c6:	4b36      	ldr	r3, [pc, #216]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1f0      	bne.n	80016b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0308 	and.w	r3, r3, #8
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d030      	beq.n	8001740 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	695b      	ldr	r3, [r3, #20]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d016      	beq.n	8001714 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016e6:	4b30      	ldr	r3, [pc, #192]	; (80017a8 <HAL_RCC_OscConfig+0x2b4>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ec:	f7ff fc68 	bl	8000fc0 <HAL_GetTick>
 80016f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016f2:	e008      	b.n	8001706 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016f4:	f7ff fc64 	bl	8000fc0 <HAL_GetTick>
 80016f8:	4602      	mov	r2, r0
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d901      	bls.n	8001706 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e164      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001706:	4b26      	ldr	r3, [pc, #152]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001708:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800170a:	f003 0302 	and.w	r3, r3, #2
 800170e:	2b00      	cmp	r3, #0
 8001710:	d0f0      	beq.n	80016f4 <HAL_RCC_OscConfig+0x200>
 8001712:	e015      	b.n	8001740 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001714:	4b24      	ldr	r3, [pc, #144]	; (80017a8 <HAL_RCC_OscConfig+0x2b4>)
 8001716:	2200      	movs	r2, #0
 8001718:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800171a:	f7ff fc51 	bl	8000fc0 <HAL_GetTick>
 800171e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001720:	e008      	b.n	8001734 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001722:	f7ff fc4d 	bl	8000fc0 <HAL_GetTick>
 8001726:	4602      	mov	r2, r0
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	2b02      	cmp	r3, #2
 800172e:	d901      	bls.n	8001734 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e14d      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001734:	4b1a      	ldr	r3, [pc, #104]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001736:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001738:	f003 0302 	and.w	r3, r3, #2
 800173c:	2b00      	cmp	r3, #0
 800173e:	d1f0      	bne.n	8001722 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	2b00      	cmp	r3, #0
 800174a:	f000 80a0 	beq.w	800188e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800174e:	2300      	movs	r3, #0
 8001750:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001752:	4b13      	ldr	r3, [pc, #76]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d10f      	bne.n	800177e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001766:	4a0e      	ldr	r2, [pc, #56]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001768:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800176c:	6413      	str	r3, [r2, #64]	; 0x40
 800176e:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <HAL_RCC_OscConfig+0x2ac>)
 8001770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800177a:	2301      	movs	r3, #1
 800177c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <HAL_RCC_OscConfig+0x2b8>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001786:	2b00      	cmp	r3, #0
 8001788:	d121      	bne.n	80017ce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800178a:	4b08      	ldr	r3, [pc, #32]	; (80017ac <HAL_RCC_OscConfig+0x2b8>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a07      	ldr	r2, [pc, #28]	; (80017ac <HAL_RCC_OscConfig+0x2b8>)
 8001790:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001794:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001796:	f7ff fc13 	bl	8000fc0 <HAL_GetTick>
 800179a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800179c:	e011      	b.n	80017c2 <HAL_RCC_OscConfig+0x2ce>
 800179e:	bf00      	nop
 80017a0:	40023800 	.word	0x40023800
 80017a4:	42470000 	.word	0x42470000
 80017a8:	42470e80 	.word	0x42470e80
 80017ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017b0:	f7ff fc06 	bl	8000fc0 <HAL_GetTick>
 80017b4:	4602      	mov	r2, r0
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d901      	bls.n	80017c2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80017be:	2303      	movs	r3, #3
 80017c0:	e106      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c2:	4b85      	ldr	r3, [pc, #532]	; (80019d8 <HAL_RCC_OscConfig+0x4e4>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d0f0      	beq.n	80017b0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	2b01      	cmp	r3, #1
 80017d4:	d106      	bne.n	80017e4 <HAL_RCC_OscConfig+0x2f0>
 80017d6:	4b81      	ldr	r3, [pc, #516]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 80017d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017da:	4a80      	ldr	r2, [pc, #512]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	6713      	str	r3, [r2, #112]	; 0x70
 80017e2:	e01c      	b.n	800181e <HAL_RCC_OscConfig+0x32a>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	2b05      	cmp	r3, #5
 80017ea:	d10c      	bne.n	8001806 <HAL_RCC_OscConfig+0x312>
 80017ec:	4b7b      	ldr	r3, [pc, #492]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 80017ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017f0:	4a7a      	ldr	r2, [pc, #488]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 80017f2:	f043 0304 	orr.w	r3, r3, #4
 80017f6:	6713      	str	r3, [r2, #112]	; 0x70
 80017f8:	4b78      	ldr	r3, [pc, #480]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 80017fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017fc:	4a77      	ldr	r2, [pc, #476]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 80017fe:	f043 0301 	orr.w	r3, r3, #1
 8001802:	6713      	str	r3, [r2, #112]	; 0x70
 8001804:	e00b      	b.n	800181e <HAL_RCC_OscConfig+0x32a>
 8001806:	4b75      	ldr	r3, [pc, #468]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 8001808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800180a:	4a74      	ldr	r2, [pc, #464]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 800180c:	f023 0301 	bic.w	r3, r3, #1
 8001810:	6713      	str	r3, [r2, #112]	; 0x70
 8001812:	4b72      	ldr	r3, [pc, #456]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 8001814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001816:	4a71      	ldr	r2, [pc, #452]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 8001818:	f023 0304 	bic.w	r3, r3, #4
 800181c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d015      	beq.n	8001852 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001826:	f7ff fbcb 	bl	8000fc0 <HAL_GetTick>
 800182a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800182c:	e00a      	b.n	8001844 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800182e:	f7ff fbc7 	bl	8000fc0 <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	f241 3288 	movw	r2, #5000	; 0x1388
 800183c:	4293      	cmp	r3, r2
 800183e:	d901      	bls.n	8001844 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e0c5      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001844:	4b65      	ldr	r3, [pc, #404]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 8001846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0ee      	beq.n	800182e <HAL_RCC_OscConfig+0x33a>
 8001850:	e014      	b.n	800187c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001852:	f7ff fbb5 	bl	8000fc0 <HAL_GetTick>
 8001856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001858:	e00a      	b.n	8001870 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800185a:	f7ff fbb1 	bl	8000fc0 <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	f241 3288 	movw	r2, #5000	; 0x1388
 8001868:	4293      	cmp	r3, r2
 800186a:	d901      	bls.n	8001870 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e0af      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001870:	4b5a      	ldr	r3, [pc, #360]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 8001872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001874:	f003 0302 	and.w	r3, r3, #2
 8001878:	2b00      	cmp	r3, #0
 800187a:	d1ee      	bne.n	800185a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800187c:	7dfb      	ldrb	r3, [r7, #23]
 800187e:	2b01      	cmp	r3, #1
 8001880:	d105      	bne.n	800188e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001882:	4b56      	ldr	r3, [pc, #344]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001886:	4a55      	ldr	r2, [pc, #340]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 8001888:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800188c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	2b00      	cmp	r3, #0
 8001894:	f000 809b 	beq.w	80019ce <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001898:	4b50      	ldr	r3, [pc, #320]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f003 030c 	and.w	r3, r3, #12
 80018a0:	2b08      	cmp	r3, #8
 80018a2:	d05c      	beq.n	800195e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d141      	bne.n	8001930 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018ac:	4b4c      	ldr	r3, [pc, #304]	; (80019e0 <HAL_RCC_OscConfig+0x4ec>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b2:	f7ff fb85 	bl	8000fc0 <HAL_GetTick>
 80018b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018b8:	e008      	b.n	80018cc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018ba:	f7ff fb81 	bl	8000fc0 <HAL_GetTick>
 80018be:	4602      	mov	r2, r0
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	1ad3      	subs	r3, r2, r3
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	d901      	bls.n	80018cc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80018c8:	2303      	movs	r3, #3
 80018ca:	e081      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018cc:	4b43      	ldr	r3, [pc, #268]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d1f0      	bne.n	80018ba <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	69da      	ldr	r2, [r3, #28]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6a1b      	ldr	r3, [r3, #32]
 80018e0:	431a      	orrs	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e6:	019b      	lsls	r3, r3, #6
 80018e8:	431a      	orrs	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ee:	085b      	lsrs	r3, r3, #1
 80018f0:	3b01      	subs	r3, #1
 80018f2:	041b      	lsls	r3, r3, #16
 80018f4:	431a      	orrs	r2, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018fa:	061b      	lsls	r3, r3, #24
 80018fc:	4937      	ldr	r1, [pc, #220]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 80018fe:	4313      	orrs	r3, r2
 8001900:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001902:	4b37      	ldr	r3, [pc, #220]	; (80019e0 <HAL_RCC_OscConfig+0x4ec>)
 8001904:	2201      	movs	r2, #1
 8001906:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001908:	f7ff fb5a 	bl	8000fc0 <HAL_GetTick>
 800190c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800190e:	e008      	b.n	8001922 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001910:	f7ff fb56 	bl	8000fc0 <HAL_GetTick>
 8001914:	4602      	mov	r2, r0
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	2b02      	cmp	r3, #2
 800191c:	d901      	bls.n	8001922 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800191e:	2303      	movs	r3, #3
 8001920:	e056      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001922:	4b2e      	ldr	r3, [pc, #184]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d0f0      	beq.n	8001910 <HAL_RCC_OscConfig+0x41c>
 800192e:	e04e      	b.n	80019ce <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001930:	4b2b      	ldr	r3, [pc, #172]	; (80019e0 <HAL_RCC_OscConfig+0x4ec>)
 8001932:	2200      	movs	r2, #0
 8001934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001936:	f7ff fb43 	bl	8000fc0 <HAL_GetTick>
 800193a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800193c:	e008      	b.n	8001950 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800193e:	f7ff fb3f 	bl	8000fc0 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d901      	bls.n	8001950 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800194c:	2303      	movs	r3, #3
 800194e:	e03f      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001950:	4b22      	ldr	r3, [pc, #136]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1f0      	bne.n	800193e <HAL_RCC_OscConfig+0x44a>
 800195c:	e037      	b.n	80019ce <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	699b      	ldr	r3, [r3, #24]
 8001962:	2b01      	cmp	r3, #1
 8001964:	d101      	bne.n	800196a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001966:	2301      	movs	r3, #1
 8001968:	e032      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800196a:	4b1c      	ldr	r3, [pc, #112]	; (80019dc <HAL_RCC_OscConfig+0x4e8>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	2b01      	cmp	r3, #1
 8001976:	d028      	beq.n	80019ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001982:	429a      	cmp	r2, r3
 8001984:	d121      	bne.n	80019ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001990:	429a      	cmp	r2, r3
 8001992:	d11a      	bne.n	80019ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001994:	68fa      	ldr	r2, [r7, #12]
 8001996:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800199a:	4013      	ands	r3, r2
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019a0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d111      	bne.n	80019ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b0:	085b      	lsrs	r3, r3, #1
 80019b2:	3b01      	subs	r3, #1
 80019b4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d107      	bne.n	80019ca <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019c4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d001      	beq.n	80019ce <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e000      	b.n	80019d0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3718      	adds	r7, #24
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40007000 	.word	0x40007000
 80019dc:	40023800 	.word	0x40023800
 80019e0:	42470060 	.word	0x42470060

080019e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d101      	bne.n	80019f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e0cc      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019f8:	4b68      	ldr	r3, [pc, #416]	; (8001b9c <HAL_RCC_ClockConfig+0x1b8>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 0307 	and.w	r3, r3, #7
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d90c      	bls.n	8001a20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a06:	4b65      	ldr	r3, [pc, #404]	; (8001b9c <HAL_RCC_ClockConfig+0x1b8>)
 8001a08:	683a      	ldr	r2, [r7, #0]
 8001a0a:	b2d2      	uxtb	r2, r2
 8001a0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a0e:	4b63      	ldr	r3, [pc, #396]	; (8001b9c <HAL_RCC_ClockConfig+0x1b8>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	683a      	ldr	r2, [r7, #0]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d001      	beq.n	8001a20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e0b8      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0302 	and.w	r3, r3, #2
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d020      	beq.n	8001a6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d005      	beq.n	8001a44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a38:	4b59      	ldr	r3, [pc, #356]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	4a58      	ldr	r2, [pc, #352]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f003 0308 	and.w	r3, r3, #8
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d005      	beq.n	8001a5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a50:	4b53      	ldr	r3, [pc, #332]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	4a52      	ldr	r2, [pc, #328]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a5c:	4b50      	ldr	r3, [pc, #320]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	494d      	ldr	r1, [pc, #308]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d044      	beq.n	8001b04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	d107      	bne.n	8001a92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a82:	4b47      	ldr	r3, [pc, #284]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d119      	bne.n	8001ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e07f      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d003      	beq.n	8001aa2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a9e:	2b03      	cmp	r3, #3
 8001aa0:	d107      	bne.n	8001ab2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aa2:	4b3f      	ldr	r3, [pc, #252]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d109      	bne.n	8001ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e06f      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ab2:	4b3b      	ldr	r3, [pc, #236]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e067      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ac2:	4b37      	ldr	r3, [pc, #220]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	f023 0203 	bic.w	r2, r3, #3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	4934      	ldr	r1, [pc, #208]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ad4:	f7ff fa74 	bl	8000fc0 <HAL_GetTick>
 8001ad8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ada:	e00a      	b.n	8001af2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001adc:	f7ff fa70 	bl	8000fc0 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d901      	bls.n	8001af2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	e04f      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001af2:	4b2b      	ldr	r3, [pc, #172]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 020c 	and.w	r2, r3, #12
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d1eb      	bne.n	8001adc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b04:	4b25      	ldr	r3, [pc, #148]	; (8001b9c <HAL_RCC_ClockConfig+0x1b8>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0307 	and.w	r3, r3, #7
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d20c      	bcs.n	8001b2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b12:	4b22      	ldr	r3, [pc, #136]	; (8001b9c <HAL_RCC_ClockConfig+0x1b8>)
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	b2d2      	uxtb	r2, r2
 8001b18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b1a:	4b20      	ldr	r3, [pc, #128]	; (8001b9c <HAL_RCC_ClockConfig+0x1b8>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0307 	and.w	r3, r3, #7
 8001b22:	683a      	ldr	r2, [r7, #0]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d001      	beq.n	8001b2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e032      	b.n	8001b92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0304 	and.w	r3, r3, #4
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d008      	beq.n	8001b4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b38:	4b19      	ldr	r3, [pc, #100]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	4916      	ldr	r1, [pc, #88]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b46:	4313      	orrs	r3, r2
 8001b48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0308 	and.w	r3, r3, #8
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d009      	beq.n	8001b6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b56:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	00db      	lsls	r3, r3, #3
 8001b64:	490e      	ldr	r1, [pc, #56]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b6a:	f000 f821 	bl	8001bb0 <HAL_RCC_GetSysClockFreq>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	4b0b      	ldr	r3, [pc, #44]	; (8001ba0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	091b      	lsrs	r3, r3, #4
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	490a      	ldr	r1, [pc, #40]	; (8001ba4 <HAL_RCC_ClockConfig+0x1c0>)
 8001b7c:	5ccb      	ldrb	r3, [r1, r3]
 8001b7e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b82:	4a09      	ldr	r2, [pc, #36]	; (8001ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8001b84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001b86:	4b09      	ldr	r3, [pc, #36]	; (8001bac <HAL_RCC_ClockConfig+0x1c8>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff f9d4 	bl	8000f38 <HAL_InitTick>

  return HAL_OK;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40023c00 	.word	0x40023c00
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	08003c54 	.word	0x08003c54
 8001ba8:	20000000 	.word	0x20000000
 8001bac:	20000004 	.word	0x20000004

08001bb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bb0:	b5b0      	push	{r4, r5, r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	6079      	str	r1, [r7, #4]
 8001bba:	2100      	movs	r1, #0
 8001bbc:	60f9      	str	r1, [r7, #12]
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bc6:	4952      	ldr	r1, [pc, #328]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8001bc8:	6889      	ldr	r1, [r1, #8]
 8001bca:	f001 010c 	and.w	r1, r1, #12
 8001bce:	2908      	cmp	r1, #8
 8001bd0:	d00d      	beq.n	8001bee <HAL_RCC_GetSysClockFreq+0x3e>
 8001bd2:	2908      	cmp	r1, #8
 8001bd4:	f200 8094 	bhi.w	8001d00 <HAL_RCC_GetSysClockFreq+0x150>
 8001bd8:	2900      	cmp	r1, #0
 8001bda:	d002      	beq.n	8001be2 <HAL_RCC_GetSysClockFreq+0x32>
 8001bdc:	2904      	cmp	r1, #4
 8001bde:	d003      	beq.n	8001be8 <HAL_RCC_GetSysClockFreq+0x38>
 8001be0:	e08e      	b.n	8001d00 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001be2:	4b4c      	ldr	r3, [pc, #304]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x164>)
 8001be4:	60bb      	str	r3, [r7, #8]
       break;
 8001be6:	e08e      	b.n	8001d06 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001be8:	4b4b      	ldr	r3, [pc, #300]	; (8001d18 <HAL_RCC_GetSysClockFreq+0x168>)
 8001bea:	60bb      	str	r3, [r7, #8]
      break;
 8001bec:	e08b      	b.n	8001d06 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bee:	4948      	ldr	r1, [pc, #288]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8001bf0:	6849      	ldr	r1, [r1, #4]
 8001bf2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001bf6:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bf8:	4945      	ldr	r1, [pc, #276]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8001bfa:	6849      	ldr	r1, [r1, #4]
 8001bfc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001c00:	2900      	cmp	r1, #0
 8001c02:	d024      	beq.n	8001c4e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c04:	4942      	ldr	r1, [pc, #264]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c06:	6849      	ldr	r1, [r1, #4]
 8001c08:	0989      	lsrs	r1, r1, #6
 8001c0a:	4608      	mov	r0, r1
 8001c0c:	f04f 0100 	mov.w	r1, #0
 8001c10:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001c14:	f04f 0500 	mov.w	r5, #0
 8001c18:	ea00 0204 	and.w	r2, r0, r4
 8001c1c:	ea01 0305 	and.w	r3, r1, r5
 8001c20:	493d      	ldr	r1, [pc, #244]	; (8001d18 <HAL_RCC_GetSysClockFreq+0x168>)
 8001c22:	fb01 f003 	mul.w	r0, r1, r3
 8001c26:	2100      	movs	r1, #0
 8001c28:	fb01 f102 	mul.w	r1, r1, r2
 8001c2c:	1844      	adds	r4, r0, r1
 8001c2e:	493a      	ldr	r1, [pc, #232]	; (8001d18 <HAL_RCC_GetSysClockFreq+0x168>)
 8001c30:	fba2 0101 	umull	r0, r1, r2, r1
 8001c34:	1863      	adds	r3, r4, r1
 8001c36:	4619      	mov	r1, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	f04f 0300 	mov.w	r3, #0
 8001c40:	f7fe fb1e 	bl	8000280 <__aeabi_uldivmod>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	4613      	mov	r3, r2
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	e04a      	b.n	8001ce4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c4e:	4b30      	ldr	r3, [pc, #192]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	099b      	lsrs	r3, r3, #6
 8001c54:	461a      	mov	r2, r3
 8001c56:	f04f 0300 	mov.w	r3, #0
 8001c5a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001c5e:	f04f 0100 	mov.w	r1, #0
 8001c62:	ea02 0400 	and.w	r4, r2, r0
 8001c66:	ea03 0501 	and.w	r5, r3, r1
 8001c6a:	4620      	mov	r0, r4
 8001c6c:	4629      	mov	r1, r5
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	f04f 0300 	mov.w	r3, #0
 8001c76:	014b      	lsls	r3, r1, #5
 8001c78:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001c7c:	0142      	lsls	r2, r0, #5
 8001c7e:	4610      	mov	r0, r2
 8001c80:	4619      	mov	r1, r3
 8001c82:	1b00      	subs	r0, r0, r4
 8001c84:	eb61 0105 	sbc.w	r1, r1, r5
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	f04f 0300 	mov.w	r3, #0
 8001c90:	018b      	lsls	r3, r1, #6
 8001c92:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001c96:	0182      	lsls	r2, r0, #6
 8001c98:	1a12      	subs	r2, r2, r0
 8001c9a:	eb63 0301 	sbc.w	r3, r3, r1
 8001c9e:	f04f 0000 	mov.w	r0, #0
 8001ca2:	f04f 0100 	mov.w	r1, #0
 8001ca6:	00d9      	lsls	r1, r3, #3
 8001ca8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001cac:	00d0      	lsls	r0, r2, #3
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	1912      	adds	r2, r2, r4
 8001cb4:	eb45 0303 	adc.w	r3, r5, r3
 8001cb8:	f04f 0000 	mov.w	r0, #0
 8001cbc:	f04f 0100 	mov.w	r1, #0
 8001cc0:	0299      	lsls	r1, r3, #10
 8001cc2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001cc6:	0290      	lsls	r0, r2, #10
 8001cc8:	4602      	mov	r2, r0
 8001cca:	460b      	mov	r3, r1
 8001ccc:	4610      	mov	r0, r2
 8001cce:	4619      	mov	r1, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	f04f 0300 	mov.w	r3, #0
 8001cd8:	f7fe fad2 	bl	8000280 <__aeabi_uldivmod>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ce4:	4b0a      	ldr	r3, [pc, #40]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x160>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	0c1b      	lsrs	r3, r3, #16
 8001cea:	f003 0303 	and.w	r3, r3, #3
 8001cee:	3301      	adds	r3, #1
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001cf4:	68fa      	ldr	r2, [r7, #12]
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cfc:	60bb      	str	r3, [r7, #8]
      break;
 8001cfe:	e002      	b.n	8001d06 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d00:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x164>)
 8001d02:	60bb      	str	r3, [r7, #8]
      break;
 8001d04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d06:	68bb      	ldr	r3, [r7, #8]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3710      	adds	r7, #16
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bdb0      	pop	{r4, r5, r7, pc}
 8001d10:	40023800 	.word	0x40023800
 8001d14:	00f42400 	.word	0x00f42400
 8001d18:	017d7840 	.word	0x017d7840

08001d1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d20:	4b03      	ldr	r3, [pc, #12]	; (8001d30 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d22:	681b      	ldr	r3, [r3, #0]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000000 	.word	0x20000000

08001d34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d38:	f7ff fff0 	bl	8001d1c <HAL_RCC_GetHCLKFreq>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	4b05      	ldr	r3, [pc, #20]	; (8001d54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	0a9b      	lsrs	r3, r3, #10
 8001d44:	f003 0307 	and.w	r3, r3, #7
 8001d48:	4903      	ldr	r1, [pc, #12]	; (8001d58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d4a:	5ccb      	ldrb	r3, [r1, r3]
 8001d4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40023800 	.word	0x40023800
 8001d58:	08003c64 	.word	0x08003c64

08001d5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d60:	f7ff ffdc 	bl	8001d1c <HAL_RCC_GetHCLKFreq>
 8001d64:	4602      	mov	r2, r0
 8001d66:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	0b5b      	lsrs	r3, r3, #13
 8001d6c:	f003 0307 	and.w	r3, r3, #7
 8001d70:	4903      	ldr	r1, [pc, #12]	; (8001d80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d72:	5ccb      	ldrb	r3, [r1, r3]
 8001d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	08003c64 	.word	0x08003c64

08001d84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e041      	b.n	8001e1a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d106      	bne.n	8001db0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7fe fef4 	bl	8000b98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2202      	movs	r2, #2
 8001db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3304      	adds	r3, #4
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4610      	mov	r0, r2
 8001dc4:	f000 f9a0 	bl	8002108 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2201      	movs	r2, #1
 8001dec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2201      	movs	r2, #1
 8001df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d109      	bne.n	8001e48 <HAL_TIM_PWM_Start+0x24>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	bf14      	ite	ne
 8001e40:	2301      	movne	r3, #1
 8001e42:	2300      	moveq	r3, #0
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	e022      	b.n	8001e8e <HAL_TIM_PWM_Start+0x6a>
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	2b04      	cmp	r3, #4
 8001e4c:	d109      	bne.n	8001e62 <HAL_TIM_PWM_Start+0x3e>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	bf14      	ite	ne
 8001e5a:	2301      	movne	r3, #1
 8001e5c:	2300      	moveq	r3, #0
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	e015      	b.n	8001e8e <HAL_TIM_PWM_Start+0x6a>
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	2b08      	cmp	r3, #8
 8001e66:	d109      	bne.n	8001e7c <HAL_TIM_PWM_Start+0x58>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	bf14      	ite	ne
 8001e74:	2301      	movne	r3, #1
 8001e76:	2300      	moveq	r3, #0
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	e008      	b.n	8001e8e <HAL_TIM_PWM_Start+0x6a>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	bf14      	ite	ne
 8001e88:	2301      	movne	r3, #1
 8001e8a:	2300      	moveq	r3, #0
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e068      	b.n	8001f68 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d104      	bne.n	8001ea6 <HAL_TIM_PWM_Start+0x82>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2202      	movs	r2, #2
 8001ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ea4:	e013      	b.n	8001ece <HAL_TIM_PWM_Start+0xaa>
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	2b04      	cmp	r3, #4
 8001eaa:	d104      	bne.n	8001eb6 <HAL_TIM_PWM_Start+0x92>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2202      	movs	r2, #2
 8001eb0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001eb4:	e00b      	b.n	8001ece <HAL_TIM_PWM_Start+0xaa>
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	2b08      	cmp	r3, #8
 8001eba:	d104      	bne.n	8001ec6 <HAL_TIM_PWM_Start+0xa2>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ec4:	e003      	b.n	8001ece <HAL_TIM_PWM_Start+0xaa>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2202      	movs	r2, #2
 8001eca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	6839      	ldr	r1, [r7, #0]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f000 fb22 	bl	8002520 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a23      	ldr	r2, [pc, #140]	; (8001f70 <HAL_TIM_PWM_Start+0x14c>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d107      	bne.n	8001ef6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001ef4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a1d      	ldr	r2, [pc, #116]	; (8001f70 <HAL_TIM_PWM_Start+0x14c>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d018      	beq.n	8001f32 <HAL_TIM_PWM_Start+0x10e>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f08:	d013      	beq.n	8001f32 <HAL_TIM_PWM_Start+0x10e>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a19      	ldr	r2, [pc, #100]	; (8001f74 <HAL_TIM_PWM_Start+0x150>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d00e      	beq.n	8001f32 <HAL_TIM_PWM_Start+0x10e>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a17      	ldr	r2, [pc, #92]	; (8001f78 <HAL_TIM_PWM_Start+0x154>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d009      	beq.n	8001f32 <HAL_TIM_PWM_Start+0x10e>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a16      	ldr	r2, [pc, #88]	; (8001f7c <HAL_TIM_PWM_Start+0x158>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d004      	beq.n	8001f32 <HAL_TIM_PWM_Start+0x10e>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a14      	ldr	r2, [pc, #80]	; (8001f80 <HAL_TIM_PWM_Start+0x15c>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d111      	bne.n	8001f56 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f003 0307 	and.w	r3, r3, #7
 8001f3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	2b06      	cmp	r3, #6
 8001f42:	d010      	beq.n	8001f66 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f042 0201 	orr.w	r2, r2, #1
 8001f52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f54:	e007      	b.n	8001f66 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f042 0201 	orr.w	r2, r2, #1
 8001f64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f66:	2300      	movs	r3, #0
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3710      	adds	r7, #16
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	40010000 	.word	0x40010000
 8001f74:	40000400 	.word	0x40000400
 8001f78:	40000800 	.word	0x40000800
 8001f7c:	40000c00 	.word	0x40000c00
 8001f80:	40014000 	.word	0x40014000

08001f84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f90:	2300      	movs	r3, #0
 8001f92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d101      	bne.n	8001fa2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	e0ae      	b.n	8002100 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2b0c      	cmp	r3, #12
 8001fae:	f200 809f 	bhi.w	80020f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001fb2:	a201      	add	r2, pc, #4	; (adr r2, 8001fb8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fb8:	08001fed 	.word	0x08001fed
 8001fbc:	080020f1 	.word	0x080020f1
 8001fc0:	080020f1 	.word	0x080020f1
 8001fc4:	080020f1 	.word	0x080020f1
 8001fc8:	0800202d 	.word	0x0800202d
 8001fcc:	080020f1 	.word	0x080020f1
 8001fd0:	080020f1 	.word	0x080020f1
 8001fd4:	080020f1 	.word	0x080020f1
 8001fd8:	0800206f 	.word	0x0800206f
 8001fdc:	080020f1 	.word	0x080020f1
 8001fe0:	080020f1 	.word	0x080020f1
 8001fe4:	080020f1 	.word	0x080020f1
 8001fe8:	080020af 	.word	0x080020af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	68b9      	ldr	r1, [r7, #8]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f000 f908 	bl	8002208 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	699a      	ldr	r2, [r3, #24]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f042 0208 	orr.w	r2, r2, #8
 8002006:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	699a      	ldr	r2, [r3, #24]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f022 0204 	bic.w	r2, r2, #4
 8002016:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	6999      	ldr	r1, [r3, #24]
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	691a      	ldr	r2, [r3, #16]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	430a      	orrs	r2, r1
 8002028:	619a      	str	r2, [r3, #24]
      break;
 800202a:	e064      	b.n	80020f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	68b9      	ldr	r1, [r7, #8]
 8002032:	4618      	mov	r0, r3
 8002034:	f000 f94e 	bl	80022d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	699a      	ldr	r2, [r3, #24]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002046:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	699a      	ldr	r2, [r3, #24]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002056:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	6999      	ldr	r1, [r3, #24]
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	021a      	lsls	r2, r3, #8
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	430a      	orrs	r2, r1
 800206a:	619a      	str	r2, [r3, #24]
      break;
 800206c:	e043      	b.n	80020f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	68b9      	ldr	r1, [r7, #8]
 8002074:	4618      	mov	r0, r3
 8002076:	f000 f999 	bl	80023ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	69da      	ldr	r2, [r3, #28]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f042 0208 	orr.w	r2, r2, #8
 8002088:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	69da      	ldr	r2, [r3, #28]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f022 0204 	bic.w	r2, r2, #4
 8002098:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	69d9      	ldr	r1, [r3, #28]
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	691a      	ldr	r2, [r3, #16]
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	430a      	orrs	r2, r1
 80020aa:	61da      	str	r2, [r3, #28]
      break;
 80020ac:	e023      	b.n	80020f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	68b9      	ldr	r1, [r7, #8]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f000 f9e3 	bl	8002480 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	69da      	ldr	r2, [r3, #28]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	69da      	ldr	r2, [r3, #28]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	69d9      	ldr	r1, [r3, #28]
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	691b      	ldr	r3, [r3, #16]
 80020e4:	021a      	lsls	r2, r3, #8
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	430a      	orrs	r2, r1
 80020ec:	61da      	str	r2, [r3, #28]
      break;
 80020ee:	e002      	b.n	80020f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	75fb      	strb	r3, [r7, #23]
      break;
 80020f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80020fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002100:	4618      	mov	r0, r3
 8002102:	3718      	adds	r7, #24
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}

08002108 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a34      	ldr	r2, [pc, #208]	; (80021ec <TIM_Base_SetConfig+0xe4>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d00f      	beq.n	8002140 <TIM_Base_SetConfig+0x38>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002126:	d00b      	beq.n	8002140 <TIM_Base_SetConfig+0x38>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a31      	ldr	r2, [pc, #196]	; (80021f0 <TIM_Base_SetConfig+0xe8>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d007      	beq.n	8002140 <TIM_Base_SetConfig+0x38>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a30      	ldr	r2, [pc, #192]	; (80021f4 <TIM_Base_SetConfig+0xec>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d003      	beq.n	8002140 <TIM_Base_SetConfig+0x38>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	4a2f      	ldr	r2, [pc, #188]	; (80021f8 <TIM_Base_SetConfig+0xf0>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d108      	bne.n	8002152 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002146:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	4313      	orrs	r3, r2
 8002150:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a25      	ldr	r2, [pc, #148]	; (80021ec <TIM_Base_SetConfig+0xe4>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d01b      	beq.n	8002192 <TIM_Base_SetConfig+0x8a>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002160:	d017      	beq.n	8002192 <TIM_Base_SetConfig+0x8a>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a22      	ldr	r2, [pc, #136]	; (80021f0 <TIM_Base_SetConfig+0xe8>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d013      	beq.n	8002192 <TIM_Base_SetConfig+0x8a>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a21      	ldr	r2, [pc, #132]	; (80021f4 <TIM_Base_SetConfig+0xec>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d00f      	beq.n	8002192 <TIM_Base_SetConfig+0x8a>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a20      	ldr	r2, [pc, #128]	; (80021f8 <TIM_Base_SetConfig+0xf0>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d00b      	beq.n	8002192 <TIM_Base_SetConfig+0x8a>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a1f      	ldr	r2, [pc, #124]	; (80021fc <TIM_Base_SetConfig+0xf4>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d007      	beq.n	8002192 <TIM_Base_SetConfig+0x8a>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a1e      	ldr	r2, [pc, #120]	; (8002200 <TIM_Base_SetConfig+0xf8>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d003      	beq.n	8002192 <TIM_Base_SetConfig+0x8a>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a1d      	ldr	r2, [pc, #116]	; (8002204 <TIM_Base_SetConfig+0xfc>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d108      	bne.n	80021a4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002198:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	68fa      	ldr	r2, [r7, #12]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	695b      	ldr	r3, [r3, #20]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68fa      	ldr	r2, [r7, #12]
 80021b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a08      	ldr	r2, [pc, #32]	; (80021ec <TIM_Base_SetConfig+0xe4>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d103      	bne.n	80021d8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	691a      	ldr	r2, [r3, #16]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	615a      	str	r2, [r3, #20]
}
 80021de:	bf00      	nop
 80021e0:	3714      	adds	r7, #20
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	40010000 	.word	0x40010000
 80021f0:	40000400 	.word	0x40000400
 80021f4:	40000800 	.word	0x40000800
 80021f8:	40000c00 	.word	0x40000c00
 80021fc:	40014000 	.word	0x40014000
 8002200:	40014400 	.word	0x40014400
 8002204:	40014800 	.word	0x40014800

08002208 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002208:	b480      	push	{r7}
 800220a:	b087      	sub	sp, #28
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	f023 0201 	bic.w	r2, r3, #1
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f023 0303 	bic.w	r3, r3, #3
 800223e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	68fa      	ldr	r2, [r7, #12]
 8002246:	4313      	orrs	r3, r2
 8002248:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	f023 0302 	bic.w	r3, r3, #2
 8002250:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	4313      	orrs	r3, r2
 800225a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a1c      	ldr	r2, [pc, #112]	; (80022d0 <TIM_OC1_SetConfig+0xc8>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d10c      	bne.n	800227e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	f023 0308 	bic.w	r3, r3, #8
 800226a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	697a      	ldr	r2, [r7, #20]
 8002272:	4313      	orrs	r3, r2
 8002274:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	f023 0304 	bic.w	r3, r3, #4
 800227c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a13      	ldr	r2, [pc, #76]	; (80022d0 <TIM_OC1_SetConfig+0xc8>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d111      	bne.n	80022aa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800228c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002294:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4313      	orrs	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	68fa      	ldr	r2, [r7, #12]
 80022b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685a      	ldr	r2, [r3, #4]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	697a      	ldr	r2, [r7, #20]
 80022c2:	621a      	str	r2, [r3, #32]
}
 80022c4:	bf00      	nop
 80022c6:	371c      	adds	r7, #28
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr
 80022d0:	40010000 	.word	0x40010000

080022d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b087      	sub	sp, #28
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a1b      	ldr	r3, [r3, #32]
 80022e2:	f023 0210 	bic.w	r2, r3, #16
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6a1b      	ldr	r3, [r3, #32]
 80022ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002302:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800230a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	021b      	lsls	r3, r3, #8
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	4313      	orrs	r3, r2
 8002316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	f023 0320 	bic.w	r3, r3, #32
 800231e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	011b      	lsls	r3, r3, #4
 8002326:	697a      	ldr	r2, [r7, #20]
 8002328:	4313      	orrs	r3, r2
 800232a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a1e      	ldr	r2, [pc, #120]	; (80023a8 <TIM_OC2_SetConfig+0xd4>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d10d      	bne.n	8002350 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800233a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	011b      	lsls	r3, r3, #4
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	4313      	orrs	r3, r2
 8002346:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800234e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a15      	ldr	r2, [pc, #84]	; (80023a8 <TIM_OC2_SetConfig+0xd4>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d113      	bne.n	8002380 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800235e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002366:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	4313      	orrs	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	009b      	lsls	r3, r3, #2
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	4313      	orrs	r3, r2
 800237e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	68fa      	ldr	r2, [r7, #12]
 800238a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	621a      	str	r2, [r3, #32]
}
 800239a:	bf00      	nop
 800239c:	371c      	adds	r7, #28
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	40010000 	.word	0x40010000

080023ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b087      	sub	sp, #28
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a1b      	ldr	r3, [r3, #32]
 80023ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a1b      	ldr	r3, [r3, #32]
 80023c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	f023 0303 	bic.w	r3, r3, #3
 80023e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	68fa      	ldr	r2, [r7, #12]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80023f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	021b      	lsls	r3, r3, #8
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	4313      	orrs	r3, r2
 8002400:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a1d      	ldr	r2, [pc, #116]	; (800247c <TIM_OC3_SetConfig+0xd0>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d10d      	bne.n	8002426 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002410:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	021b      	lsls	r3, r3, #8
 8002418:	697a      	ldr	r2, [r7, #20]
 800241a:	4313      	orrs	r3, r2
 800241c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002424:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a14      	ldr	r2, [pc, #80]	; (800247c <TIM_OC3_SetConfig+0xd0>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d113      	bne.n	8002456 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002434:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800243c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	695b      	ldr	r3, [r3, #20]
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	4313      	orrs	r3, r2
 8002448:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	011b      	lsls	r3, r3, #4
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	4313      	orrs	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	68fa      	ldr	r2, [r7, #12]
 8002460:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	697a      	ldr	r2, [r7, #20]
 800246e:	621a      	str	r2, [r3, #32]
}
 8002470:	bf00      	nop
 8002472:	371c      	adds	r7, #28
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr
 800247c:	40010000 	.word	0x40010000

08002480 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002480:	b480      	push	{r7}
 8002482:	b087      	sub	sp, #28
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a1b      	ldr	r3, [r3, #32]
 800248e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6a1b      	ldr	r3, [r3, #32]
 800249a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80024ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	021b      	lsls	r3, r3, #8
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80024ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	031b      	lsls	r3, r3, #12
 80024d2:	693a      	ldr	r2, [r7, #16]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a10      	ldr	r2, [pc, #64]	; (800251c <TIM_OC4_SetConfig+0x9c>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d109      	bne.n	80024f4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	695b      	ldr	r3, [r3, #20]
 80024ec:	019b      	lsls	r3, r3, #6
 80024ee:	697a      	ldr	r2, [r7, #20]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	621a      	str	r2, [r3, #32]
}
 800250e:	bf00      	nop
 8002510:	371c      	adds	r7, #28
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40010000 	.word	0x40010000

08002520 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002520:	b480      	push	{r7}
 8002522:	b087      	sub	sp, #28
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	f003 031f 	and.w	r3, r3, #31
 8002532:	2201      	movs	r2, #1
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6a1a      	ldr	r2, [r3, #32]
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	43db      	mvns	r3, r3
 8002542:	401a      	ands	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6a1a      	ldr	r2, [r3, #32]
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	f003 031f 	and.w	r3, r3, #31
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	fa01 f303 	lsl.w	r3, r1, r3
 8002558:	431a      	orrs	r2, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	621a      	str	r2, [r3, #32]
}
 800255e:	bf00      	nop
 8002560:	371c      	adds	r7, #28
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
	...

0800256c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800257c:	2b01      	cmp	r3, #1
 800257e:	d101      	bne.n	8002584 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002580:	2302      	movs	r3, #2
 8002582:	e050      	b.n	8002626 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2202      	movs	r2, #2
 8002590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68fa      	ldr	r2, [r7, #12]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a1c      	ldr	r2, [pc, #112]	; (8002634 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d018      	beq.n	80025fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025d0:	d013      	beq.n	80025fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a18      	ldr	r2, [pc, #96]	; (8002638 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d00e      	beq.n	80025fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a16      	ldr	r2, [pc, #88]	; (800263c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d009      	beq.n	80025fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a15      	ldr	r2, [pc, #84]	; (8002640 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d004      	beq.n	80025fa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a13      	ldr	r2, [pc, #76]	; (8002644 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d10c      	bne.n	8002614 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002600:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	4313      	orrs	r3, r2
 800260a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68ba      	ldr	r2, [r7, #8]
 8002612:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40010000 	.word	0x40010000
 8002638:	40000400 	.word	0x40000400
 800263c:	40000800 	.word	0x40000800
 8002640:	40000c00 	.word	0x40000c00
 8002644:	40014000 	.word	0x40014000

08002648 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002652:	2300      	movs	r3, #0
 8002654:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800265c:	2b01      	cmp	r3, #1
 800265e:	d101      	bne.n	8002664 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002660:	2302      	movs	r3, #2
 8002662:	e03d      	b.n	80026e0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	4313      	orrs	r3, r2
 8002678:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	4313      	orrs	r3, r2
 8002686:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	4313      	orrs	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	695b      	ldr	r3, [r3, #20]
 80026bc:	4313      	orrs	r3, r2
 80026be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	69db      	ldr	r3, [r3, #28]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80026de:	2300      	movs	r3, #0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3714      	adds	r7, #20
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d101      	bne.n	80026fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e03f      	b.n	800277e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002704:	b2db      	uxtb	r3, r3
 8002706:	2b00      	cmp	r3, #0
 8002708:	d106      	bne.n	8002718 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7fe fa9c 	bl	8000c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2224      	movs	r2, #36	; 0x24
 800271c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68da      	ldr	r2, [r3, #12]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800272e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f000 f929 	bl	8002988 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	691a      	ldr	r2, [r3, #16]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002744:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	695a      	ldr	r2, [r3, #20]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002754:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68da      	ldr	r2, [r3, #12]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002764:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2220      	movs	r2, #32
 8002770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2220      	movs	r2, #32
 8002778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002786:	b580      	push	{r7, lr}
 8002788:	b08a      	sub	sp, #40	; 0x28
 800278a:	af02      	add	r7, sp, #8
 800278c:	60f8      	str	r0, [r7, #12]
 800278e:	60b9      	str	r1, [r7, #8]
 8002790:	603b      	str	r3, [r7, #0]
 8002792:	4613      	mov	r3, r2
 8002794:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b20      	cmp	r3, #32
 80027a4:	d17c      	bne.n	80028a0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d002      	beq.n	80027b2 <HAL_UART_Transmit+0x2c>
 80027ac:	88fb      	ldrh	r3, [r7, #6]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e075      	b.n	80028a2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d101      	bne.n	80027c4 <HAL_UART_Transmit+0x3e>
 80027c0:	2302      	movs	r3, #2
 80027c2:	e06e      	b.n	80028a2 <HAL_UART_Transmit+0x11c>
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2200      	movs	r2, #0
 80027d0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2221      	movs	r2, #33	; 0x21
 80027d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027da:	f7fe fbf1 	bl	8000fc0 <HAL_GetTick>
 80027de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	88fa      	ldrh	r2, [r7, #6]
 80027e4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	88fa      	ldrh	r2, [r7, #6]
 80027ea:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027f4:	d108      	bne.n	8002808 <HAL_UART_Transmit+0x82>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d104      	bne.n	8002808 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	61bb      	str	r3, [r7, #24]
 8002806:	e003      	b.n	8002810 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800280c:	2300      	movs	r3, #0
 800280e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2200      	movs	r2, #0
 8002814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002818:	e02a      	b.n	8002870 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	2200      	movs	r2, #0
 8002822:	2180      	movs	r1, #128	; 0x80
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	f000 f840 	bl	80028aa <UART_WaitOnFlagUntilTimeout>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e036      	b.n	80028a2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10b      	bne.n	8002852 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	881b      	ldrh	r3, [r3, #0]
 800283e:	461a      	mov	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002848:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	3302      	adds	r3, #2
 800284e:	61bb      	str	r3, [r7, #24]
 8002850:	e007      	b.n	8002862 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	781a      	ldrb	r2, [r3, #0]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	3301      	adds	r3, #1
 8002860:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002866:	b29b      	uxth	r3, r3
 8002868:	3b01      	subs	r3, #1
 800286a:	b29a      	uxth	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002874:	b29b      	uxth	r3, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1cf      	bne.n	800281a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	2200      	movs	r2, #0
 8002882:	2140      	movs	r1, #64	; 0x40
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f000 f810 	bl	80028aa <UART_WaitOnFlagUntilTimeout>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002890:	2303      	movs	r3, #3
 8002892:	e006      	b.n	80028a2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2220      	movs	r2, #32
 8002898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800289c:	2300      	movs	r3, #0
 800289e:	e000      	b.n	80028a2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80028a0:	2302      	movs	r3, #2
  }
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3720      	adds	r7, #32
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b090      	sub	sp, #64	; 0x40
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	60f8      	str	r0, [r7, #12]
 80028b2:	60b9      	str	r1, [r7, #8]
 80028b4:	603b      	str	r3, [r7, #0]
 80028b6:	4613      	mov	r3, r2
 80028b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80028ba:	e050      	b.n	800295e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c2:	d04c      	beq.n	800295e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80028c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d007      	beq.n	80028da <UART_WaitOnFlagUntilTimeout+0x30>
 80028ca:	f7fe fb79 	bl	8000fc0 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d241      	bcs.n	800295e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	330c      	adds	r3, #12
 80028e0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028e4:	e853 3f00 	ldrex	r3, [r3]
 80028e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80028ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80028f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	330c      	adds	r3, #12
 80028f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80028fa:	637a      	str	r2, [r7, #52]	; 0x34
 80028fc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002900:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002902:	e841 2300 	strex	r3, r2, [r1]
 8002906:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002908:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800290a:	2b00      	cmp	r3, #0
 800290c:	d1e5      	bne.n	80028da <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	3314      	adds	r3, #20
 8002914:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	e853 3f00 	ldrex	r3, [r3]
 800291c:	613b      	str	r3, [r7, #16]
   return(result);
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	f023 0301 	bic.w	r3, r3, #1
 8002924:	63bb      	str	r3, [r7, #56]	; 0x38
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	3314      	adds	r3, #20
 800292c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800292e:	623a      	str	r2, [r7, #32]
 8002930:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002932:	69f9      	ldr	r1, [r7, #28]
 8002934:	6a3a      	ldr	r2, [r7, #32]
 8002936:	e841 2300 	strex	r3, r2, [r1]
 800293a:	61bb      	str	r3, [r7, #24]
   return(result);
 800293c:	69bb      	ldr	r3, [r7, #24]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1e5      	bne.n	800290e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2220      	movs	r2, #32
 8002946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2220      	movs	r2, #32
 800294e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e00f      	b.n	800297e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	4013      	ands	r3, r2
 8002968:	68ba      	ldr	r2, [r7, #8]
 800296a:	429a      	cmp	r2, r3
 800296c:	bf0c      	ite	eq
 800296e:	2301      	moveq	r3, #1
 8002970:	2300      	movne	r3, #0
 8002972:	b2db      	uxtb	r3, r3
 8002974:	461a      	mov	r2, r3
 8002976:	79fb      	ldrb	r3, [r7, #7]
 8002978:	429a      	cmp	r2, r3
 800297a:	d09f      	beq.n	80028bc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3740      	adds	r7, #64	; 0x40
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
	...

08002988 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800298c:	b09f      	sub	sp, #124	; 0x7c
 800298e:	af00      	add	r7, sp, #0
 8002990:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800299c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800299e:	68d9      	ldr	r1, [r3, #12]
 80029a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	ea40 0301 	orr.w	r3, r0, r1
 80029a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	431a      	orrs	r2, r3
 80029b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029b6:	695b      	ldr	r3, [r3, #20]
 80029b8:	431a      	orrs	r2, r3
 80029ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	4313      	orrs	r3, r2
 80029c0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80029c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80029cc:	f021 010c 	bic.w	r1, r1, #12
 80029d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80029d6:	430b      	orrs	r3, r1
 80029d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80029e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e6:	6999      	ldr	r1, [r3, #24]
 80029e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	ea40 0301 	orr.w	r3, r0, r1
 80029f0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80029f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	4bc5      	ldr	r3, [pc, #788]	; (8002d0c <UART_SetConfig+0x384>)
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d004      	beq.n	8002a06 <UART_SetConfig+0x7e>
 80029fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4bc3      	ldr	r3, [pc, #780]	; (8002d10 <UART_SetConfig+0x388>)
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d103      	bne.n	8002a0e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a06:	f7ff f9a9 	bl	8001d5c <HAL_RCC_GetPCLK2Freq>
 8002a0a:	6778      	str	r0, [r7, #116]	; 0x74
 8002a0c:	e002      	b.n	8002a14 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a0e:	f7ff f991 	bl	8001d34 <HAL_RCC_GetPCLK1Freq>
 8002a12:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a16:	69db      	ldr	r3, [r3, #28]
 8002a18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a1c:	f040 80b6 	bne.w	8002b8c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a22:	461c      	mov	r4, r3
 8002a24:	f04f 0500 	mov.w	r5, #0
 8002a28:	4622      	mov	r2, r4
 8002a2a:	462b      	mov	r3, r5
 8002a2c:	1891      	adds	r1, r2, r2
 8002a2e:	6439      	str	r1, [r7, #64]	; 0x40
 8002a30:	415b      	adcs	r3, r3
 8002a32:	647b      	str	r3, [r7, #68]	; 0x44
 8002a34:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002a38:	1912      	adds	r2, r2, r4
 8002a3a:	eb45 0303 	adc.w	r3, r5, r3
 8002a3e:	f04f 0000 	mov.w	r0, #0
 8002a42:	f04f 0100 	mov.w	r1, #0
 8002a46:	00d9      	lsls	r1, r3, #3
 8002a48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002a4c:	00d0      	lsls	r0, r2, #3
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	1911      	adds	r1, r2, r4
 8002a54:	6639      	str	r1, [r7, #96]	; 0x60
 8002a56:	416b      	adcs	r3, r5
 8002a58:	667b      	str	r3, [r7, #100]	; 0x64
 8002a5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	f04f 0300 	mov.w	r3, #0
 8002a64:	1891      	adds	r1, r2, r2
 8002a66:	63b9      	str	r1, [r7, #56]	; 0x38
 8002a68:	415b      	adcs	r3, r3
 8002a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002a70:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002a74:	f7fd fc04 	bl	8000280 <__aeabi_uldivmod>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	460b      	mov	r3, r1
 8002a7c:	4ba5      	ldr	r3, [pc, #660]	; (8002d14 <UART_SetConfig+0x38c>)
 8002a7e:	fba3 2302 	umull	r2, r3, r3, r2
 8002a82:	095b      	lsrs	r3, r3, #5
 8002a84:	011e      	lsls	r6, r3, #4
 8002a86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a88:	461c      	mov	r4, r3
 8002a8a:	f04f 0500 	mov.w	r5, #0
 8002a8e:	4622      	mov	r2, r4
 8002a90:	462b      	mov	r3, r5
 8002a92:	1891      	adds	r1, r2, r2
 8002a94:	6339      	str	r1, [r7, #48]	; 0x30
 8002a96:	415b      	adcs	r3, r3
 8002a98:	637b      	str	r3, [r7, #52]	; 0x34
 8002a9a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002a9e:	1912      	adds	r2, r2, r4
 8002aa0:	eb45 0303 	adc.w	r3, r5, r3
 8002aa4:	f04f 0000 	mov.w	r0, #0
 8002aa8:	f04f 0100 	mov.w	r1, #0
 8002aac:	00d9      	lsls	r1, r3, #3
 8002aae:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ab2:	00d0      	lsls	r0, r2, #3
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	1911      	adds	r1, r2, r4
 8002aba:	65b9      	str	r1, [r7, #88]	; 0x58
 8002abc:	416b      	adcs	r3, r5
 8002abe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002ac0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	461a      	mov	r2, r3
 8002ac6:	f04f 0300 	mov.w	r3, #0
 8002aca:	1891      	adds	r1, r2, r2
 8002acc:	62b9      	str	r1, [r7, #40]	; 0x28
 8002ace:	415b      	adcs	r3, r3
 8002ad0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ad2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002ad6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002ada:	f7fd fbd1 	bl	8000280 <__aeabi_uldivmod>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	4b8c      	ldr	r3, [pc, #560]	; (8002d14 <UART_SetConfig+0x38c>)
 8002ae4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ae8:	095b      	lsrs	r3, r3, #5
 8002aea:	2164      	movs	r1, #100	; 0x64
 8002aec:	fb01 f303 	mul.w	r3, r1, r3
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	3332      	adds	r3, #50	; 0x32
 8002af6:	4a87      	ldr	r2, [pc, #540]	; (8002d14 <UART_SetConfig+0x38c>)
 8002af8:	fba2 2303 	umull	r2, r3, r2, r3
 8002afc:	095b      	lsrs	r3, r3, #5
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b04:	441e      	add	r6, r3
 8002b06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f04f 0100 	mov.w	r1, #0
 8002b0e:	4602      	mov	r2, r0
 8002b10:	460b      	mov	r3, r1
 8002b12:	1894      	adds	r4, r2, r2
 8002b14:	623c      	str	r4, [r7, #32]
 8002b16:	415b      	adcs	r3, r3
 8002b18:	627b      	str	r3, [r7, #36]	; 0x24
 8002b1a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b1e:	1812      	adds	r2, r2, r0
 8002b20:	eb41 0303 	adc.w	r3, r1, r3
 8002b24:	f04f 0400 	mov.w	r4, #0
 8002b28:	f04f 0500 	mov.w	r5, #0
 8002b2c:	00dd      	lsls	r5, r3, #3
 8002b2e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002b32:	00d4      	lsls	r4, r2, #3
 8002b34:	4622      	mov	r2, r4
 8002b36:	462b      	mov	r3, r5
 8002b38:	1814      	adds	r4, r2, r0
 8002b3a:	653c      	str	r4, [r7, #80]	; 0x50
 8002b3c:	414b      	adcs	r3, r1
 8002b3e:	657b      	str	r3, [r7, #84]	; 0x54
 8002b40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	461a      	mov	r2, r3
 8002b46:	f04f 0300 	mov.w	r3, #0
 8002b4a:	1891      	adds	r1, r2, r2
 8002b4c:	61b9      	str	r1, [r7, #24]
 8002b4e:	415b      	adcs	r3, r3
 8002b50:	61fb      	str	r3, [r7, #28]
 8002b52:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b56:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002b5a:	f7fd fb91 	bl	8000280 <__aeabi_uldivmod>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	460b      	mov	r3, r1
 8002b62:	4b6c      	ldr	r3, [pc, #432]	; (8002d14 <UART_SetConfig+0x38c>)
 8002b64:	fba3 1302 	umull	r1, r3, r3, r2
 8002b68:	095b      	lsrs	r3, r3, #5
 8002b6a:	2164      	movs	r1, #100	; 0x64
 8002b6c:	fb01 f303 	mul.w	r3, r1, r3
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	3332      	adds	r3, #50	; 0x32
 8002b76:	4a67      	ldr	r2, [pc, #412]	; (8002d14 <UART_SetConfig+0x38c>)
 8002b78:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7c:	095b      	lsrs	r3, r3, #5
 8002b7e:	f003 0207 	and.w	r2, r3, #7
 8002b82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4432      	add	r2, r6
 8002b88:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002b8a:	e0b9      	b.n	8002d00 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b8e:	461c      	mov	r4, r3
 8002b90:	f04f 0500 	mov.w	r5, #0
 8002b94:	4622      	mov	r2, r4
 8002b96:	462b      	mov	r3, r5
 8002b98:	1891      	adds	r1, r2, r2
 8002b9a:	6139      	str	r1, [r7, #16]
 8002b9c:	415b      	adcs	r3, r3
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002ba4:	1912      	adds	r2, r2, r4
 8002ba6:	eb45 0303 	adc.w	r3, r5, r3
 8002baa:	f04f 0000 	mov.w	r0, #0
 8002bae:	f04f 0100 	mov.w	r1, #0
 8002bb2:	00d9      	lsls	r1, r3, #3
 8002bb4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002bb8:	00d0      	lsls	r0, r2, #3
 8002bba:	4602      	mov	r2, r0
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	eb12 0804 	adds.w	r8, r2, r4
 8002bc2:	eb43 0905 	adc.w	r9, r3, r5
 8002bc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f04f 0100 	mov.w	r1, #0
 8002bd0:	f04f 0200 	mov.w	r2, #0
 8002bd4:	f04f 0300 	mov.w	r3, #0
 8002bd8:	008b      	lsls	r3, r1, #2
 8002bda:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002bde:	0082      	lsls	r2, r0, #2
 8002be0:	4640      	mov	r0, r8
 8002be2:	4649      	mov	r1, r9
 8002be4:	f7fd fb4c 	bl	8000280 <__aeabi_uldivmod>
 8002be8:	4602      	mov	r2, r0
 8002bea:	460b      	mov	r3, r1
 8002bec:	4b49      	ldr	r3, [pc, #292]	; (8002d14 <UART_SetConfig+0x38c>)
 8002bee:	fba3 2302 	umull	r2, r3, r3, r2
 8002bf2:	095b      	lsrs	r3, r3, #5
 8002bf4:	011e      	lsls	r6, r3, #4
 8002bf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f04f 0100 	mov.w	r1, #0
 8002bfe:	4602      	mov	r2, r0
 8002c00:	460b      	mov	r3, r1
 8002c02:	1894      	adds	r4, r2, r2
 8002c04:	60bc      	str	r4, [r7, #8]
 8002c06:	415b      	adcs	r3, r3
 8002c08:	60fb      	str	r3, [r7, #12]
 8002c0a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c0e:	1812      	adds	r2, r2, r0
 8002c10:	eb41 0303 	adc.w	r3, r1, r3
 8002c14:	f04f 0400 	mov.w	r4, #0
 8002c18:	f04f 0500 	mov.w	r5, #0
 8002c1c:	00dd      	lsls	r5, r3, #3
 8002c1e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002c22:	00d4      	lsls	r4, r2, #3
 8002c24:	4622      	mov	r2, r4
 8002c26:	462b      	mov	r3, r5
 8002c28:	1814      	adds	r4, r2, r0
 8002c2a:	64bc      	str	r4, [r7, #72]	; 0x48
 8002c2c:	414b      	adcs	r3, r1
 8002c2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f04f 0100 	mov.w	r1, #0
 8002c3a:	f04f 0200 	mov.w	r2, #0
 8002c3e:	f04f 0300 	mov.w	r3, #0
 8002c42:	008b      	lsls	r3, r1, #2
 8002c44:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002c48:	0082      	lsls	r2, r0, #2
 8002c4a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002c4e:	f7fd fb17 	bl	8000280 <__aeabi_uldivmod>
 8002c52:	4602      	mov	r2, r0
 8002c54:	460b      	mov	r3, r1
 8002c56:	4b2f      	ldr	r3, [pc, #188]	; (8002d14 <UART_SetConfig+0x38c>)
 8002c58:	fba3 1302 	umull	r1, r3, r3, r2
 8002c5c:	095b      	lsrs	r3, r3, #5
 8002c5e:	2164      	movs	r1, #100	; 0x64
 8002c60:	fb01 f303 	mul.w	r3, r1, r3
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	011b      	lsls	r3, r3, #4
 8002c68:	3332      	adds	r3, #50	; 0x32
 8002c6a:	4a2a      	ldr	r2, [pc, #168]	; (8002d14 <UART_SetConfig+0x38c>)
 8002c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c70:	095b      	lsrs	r3, r3, #5
 8002c72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c76:	441e      	add	r6, r3
 8002c78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f04f 0100 	mov.w	r1, #0
 8002c80:	4602      	mov	r2, r0
 8002c82:	460b      	mov	r3, r1
 8002c84:	1894      	adds	r4, r2, r2
 8002c86:	603c      	str	r4, [r7, #0]
 8002c88:	415b      	adcs	r3, r3
 8002c8a:	607b      	str	r3, [r7, #4]
 8002c8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c90:	1812      	adds	r2, r2, r0
 8002c92:	eb41 0303 	adc.w	r3, r1, r3
 8002c96:	f04f 0400 	mov.w	r4, #0
 8002c9a:	f04f 0500 	mov.w	r5, #0
 8002c9e:	00dd      	lsls	r5, r3, #3
 8002ca0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002ca4:	00d4      	lsls	r4, r2, #3
 8002ca6:	4622      	mov	r2, r4
 8002ca8:	462b      	mov	r3, r5
 8002caa:	eb12 0a00 	adds.w	sl, r2, r0
 8002cae:	eb43 0b01 	adc.w	fp, r3, r1
 8002cb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f04f 0100 	mov.w	r1, #0
 8002cbc:	f04f 0200 	mov.w	r2, #0
 8002cc0:	f04f 0300 	mov.w	r3, #0
 8002cc4:	008b      	lsls	r3, r1, #2
 8002cc6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002cca:	0082      	lsls	r2, r0, #2
 8002ccc:	4650      	mov	r0, sl
 8002cce:	4659      	mov	r1, fp
 8002cd0:	f7fd fad6 	bl	8000280 <__aeabi_uldivmod>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	4b0e      	ldr	r3, [pc, #56]	; (8002d14 <UART_SetConfig+0x38c>)
 8002cda:	fba3 1302 	umull	r1, r3, r3, r2
 8002cde:	095b      	lsrs	r3, r3, #5
 8002ce0:	2164      	movs	r1, #100	; 0x64
 8002ce2:	fb01 f303 	mul.w	r3, r1, r3
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	011b      	lsls	r3, r3, #4
 8002cea:	3332      	adds	r3, #50	; 0x32
 8002cec:	4a09      	ldr	r2, [pc, #36]	; (8002d14 <UART_SetConfig+0x38c>)
 8002cee:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf2:	095b      	lsrs	r3, r3, #5
 8002cf4:	f003 020f 	and.w	r2, r3, #15
 8002cf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4432      	add	r2, r6
 8002cfe:	609a      	str	r2, [r3, #8]
}
 8002d00:	bf00      	nop
 8002d02:	377c      	adds	r7, #124	; 0x7c
 8002d04:	46bd      	mov	sp, r7
 8002d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40011000 	.word	0x40011000
 8002d10:	40011400 	.word	0x40011400
 8002d14:	51eb851f 	.word	0x51eb851f

08002d18 <__errno>:
 8002d18:	4b01      	ldr	r3, [pc, #4]	; (8002d20 <__errno+0x8>)
 8002d1a:	6818      	ldr	r0, [r3, #0]
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	2000000c 	.word	0x2000000c

08002d24 <__libc_init_array>:
 8002d24:	b570      	push	{r4, r5, r6, lr}
 8002d26:	4d0d      	ldr	r5, [pc, #52]	; (8002d5c <__libc_init_array+0x38>)
 8002d28:	4c0d      	ldr	r4, [pc, #52]	; (8002d60 <__libc_init_array+0x3c>)
 8002d2a:	1b64      	subs	r4, r4, r5
 8002d2c:	10a4      	asrs	r4, r4, #2
 8002d2e:	2600      	movs	r6, #0
 8002d30:	42a6      	cmp	r6, r4
 8002d32:	d109      	bne.n	8002d48 <__libc_init_array+0x24>
 8002d34:	4d0b      	ldr	r5, [pc, #44]	; (8002d64 <__libc_init_array+0x40>)
 8002d36:	4c0c      	ldr	r4, [pc, #48]	; (8002d68 <__libc_init_array+0x44>)
 8002d38:	f000 ff76 	bl	8003c28 <_init>
 8002d3c:	1b64      	subs	r4, r4, r5
 8002d3e:	10a4      	asrs	r4, r4, #2
 8002d40:	2600      	movs	r6, #0
 8002d42:	42a6      	cmp	r6, r4
 8002d44:	d105      	bne.n	8002d52 <__libc_init_array+0x2e>
 8002d46:	bd70      	pop	{r4, r5, r6, pc}
 8002d48:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d4c:	4798      	blx	r3
 8002d4e:	3601      	adds	r6, #1
 8002d50:	e7ee      	b.n	8002d30 <__libc_init_array+0xc>
 8002d52:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d56:	4798      	blx	r3
 8002d58:	3601      	adds	r6, #1
 8002d5a:	e7f2      	b.n	8002d42 <__libc_init_array+0x1e>
 8002d5c:	08003d0c 	.word	0x08003d0c
 8002d60:	08003d0c 	.word	0x08003d0c
 8002d64:	08003d0c 	.word	0x08003d0c
 8002d68:	08003d10 	.word	0x08003d10

08002d6c <memset>:
 8002d6c:	4402      	add	r2, r0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d100      	bne.n	8002d76 <memset+0xa>
 8002d74:	4770      	bx	lr
 8002d76:	f803 1b01 	strb.w	r1, [r3], #1
 8002d7a:	e7f9      	b.n	8002d70 <memset+0x4>

08002d7c <iprintf>:
 8002d7c:	b40f      	push	{r0, r1, r2, r3}
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <iprintf+0x2c>)
 8002d80:	b513      	push	{r0, r1, r4, lr}
 8002d82:	681c      	ldr	r4, [r3, #0]
 8002d84:	b124      	cbz	r4, 8002d90 <iprintf+0x14>
 8002d86:	69a3      	ldr	r3, [r4, #24]
 8002d88:	b913      	cbnz	r3, 8002d90 <iprintf+0x14>
 8002d8a:	4620      	mov	r0, r4
 8002d8c:	f000 f866 	bl	8002e5c <__sinit>
 8002d90:	ab05      	add	r3, sp, #20
 8002d92:	9a04      	ldr	r2, [sp, #16]
 8002d94:	68a1      	ldr	r1, [r4, #8]
 8002d96:	9301      	str	r3, [sp, #4]
 8002d98:	4620      	mov	r0, r4
 8002d9a:	f000 f983 	bl	80030a4 <_vfiprintf_r>
 8002d9e:	b002      	add	sp, #8
 8002da0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002da4:	b004      	add	sp, #16
 8002da6:	4770      	bx	lr
 8002da8:	2000000c 	.word	0x2000000c

08002dac <std>:
 8002dac:	2300      	movs	r3, #0
 8002dae:	b510      	push	{r4, lr}
 8002db0:	4604      	mov	r4, r0
 8002db2:	e9c0 3300 	strd	r3, r3, [r0]
 8002db6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002dba:	6083      	str	r3, [r0, #8]
 8002dbc:	8181      	strh	r1, [r0, #12]
 8002dbe:	6643      	str	r3, [r0, #100]	; 0x64
 8002dc0:	81c2      	strh	r2, [r0, #14]
 8002dc2:	6183      	str	r3, [r0, #24]
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	2208      	movs	r2, #8
 8002dc8:	305c      	adds	r0, #92	; 0x5c
 8002dca:	f7ff ffcf 	bl	8002d6c <memset>
 8002dce:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <std+0x38>)
 8002dd0:	6263      	str	r3, [r4, #36]	; 0x24
 8002dd2:	4b05      	ldr	r3, [pc, #20]	; (8002de8 <std+0x3c>)
 8002dd4:	62a3      	str	r3, [r4, #40]	; 0x28
 8002dd6:	4b05      	ldr	r3, [pc, #20]	; (8002dec <std+0x40>)
 8002dd8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002dda:	4b05      	ldr	r3, [pc, #20]	; (8002df0 <std+0x44>)
 8002ddc:	6224      	str	r4, [r4, #32]
 8002dde:	6323      	str	r3, [r4, #48]	; 0x30
 8002de0:	bd10      	pop	{r4, pc}
 8002de2:	bf00      	nop
 8002de4:	0800364d 	.word	0x0800364d
 8002de8:	0800366f 	.word	0x0800366f
 8002dec:	080036a7 	.word	0x080036a7
 8002df0:	080036cb 	.word	0x080036cb

08002df4 <_cleanup_r>:
 8002df4:	4901      	ldr	r1, [pc, #4]	; (8002dfc <_cleanup_r+0x8>)
 8002df6:	f000 b8af 	b.w	8002f58 <_fwalk_reent>
 8002dfa:	bf00      	nop
 8002dfc:	080039a5 	.word	0x080039a5

08002e00 <__sfmoreglue>:
 8002e00:	b570      	push	{r4, r5, r6, lr}
 8002e02:	1e4a      	subs	r2, r1, #1
 8002e04:	2568      	movs	r5, #104	; 0x68
 8002e06:	4355      	muls	r5, r2
 8002e08:	460e      	mov	r6, r1
 8002e0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002e0e:	f000 f8c5 	bl	8002f9c <_malloc_r>
 8002e12:	4604      	mov	r4, r0
 8002e14:	b140      	cbz	r0, 8002e28 <__sfmoreglue+0x28>
 8002e16:	2100      	movs	r1, #0
 8002e18:	e9c0 1600 	strd	r1, r6, [r0]
 8002e1c:	300c      	adds	r0, #12
 8002e1e:	60a0      	str	r0, [r4, #8]
 8002e20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002e24:	f7ff ffa2 	bl	8002d6c <memset>
 8002e28:	4620      	mov	r0, r4
 8002e2a:	bd70      	pop	{r4, r5, r6, pc}

08002e2c <__sfp_lock_acquire>:
 8002e2c:	4801      	ldr	r0, [pc, #4]	; (8002e34 <__sfp_lock_acquire+0x8>)
 8002e2e:	f000 b8b3 	b.w	8002f98 <__retarget_lock_acquire_recursive>
 8002e32:	bf00      	nop
 8002e34:	2000013c 	.word	0x2000013c

08002e38 <__sfp_lock_release>:
 8002e38:	4801      	ldr	r0, [pc, #4]	; (8002e40 <__sfp_lock_release+0x8>)
 8002e3a:	f000 b8ae 	b.w	8002f9a <__retarget_lock_release_recursive>
 8002e3e:	bf00      	nop
 8002e40:	2000013c 	.word	0x2000013c

08002e44 <__sinit_lock_acquire>:
 8002e44:	4801      	ldr	r0, [pc, #4]	; (8002e4c <__sinit_lock_acquire+0x8>)
 8002e46:	f000 b8a7 	b.w	8002f98 <__retarget_lock_acquire_recursive>
 8002e4a:	bf00      	nop
 8002e4c:	20000137 	.word	0x20000137

08002e50 <__sinit_lock_release>:
 8002e50:	4801      	ldr	r0, [pc, #4]	; (8002e58 <__sinit_lock_release+0x8>)
 8002e52:	f000 b8a2 	b.w	8002f9a <__retarget_lock_release_recursive>
 8002e56:	bf00      	nop
 8002e58:	20000137 	.word	0x20000137

08002e5c <__sinit>:
 8002e5c:	b510      	push	{r4, lr}
 8002e5e:	4604      	mov	r4, r0
 8002e60:	f7ff fff0 	bl	8002e44 <__sinit_lock_acquire>
 8002e64:	69a3      	ldr	r3, [r4, #24]
 8002e66:	b11b      	cbz	r3, 8002e70 <__sinit+0x14>
 8002e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e6c:	f7ff bff0 	b.w	8002e50 <__sinit_lock_release>
 8002e70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002e74:	6523      	str	r3, [r4, #80]	; 0x50
 8002e76:	4b13      	ldr	r3, [pc, #76]	; (8002ec4 <__sinit+0x68>)
 8002e78:	4a13      	ldr	r2, [pc, #76]	; (8002ec8 <__sinit+0x6c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	62a2      	str	r2, [r4, #40]	; 0x28
 8002e7e:	42a3      	cmp	r3, r4
 8002e80:	bf04      	itt	eq
 8002e82:	2301      	moveq	r3, #1
 8002e84:	61a3      	streq	r3, [r4, #24]
 8002e86:	4620      	mov	r0, r4
 8002e88:	f000 f820 	bl	8002ecc <__sfp>
 8002e8c:	6060      	str	r0, [r4, #4]
 8002e8e:	4620      	mov	r0, r4
 8002e90:	f000 f81c 	bl	8002ecc <__sfp>
 8002e94:	60a0      	str	r0, [r4, #8]
 8002e96:	4620      	mov	r0, r4
 8002e98:	f000 f818 	bl	8002ecc <__sfp>
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	60e0      	str	r0, [r4, #12]
 8002ea0:	2104      	movs	r1, #4
 8002ea2:	6860      	ldr	r0, [r4, #4]
 8002ea4:	f7ff ff82 	bl	8002dac <std>
 8002ea8:	68a0      	ldr	r0, [r4, #8]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	2109      	movs	r1, #9
 8002eae:	f7ff ff7d 	bl	8002dac <std>
 8002eb2:	68e0      	ldr	r0, [r4, #12]
 8002eb4:	2202      	movs	r2, #2
 8002eb6:	2112      	movs	r1, #18
 8002eb8:	f7ff ff78 	bl	8002dac <std>
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	61a3      	str	r3, [r4, #24]
 8002ec0:	e7d2      	b.n	8002e68 <__sinit+0xc>
 8002ec2:	bf00      	nop
 8002ec4:	08003c6c 	.word	0x08003c6c
 8002ec8:	08002df5 	.word	0x08002df5

08002ecc <__sfp>:
 8002ecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ece:	4607      	mov	r7, r0
 8002ed0:	f7ff ffac 	bl	8002e2c <__sfp_lock_acquire>
 8002ed4:	4b1e      	ldr	r3, [pc, #120]	; (8002f50 <__sfp+0x84>)
 8002ed6:	681e      	ldr	r6, [r3, #0]
 8002ed8:	69b3      	ldr	r3, [r6, #24]
 8002eda:	b913      	cbnz	r3, 8002ee2 <__sfp+0x16>
 8002edc:	4630      	mov	r0, r6
 8002ede:	f7ff ffbd 	bl	8002e5c <__sinit>
 8002ee2:	3648      	adds	r6, #72	; 0x48
 8002ee4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	d503      	bpl.n	8002ef4 <__sfp+0x28>
 8002eec:	6833      	ldr	r3, [r6, #0]
 8002eee:	b30b      	cbz	r3, 8002f34 <__sfp+0x68>
 8002ef0:	6836      	ldr	r6, [r6, #0]
 8002ef2:	e7f7      	b.n	8002ee4 <__sfp+0x18>
 8002ef4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002ef8:	b9d5      	cbnz	r5, 8002f30 <__sfp+0x64>
 8002efa:	4b16      	ldr	r3, [pc, #88]	; (8002f54 <__sfp+0x88>)
 8002efc:	60e3      	str	r3, [r4, #12]
 8002efe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002f02:	6665      	str	r5, [r4, #100]	; 0x64
 8002f04:	f000 f847 	bl	8002f96 <__retarget_lock_init_recursive>
 8002f08:	f7ff ff96 	bl	8002e38 <__sfp_lock_release>
 8002f0c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002f10:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002f14:	6025      	str	r5, [r4, #0]
 8002f16:	61a5      	str	r5, [r4, #24]
 8002f18:	2208      	movs	r2, #8
 8002f1a:	4629      	mov	r1, r5
 8002f1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002f20:	f7ff ff24 	bl	8002d6c <memset>
 8002f24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002f28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002f2c:	4620      	mov	r0, r4
 8002f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f30:	3468      	adds	r4, #104	; 0x68
 8002f32:	e7d9      	b.n	8002ee8 <__sfp+0x1c>
 8002f34:	2104      	movs	r1, #4
 8002f36:	4638      	mov	r0, r7
 8002f38:	f7ff ff62 	bl	8002e00 <__sfmoreglue>
 8002f3c:	4604      	mov	r4, r0
 8002f3e:	6030      	str	r0, [r6, #0]
 8002f40:	2800      	cmp	r0, #0
 8002f42:	d1d5      	bne.n	8002ef0 <__sfp+0x24>
 8002f44:	f7ff ff78 	bl	8002e38 <__sfp_lock_release>
 8002f48:	230c      	movs	r3, #12
 8002f4a:	603b      	str	r3, [r7, #0]
 8002f4c:	e7ee      	b.n	8002f2c <__sfp+0x60>
 8002f4e:	bf00      	nop
 8002f50:	08003c6c 	.word	0x08003c6c
 8002f54:	ffff0001 	.word	0xffff0001

08002f58 <_fwalk_reent>:
 8002f58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f5c:	4606      	mov	r6, r0
 8002f5e:	4688      	mov	r8, r1
 8002f60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002f64:	2700      	movs	r7, #0
 8002f66:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f6a:	f1b9 0901 	subs.w	r9, r9, #1
 8002f6e:	d505      	bpl.n	8002f7c <_fwalk_reent+0x24>
 8002f70:	6824      	ldr	r4, [r4, #0]
 8002f72:	2c00      	cmp	r4, #0
 8002f74:	d1f7      	bne.n	8002f66 <_fwalk_reent+0xe>
 8002f76:	4638      	mov	r0, r7
 8002f78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f7c:	89ab      	ldrh	r3, [r5, #12]
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d907      	bls.n	8002f92 <_fwalk_reent+0x3a>
 8002f82:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f86:	3301      	adds	r3, #1
 8002f88:	d003      	beq.n	8002f92 <_fwalk_reent+0x3a>
 8002f8a:	4629      	mov	r1, r5
 8002f8c:	4630      	mov	r0, r6
 8002f8e:	47c0      	blx	r8
 8002f90:	4307      	orrs	r7, r0
 8002f92:	3568      	adds	r5, #104	; 0x68
 8002f94:	e7e9      	b.n	8002f6a <_fwalk_reent+0x12>

08002f96 <__retarget_lock_init_recursive>:
 8002f96:	4770      	bx	lr

08002f98 <__retarget_lock_acquire_recursive>:
 8002f98:	4770      	bx	lr

08002f9a <__retarget_lock_release_recursive>:
 8002f9a:	4770      	bx	lr

08002f9c <_malloc_r>:
 8002f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f9e:	1ccd      	adds	r5, r1, #3
 8002fa0:	f025 0503 	bic.w	r5, r5, #3
 8002fa4:	3508      	adds	r5, #8
 8002fa6:	2d0c      	cmp	r5, #12
 8002fa8:	bf38      	it	cc
 8002faa:	250c      	movcc	r5, #12
 8002fac:	2d00      	cmp	r5, #0
 8002fae:	4606      	mov	r6, r0
 8002fb0:	db01      	blt.n	8002fb6 <_malloc_r+0x1a>
 8002fb2:	42a9      	cmp	r1, r5
 8002fb4:	d903      	bls.n	8002fbe <_malloc_r+0x22>
 8002fb6:	230c      	movs	r3, #12
 8002fb8:	6033      	str	r3, [r6, #0]
 8002fba:	2000      	movs	r0, #0
 8002fbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002fbe:	f000 fda3 	bl	8003b08 <__malloc_lock>
 8002fc2:	4921      	ldr	r1, [pc, #132]	; (8003048 <_malloc_r+0xac>)
 8002fc4:	680a      	ldr	r2, [r1, #0]
 8002fc6:	4614      	mov	r4, r2
 8002fc8:	b99c      	cbnz	r4, 8002ff2 <_malloc_r+0x56>
 8002fca:	4f20      	ldr	r7, [pc, #128]	; (800304c <_malloc_r+0xb0>)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	b923      	cbnz	r3, 8002fda <_malloc_r+0x3e>
 8002fd0:	4621      	mov	r1, r4
 8002fd2:	4630      	mov	r0, r6
 8002fd4:	f000 fb2a 	bl	800362c <_sbrk_r>
 8002fd8:	6038      	str	r0, [r7, #0]
 8002fda:	4629      	mov	r1, r5
 8002fdc:	4630      	mov	r0, r6
 8002fde:	f000 fb25 	bl	800362c <_sbrk_r>
 8002fe2:	1c43      	adds	r3, r0, #1
 8002fe4:	d123      	bne.n	800302e <_malloc_r+0x92>
 8002fe6:	230c      	movs	r3, #12
 8002fe8:	6033      	str	r3, [r6, #0]
 8002fea:	4630      	mov	r0, r6
 8002fec:	f000 fd92 	bl	8003b14 <__malloc_unlock>
 8002ff0:	e7e3      	b.n	8002fba <_malloc_r+0x1e>
 8002ff2:	6823      	ldr	r3, [r4, #0]
 8002ff4:	1b5b      	subs	r3, r3, r5
 8002ff6:	d417      	bmi.n	8003028 <_malloc_r+0x8c>
 8002ff8:	2b0b      	cmp	r3, #11
 8002ffa:	d903      	bls.n	8003004 <_malloc_r+0x68>
 8002ffc:	6023      	str	r3, [r4, #0]
 8002ffe:	441c      	add	r4, r3
 8003000:	6025      	str	r5, [r4, #0]
 8003002:	e004      	b.n	800300e <_malloc_r+0x72>
 8003004:	6863      	ldr	r3, [r4, #4]
 8003006:	42a2      	cmp	r2, r4
 8003008:	bf0c      	ite	eq
 800300a:	600b      	streq	r3, [r1, #0]
 800300c:	6053      	strne	r3, [r2, #4]
 800300e:	4630      	mov	r0, r6
 8003010:	f000 fd80 	bl	8003b14 <__malloc_unlock>
 8003014:	f104 000b 	add.w	r0, r4, #11
 8003018:	1d23      	adds	r3, r4, #4
 800301a:	f020 0007 	bic.w	r0, r0, #7
 800301e:	1ac2      	subs	r2, r0, r3
 8003020:	d0cc      	beq.n	8002fbc <_malloc_r+0x20>
 8003022:	1a1b      	subs	r3, r3, r0
 8003024:	50a3      	str	r3, [r4, r2]
 8003026:	e7c9      	b.n	8002fbc <_malloc_r+0x20>
 8003028:	4622      	mov	r2, r4
 800302a:	6864      	ldr	r4, [r4, #4]
 800302c:	e7cc      	b.n	8002fc8 <_malloc_r+0x2c>
 800302e:	1cc4      	adds	r4, r0, #3
 8003030:	f024 0403 	bic.w	r4, r4, #3
 8003034:	42a0      	cmp	r0, r4
 8003036:	d0e3      	beq.n	8003000 <_malloc_r+0x64>
 8003038:	1a21      	subs	r1, r4, r0
 800303a:	4630      	mov	r0, r6
 800303c:	f000 faf6 	bl	800362c <_sbrk_r>
 8003040:	3001      	adds	r0, #1
 8003042:	d1dd      	bne.n	8003000 <_malloc_r+0x64>
 8003044:	e7cf      	b.n	8002fe6 <_malloc_r+0x4a>
 8003046:	bf00      	nop
 8003048:	20000090 	.word	0x20000090
 800304c:	20000094 	.word	0x20000094

08003050 <__sfputc_r>:
 8003050:	6893      	ldr	r3, [r2, #8]
 8003052:	3b01      	subs	r3, #1
 8003054:	2b00      	cmp	r3, #0
 8003056:	b410      	push	{r4}
 8003058:	6093      	str	r3, [r2, #8]
 800305a:	da08      	bge.n	800306e <__sfputc_r+0x1e>
 800305c:	6994      	ldr	r4, [r2, #24]
 800305e:	42a3      	cmp	r3, r4
 8003060:	db01      	blt.n	8003066 <__sfputc_r+0x16>
 8003062:	290a      	cmp	r1, #10
 8003064:	d103      	bne.n	800306e <__sfputc_r+0x1e>
 8003066:	f85d 4b04 	ldr.w	r4, [sp], #4
 800306a:	f000 bb33 	b.w	80036d4 <__swbuf_r>
 800306e:	6813      	ldr	r3, [r2, #0]
 8003070:	1c58      	adds	r0, r3, #1
 8003072:	6010      	str	r0, [r2, #0]
 8003074:	7019      	strb	r1, [r3, #0]
 8003076:	4608      	mov	r0, r1
 8003078:	f85d 4b04 	ldr.w	r4, [sp], #4
 800307c:	4770      	bx	lr

0800307e <__sfputs_r>:
 800307e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003080:	4606      	mov	r6, r0
 8003082:	460f      	mov	r7, r1
 8003084:	4614      	mov	r4, r2
 8003086:	18d5      	adds	r5, r2, r3
 8003088:	42ac      	cmp	r4, r5
 800308a:	d101      	bne.n	8003090 <__sfputs_r+0x12>
 800308c:	2000      	movs	r0, #0
 800308e:	e007      	b.n	80030a0 <__sfputs_r+0x22>
 8003090:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003094:	463a      	mov	r2, r7
 8003096:	4630      	mov	r0, r6
 8003098:	f7ff ffda 	bl	8003050 <__sfputc_r>
 800309c:	1c43      	adds	r3, r0, #1
 800309e:	d1f3      	bne.n	8003088 <__sfputs_r+0xa>
 80030a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080030a4 <_vfiprintf_r>:
 80030a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030a8:	460d      	mov	r5, r1
 80030aa:	b09d      	sub	sp, #116	; 0x74
 80030ac:	4614      	mov	r4, r2
 80030ae:	4698      	mov	r8, r3
 80030b0:	4606      	mov	r6, r0
 80030b2:	b118      	cbz	r0, 80030bc <_vfiprintf_r+0x18>
 80030b4:	6983      	ldr	r3, [r0, #24]
 80030b6:	b90b      	cbnz	r3, 80030bc <_vfiprintf_r+0x18>
 80030b8:	f7ff fed0 	bl	8002e5c <__sinit>
 80030bc:	4b89      	ldr	r3, [pc, #548]	; (80032e4 <_vfiprintf_r+0x240>)
 80030be:	429d      	cmp	r5, r3
 80030c0:	d11b      	bne.n	80030fa <_vfiprintf_r+0x56>
 80030c2:	6875      	ldr	r5, [r6, #4]
 80030c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80030c6:	07d9      	lsls	r1, r3, #31
 80030c8:	d405      	bmi.n	80030d6 <_vfiprintf_r+0x32>
 80030ca:	89ab      	ldrh	r3, [r5, #12]
 80030cc:	059a      	lsls	r2, r3, #22
 80030ce:	d402      	bmi.n	80030d6 <_vfiprintf_r+0x32>
 80030d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80030d2:	f7ff ff61 	bl	8002f98 <__retarget_lock_acquire_recursive>
 80030d6:	89ab      	ldrh	r3, [r5, #12]
 80030d8:	071b      	lsls	r3, r3, #28
 80030da:	d501      	bpl.n	80030e0 <_vfiprintf_r+0x3c>
 80030dc:	692b      	ldr	r3, [r5, #16]
 80030de:	b9eb      	cbnz	r3, 800311c <_vfiprintf_r+0x78>
 80030e0:	4629      	mov	r1, r5
 80030e2:	4630      	mov	r0, r6
 80030e4:	f000 fb5a 	bl	800379c <__swsetup_r>
 80030e8:	b1c0      	cbz	r0, 800311c <_vfiprintf_r+0x78>
 80030ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80030ec:	07dc      	lsls	r4, r3, #31
 80030ee:	d50e      	bpl.n	800310e <_vfiprintf_r+0x6a>
 80030f0:	f04f 30ff 	mov.w	r0, #4294967295
 80030f4:	b01d      	add	sp, #116	; 0x74
 80030f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030fa:	4b7b      	ldr	r3, [pc, #492]	; (80032e8 <_vfiprintf_r+0x244>)
 80030fc:	429d      	cmp	r5, r3
 80030fe:	d101      	bne.n	8003104 <_vfiprintf_r+0x60>
 8003100:	68b5      	ldr	r5, [r6, #8]
 8003102:	e7df      	b.n	80030c4 <_vfiprintf_r+0x20>
 8003104:	4b79      	ldr	r3, [pc, #484]	; (80032ec <_vfiprintf_r+0x248>)
 8003106:	429d      	cmp	r5, r3
 8003108:	bf08      	it	eq
 800310a:	68f5      	ldreq	r5, [r6, #12]
 800310c:	e7da      	b.n	80030c4 <_vfiprintf_r+0x20>
 800310e:	89ab      	ldrh	r3, [r5, #12]
 8003110:	0598      	lsls	r0, r3, #22
 8003112:	d4ed      	bmi.n	80030f0 <_vfiprintf_r+0x4c>
 8003114:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003116:	f7ff ff40 	bl	8002f9a <__retarget_lock_release_recursive>
 800311a:	e7e9      	b.n	80030f0 <_vfiprintf_r+0x4c>
 800311c:	2300      	movs	r3, #0
 800311e:	9309      	str	r3, [sp, #36]	; 0x24
 8003120:	2320      	movs	r3, #32
 8003122:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003126:	f8cd 800c 	str.w	r8, [sp, #12]
 800312a:	2330      	movs	r3, #48	; 0x30
 800312c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80032f0 <_vfiprintf_r+0x24c>
 8003130:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003134:	f04f 0901 	mov.w	r9, #1
 8003138:	4623      	mov	r3, r4
 800313a:	469a      	mov	sl, r3
 800313c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003140:	b10a      	cbz	r2, 8003146 <_vfiprintf_r+0xa2>
 8003142:	2a25      	cmp	r2, #37	; 0x25
 8003144:	d1f9      	bne.n	800313a <_vfiprintf_r+0x96>
 8003146:	ebba 0b04 	subs.w	fp, sl, r4
 800314a:	d00b      	beq.n	8003164 <_vfiprintf_r+0xc0>
 800314c:	465b      	mov	r3, fp
 800314e:	4622      	mov	r2, r4
 8003150:	4629      	mov	r1, r5
 8003152:	4630      	mov	r0, r6
 8003154:	f7ff ff93 	bl	800307e <__sfputs_r>
 8003158:	3001      	adds	r0, #1
 800315a:	f000 80aa 	beq.w	80032b2 <_vfiprintf_r+0x20e>
 800315e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003160:	445a      	add	r2, fp
 8003162:	9209      	str	r2, [sp, #36]	; 0x24
 8003164:	f89a 3000 	ldrb.w	r3, [sl]
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 80a2 	beq.w	80032b2 <_vfiprintf_r+0x20e>
 800316e:	2300      	movs	r3, #0
 8003170:	f04f 32ff 	mov.w	r2, #4294967295
 8003174:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003178:	f10a 0a01 	add.w	sl, sl, #1
 800317c:	9304      	str	r3, [sp, #16]
 800317e:	9307      	str	r3, [sp, #28]
 8003180:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003184:	931a      	str	r3, [sp, #104]	; 0x68
 8003186:	4654      	mov	r4, sl
 8003188:	2205      	movs	r2, #5
 800318a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800318e:	4858      	ldr	r0, [pc, #352]	; (80032f0 <_vfiprintf_r+0x24c>)
 8003190:	f7fd f826 	bl	80001e0 <memchr>
 8003194:	9a04      	ldr	r2, [sp, #16]
 8003196:	b9d8      	cbnz	r0, 80031d0 <_vfiprintf_r+0x12c>
 8003198:	06d1      	lsls	r1, r2, #27
 800319a:	bf44      	itt	mi
 800319c:	2320      	movmi	r3, #32
 800319e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80031a2:	0713      	lsls	r3, r2, #28
 80031a4:	bf44      	itt	mi
 80031a6:	232b      	movmi	r3, #43	; 0x2b
 80031a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80031ac:	f89a 3000 	ldrb.w	r3, [sl]
 80031b0:	2b2a      	cmp	r3, #42	; 0x2a
 80031b2:	d015      	beq.n	80031e0 <_vfiprintf_r+0x13c>
 80031b4:	9a07      	ldr	r2, [sp, #28]
 80031b6:	4654      	mov	r4, sl
 80031b8:	2000      	movs	r0, #0
 80031ba:	f04f 0c0a 	mov.w	ip, #10
 80031be:	4621      	mov	r1, r4
 80031c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80031c4:	3b30      	subs	r3, #48	; 0x30
 80031c6:	2b09      	cmp	r3, #9
 80031c8:	d94e      	bls.n	8003268 <_vfiprintf_r+0x1c4>
 80031ca:	b1b0      	cbz	r0, 80031fa <_vfiprintf_r+0x156>
 80031cc:	9207      	str	r2, [sp, #28]
 80031ce:	e014      	b.n	80031fa <_vfiprintf_r+0x156>
 80031d0:	eba0 0308 	sub.w	r3, r0, r8
 80031d4:	fa09 f303 	lsl.w	r3, r9, r3
 80031d8:	4313      	orrs	r3, r2
 80031da:	9304      	str	r3, [sp, #16]
 80031dc:	46a2      	mov	sl, r4
 80031de:	e7d2      	b.n	8003186 <_vfiprintf_r+0xe2>
 80031e0:	9b03      	ldr	r3, [sp, #12]
 80031e2:	1d19      	adds	r1, r3, #4
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	9103      	str	r1, [sp, #12]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	bfbb      	ittet	lt
 80031ec:	425b      	neglt	r3, r3
 80031ee:	f042 0202 	orrlt.w	r2, r2, #2
 80031f2:	9307      	strge	r3, [sp, #28]
 80031f4:	9307      	strlt	r3, [sp, #28]
 80031f6:	bfb8      	it	lt
 80031f8:	9204      	strlt	r2, [sp, #16]
 80031fa:	7823      	ldrb	r3, [r4, #0]
 80031fc:	2b2e      	cmp	r3, #46	; 0x2e
 80031fe:	d10c      	bne.n	800321a <_vfiprintf_r+0x176>
 8003200:	7863      	ldrb	r3, [r4, #1]
 8003202:	2b2a      	cmp	r3, #42	; 0x2a
 8003204:	d135      	bne.n	8003272 <_vfiprintf_r+0x1ce>
 8003206:	9b03      	ldr	r3, [sp, #12]
 8003208:	1d1a      	adds	r2, r3, #4
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	9203      	str	r2, [sp, #12]
 800320e:	2b00      	cmp	r3, #0
 8003210:	bfb8      	it	lt
 8003212:	f04f 33ff 	movlt.w	r3, #4294967295
 8003216:	3402      	adds	r4, #2
 8003218:	9305      	str	r3, [sp, #20]
 800321a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003300 <_vfiprintf_r+0x25c>
 800321e:	7821      	ldrb	r1, [r4, #0]
 8003220:	2203      	movs	r2, #3
 8003222:	4650      	mov	r0, sl
 8003224:	f7fc ffdc 	bl	80001e0 <memchr>
 8003228:	b140      	cbz	r0, 800323c <_vfiprintf_r+0x198>
 800322a:	2340      	movs	r3, #64	; 0x40
 800322c:	eba0 000a 	sub.w	r0, r0, sl
 8003230:	fa03 f000 	lsl.w	r0, r3, r0
 8003234:	9b04      	ldr	r3, [sp, #16]
 8003236:	4303      	orrs	r3, r0
 8003238:	3401      	adds	r4, #1
 800323a:	9304      	str	r3, [sp, #16]
 800323c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003240:	482c      	ldr	r0, [pc, #176]	; (80032f4 <_vfiprintf_r+0x250>)
 8003242:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003246:	2206      	movs	r2, #6
 8003248:	f7fc ffca 	bl	80001e0 <memchr>
 800324c:	2800      	cmp	r0, #0
 800324e:	d03f      	beq.n	80032d0 <_vfiprintf_r+0x22c>
 8003250:	4b29      	ldr	r3, [pc, #164]	; (80032f8 <_vfiprintf_r+0x254>)
 8003252:	bb1b      	cbnz	r3, 800329c <_vfiprintf_r+0x1f8>
 8003254:	9b03      	ldr	r3, [sp, #12]
 8003256:	3307      	adds	r3, #7
 8003258:	f023 0307 	bic.w	r3, r3, #7
 800325c:	3308      	adds	r3, #8
 800325e:	9303      	str	r3, [sp, #12]
 8003260:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003262:	443b      	add	r3, r7
 8003264:	9309      	str	r3, [sp, #36]	; 0x24
 8003266:	e767      	b.n	8003138 <_vfiprintf_r+0x94>
 8003268:	fb0c 3202 	mla	r2, ip, r2, r3
 800326c:	460c      	mov	r4, r1
 800326e:	2001      	movs	r0, #1
 8003270:	e7a5      	b.n	80031be <_vfiprintf_r+0x11a>
 8003272:	2300      	movs	r3, #0
 8003274:	3401      	adds	r4, #1
 8003276:	9305      	str	r3, [sp, #20]
 8003278:	4619      	mov	r1, r3
 800327a:	f04f 0c0a 	mov.w	ip, #10
 800327e:	4620      	mov	r0, r4
 8003280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003284:	3a30      	subs	r2, #48	; 0x30
 8003286:	2a09      	cmp	r2, #9
 8003288:	d903      	bls.n	8003292 <_vfiprintf_r+0x1ee>
 800328a:	2b00      	cmp	r3, #0
 800328c:	d0c5      	beq.n	800321a <_vfiprintf_r+0x176>
 800328e:	9105      	str	r1, [sp, #20]
 8003290:	e7c3      	b.n	800321a <_vfiprintf_r+0x176>
 8003292:	fb0c 2101 	mla	r1, ip, r1, r2
 8003296:	4604      	mov	r4, r0
 8003298:	2301      	movs	r3, #1
 800329a:	e7f0      	b.n	800327e <_vfiprintf_r+0x1da>
 800329c:	ab03      	add	r3, sp, #12
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	462a      	mov	r2, r5
 80032a2:	4b16      	ldr	r3, [pc, #88]	; (80032fc <_vfiprintf_r+0x258>)
 80032a4:	a904      	add	r1, sp, #16
 80032a6:	4630      	mov	r0, r6
 80032a8:	f3af 8000 	nop.w
 80032ac:	4607      	mov	r7, r0
 80032ae:	1c78      	adds	r0, r7, #1
 80032b0:	d1d6      	bne.n	8003260 <_vfiprintf_r+0x1bc>
 80032b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80032b4:	07d9      	lsls	r1, r3, #31
 80032b6:	d405      	bmi.n	80032c4 <_vfiprintf_r+0x220>
 80032b8:	89ab      	ldrh	r3, [r5, #12]
 80032ba:	059a      	lsls	r2, r3, #22
 80032bc:	d402      	bmi.n	80032c4 <_vfiprintf_r+0x220>
 80032be:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80032c0:	f7ff fe6b 	bl	8002f9a <__retarget_lock_release_recursive>
 80032c4:	89ab      	ldrh	r3, [r5, #12]
 80032c6:	065b      	lsls	r3, r3, #25
 80032c8:	f53f af12 	bmi.w	80030f0 <_vfiprintf_r+0x4c>
 80032cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80032ce:	e711      	b.n	80030f4 <_vfiprintf_r+0x50>
 80032d0:	ab03      	add	r3, sp, #12
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	462a      	mov	r2, r5
 80032d6:	4b09      	ldr	r3, [pc, #36]	; (80032fc <_vfiprintf_r+0x258>)
 80032d8:	a904      	add	r1, sp, #16
 80032da:	4630      	mov	r0, r6
 80032dc:	f000 f880 	bl	80033e0 <_printf_i>
 80032e0:	e7e4      	b.n	80032ac <_vfiprintf_r+0x208>
 80032e2:	bf00      	nop
 80032e4:	08003c90 	.word	0x08003c90
 80032e8:	08003cb0 	.word	0x08003cb0
 80032ec:	08003c70 	.word	0x08003c70
 80032f0:	08003cd0 	.word	0x08003cd0
 80032f4:	08003cda 	.word	0x08003cda
 80032f8:	00000000 	.word	0x00000000
 80032fc:	0800307f 	.word	0x0800307f
 8003300:	08003cd6 	.word	0x08003cd6

08003304 <_printf_common>:
 8003304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003308:	4616      	mov	r6, r2
 800330a:	4699      	mov	r9, r3
 800330c:	688a      	ldr	r2, [r1, #8]
 800330e:	690b      	ldr	r3, [r1, #16]
 8003310:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003314:	4293      	cmp	r3, r2
 8003316:	bfb8      	it	lt
 8003318:	4613      	movlt	r3, r2
 800331a:	6033      	str	r3, [r6, #0]
 800331c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003320:	4607      	mov	r7, r0
 8003322:	460c      	mov	r4, r1
 8003324:	b10a      	cbz	r2, 800332a <_printf_common+0x26>
 8003326:	3301      	adds	r3, #1
 8003328:	6033      	str	r3, [r6, #0]
 800332a:	6823      	ldr	r3, [r4, #0]
 800332c:	0699      	lsls	r1, r3, #26
 800332e:	bf42      	ittt	mi
 8003330:	6833      	ldrmi	r3, [r6, #0]
 8003332:	3302      	addmi	r3, #2
 8003334:	6033      	strmi	r3, [r6, #0]
 8003336:	6825      	ldr	r5, [r4, #0]
 8003338:	f015 0506 	ands.w	r5, r5, #6
 800333c:	d106      	bne.n	800334c <_printf_common+0x48>
 800333e:	f104 0a19 	add.w	sl, r4, #25
 8003342:	68e3      	ldr	r3, [r4, #12]
 8003344:	6832      	ldr	r2, [r6, #0]
 8003346:	1a9b      	subs	r3, r3, r2
 8003348:	42ab      	cmp	r3, r5
 800334a:	dc26      	bgt.n	800339a <_printf_common+0x96>
 800334c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003350:	1e13      	subs	r3, r2, #0
 8003352:	6822      	ldr	r2, [r4, #0]
 8003354:	bf18      	it	ne
 8003356:	2301      	movne	r3, #1
 8003358:	0692      	lsls	r2, r2, #26
 800335a:	d42b      	bmi.n	80033b4 <_printf_common+0xb0>
 800335c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003360:	4649      	mov	r1, r9
 8003362:	4638      	mov	r0, r7
 8003364:	47c0      	blx	r8
 8003366:	3001      	adds	r0, #1
 8003368:	d01e      	beq.n	80033a8 <_printf_common+0xa4>
 800336a:	6823      	ldr	r3, [r4, #0]
 800336c:	68e5      	ldr	r5, [r4, #12]
 800336e:	6832      	ldr	r2, [r6, #0]
 8003370:	f003 0306 	and.w	r3, r3, #6
 8003374:	2b04      	cmp	r3, #4
 8003376:	bf08      	it	eq
 8003378:	1aad      	subeq	r5, r5, r2
 800337a:	68a3      	ldr	r3, [r4, #8]
 800337c:	6922      	ldr	r2, [r4, #16]
 800337e:	bf0c      	ite	eq
 8003380:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003384:	2500      	movne	r5, #0
 8003386:	4293      	cmp	r3, r2
 8003388:	bfc4      	itt	gt
 800338a:	1a9b      	subgt	r3, r3, r2
 800338c:	18ed      	addgt	r5, r5, r3
 800338e:	2600      	movs	r6, #0
 8003390:	341a      	adds	r4, #26
 8003392:	42b5      	cmp	r5, r6
 8003394:	d11a      	bne.n	80033cc <_printf_common+0xc8>
 8003396:	2000      	movs	r0, #0
 8003398:	e008      	b.n	80033ac <_printf_common+0xa8>
 800339a:	2301      	movs	r3, #1
 800339c:	4652      	mov	r2, sl
 800339e:	4649      	mov	r1, r9
 80033a0:	4638      	mov	r0, r7
 80033a2:	47c0      	blx	r8
 80033a4:	3001      	adds	r0, #1
 80033a6:	d103      	bne.n	80033b0 <_printf_common+0xac>
 80033a8:	f04f 30ff 	mov.w	r0, #4294967295
 80033ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033b0:	3501      	adds	r5, #1
 80033b2:	e7c6      	b.n	8003342 <_printf_common+0x3e>
 80033b4:	18e1      	adds	r1, r4, r3
 80033b6:	1c5a      	adds	r2, r3, #1
 80033b8:	2030      	movs	r0, #48	; 0x30
 80033ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80033be:	4422      	add	r2, r4
 80033c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80033c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80033c8:	3302      	adds	r3, #2
 80033ca:	e7c7      	b.n	800335c <_printf_common+0x58>
 80033cc:	2301      	movs	r3, #1
 80033ce:	4622      	mov	r2, r4
 80033d0:	4649      	mov	r1, r9
 80033d2:	4638      	mov	r0, r7
 80033d4:	47c0      	blx	r8
 80033d6:	3001      	adds	r0, #1
 80033d8:	d0e6      	beq.n	80033a8 <_printf_common+0xa4>
 80033da:	3601      	adds	r6, #1
 80033dc:	e7d9      	b.n	8003392 <_printf_common+0x8e>
	...

080033e0 <_printf_i>:
 80033e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80033e4:	460c      	mov	r4, r1
 80033e6:	4691      	mov	r9, r2
 80033e8:	7e27      	ldrb	r7, [r4, #24]
 80033ea:	990c      	ldr	r1, [sp, #48]	; 0x30
 80033ec:	2f78      	cmp	r7, #120	; 0x78
 80033ee:	4680      	mov	r8, r0
 80033f0:	469a      	mov	sl, r3
 80033f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80033f6:	d807      	bhi.n	8003408 <_printf_i+0x28>
 80033f8:	2f62      	cmp	r7, #98	; 0x62
 80033fa:	d80a      	bhi.n	8003412 <_printf_i+0x32>
 80033fc:	2f00      	cmp	r7, #0
 80033fe:	f000 80d8 	beq.w	80035b2 <_printf_i+0x1d2>
 8003402:	2f58      	cmp	r7, #88	; 0x58
 8003404:	f000 80a3 	beq.w	800354e <_printf_i+0x16e>
 8003408:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800340c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003410:	e03a      	b.n	8003488 <_printf_i+0xa8>
 8003412:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003416:	2b15      	cmp	r3, #21
 8003418:	d8f6      	bhi.n	8003408 <_printf_i+0x28>
 800341a:	a001      	add	r0, pc, #4	; (adr r0, 8003420 <_printf_i+0x40>)
 800341c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003420:	08003479 	.word	0x08003479
 8003424:	0800348d 	.word	0x0800348d
 8003428:	08003409 	.word	0x08003409
 800342c:	08003409 	.word	0x08003409
 8003430:	08003409 	.word	0x08003409
 8003434:	08003409 	.word	0x08003409
 8003438:	0800348d 	.word	0x0800348d
 800343c:	08003409 	.word	0x08003409
 8003440:	08003409 	.word	0x08003409
 8003444:	08003409 	.word	0x08003409
 8003448:	08003409 	.word	0x08003409
 800344c:	08003599 	.word	0x08003599
 8003450:	080034bd 	.word	0x080034bd
 8003454:	0800357b 	.word	0x0800357b
 8003458:	08003409 	.word	0x08003409
 800345c:	08003409 	.word	0x08003409
 8003460:	080035bb 	.word	0x080035bb
 8003464:	08003409 	.word	0x08003409
 8003468:	080034bd 	.word	0x080034bd
 800346c:	08003409 	.word	0x08003409
 8003470:	08003409 	.word	0x08003409
 8003474:	08003583 	.word	0x08003583
 8003478:	680b      	ldr	r3, [r1, #0]
 800347a:	1d1a      	adds	r2, r3, #4
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	600a      	str	r2, [r1, #0]
 8003480:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003484:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003488:	2301      	movs	r3, #1
 800348a:	e0a3      	b.n	80035d4 <_printf_i+0x1f4>
 800348c:	6825      	ldr	r5, [r4, #0]
 800348e:	6808      	ldr	r0, [r1, #0]
 8003490:	062e      	lsls	r6, r5, #24
 8003492:	f100 0304 	add.w	r3, r0, #4
 8003496:	d50a      	bpl.n	80034ae <_printf_i+0xce>
 8003498:	6805      	ldr	r5, [r0, #0]
 800349a:	600b      	str	r3, [r1, #0]
 800349c:	2d00      	cmp	r5, #0
 800349e:	da03      	bge.n	80034a8 <_printf_i+0xc8>
 80034a0:	232d      	movs	r3, #45	; 0x2d
 80034a2:	426d      	negs	r5, r5
 80034a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034a8:	485e      	ldr	r0, [pc, #376]	; (8003624 <_printf_i+0x244>)
 80034aa:	230a      	movs	r3, #10
 80034ac:	e019      	b.n	80034e2 <_printf_i+0x102>
 80034ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80034b2:	6805      	ldr	r5, [r0, #0]
 80034b4:	600b      	str	r3, [r1, #0]
 80034b6:	bf18      	it	ne
 80034b8:	b22d      	sxthne	r5, r5
 80034ba:	e7ef      	b.n	800349c <_printf_i+0xbc>
 80034bc:	680b      	ldr	r3, [r1, #0]
 80034be:	6825      	ldr	r5, [r4, #0]
 80034c0:	1d18      	adds	r0, r3, #4
 80034c2:	6008      	str	r0, [r1, #0]
 80034c4:	0628      	lsls	r0, r5, #24
 80034c6:	d501      	bpl.n	80034cc <_printf_i+0xec>
 80034c8:	681d      	ldr	r5, [r3, #0]
 80034ca:	e002      	b.n	80034d2 <_printf_i+0xf2>
 80034cc:	0669      	lsls	r1, r5, #25
 80034ce:	d5fb      	bpl.n	80034c8 <_printf_i+0xe8>
 80034d0:	881d      	ldrh	r5, [r3, #0]
 80034d2:	4854      	ldr	r0, [pc, #336]	; (8003624 <_printf_i+0x244>)
 80034d4:	2f6f      	cmp	r7, #111	; 0x6f
 80034d6:	bf0c      	ite	eq
 80034d8:	2308      	moveq	r3, #8
 80034da:	230a      	movne	r3, #10
 80034dc:	2100      	movs	r1, #0
 80034de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80034e2:	6866      	ldr	r6, [r4, #4]
 80034e4:	60a6      	str	r6, [r4, #8]
 80034e6:	2e00      	cmp	r6, #0
 80034e8:	bfa2      	ittt	ge
 80034ea:	6821      	ldrge	r1, [r4, #0]
 80034ec:	f021 0104 	bicge.w	r1, r1, #4
 80034f0:	6021      	strge	r1, [r4, #0]
 80034f2:	b90d      	cbnz	r5, 80034f8 <_printf_i+0x118>
 80034f4:	2e00      	cmp	r6, #0
 80034f6:	d04d      	beq.n	8003594 <_printf_i+0x1b4>
 80034f8:	4616      	mov	r6, r2
 80034fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80034fe:	fb03 5711 	mls	r7, r3, r1, r5
 8003502:	5dc7      	ldrb	r7, [r0, r7]
 8003504:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003508:	462f      	mov	r7, r5
 800350a:	42bb      	cmp	r3, r7
 800350c:	460d      	mov	r5, r1
 800350e:	d9f4      	bls.n	80034fa <_printf_i+0x11a>
 8003510:	2b08      	cmp	r3, #8
 8003512:	d10b      	bne.n	800352c <_printf_i+0x14c>
 8003514:	6823      	ldr	r3, [r4, #0]
 8003516:	07df      	lsls	r7, r3, #31
 8003518:	d508      	bpl.n	800352c <_printf_i+0x14c>
 800351a:	6923      	ldr	r3, [r4, #16]
 800351c:	6861      	ldr	r1, [r4, #4]
 800351e:	4299      	cmp	r1, r3
 8003520:	bfde      	ittt	le
 8003522:	2330      	movle	r3, #48	; 0x30
 8003524:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003528:	f106 36ff 	addle.w	r6, r6, #4294967295
 800352c:	1b92      	subs	r2, r2, r6
 800352e:	6122      	str	r2, [r4, #16]
 8003530:	f8cd a000 	str.w	sl, [sp]
 8003534:	464b      	mov	r3, r9
 8003536:	aa03      	add	r2, sp, #12
 8003538:	4621      	mov	r1, r4
 800353a:	4640      	mov	r0, r8
 800353c:	f7ff fee2 	bl	8003304 <_printf_common>
 8003540:	3001      	adds	r0, #1
 8003542:	d14c      	bne.n	80035de <_printf_i+0x1fe>
 8003544:	f04f 30ff 	mov.w	r0, #4294967295
 8003548:	b004      	add	sp, #16
 800354a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800354e:	4835      	ldr	r0, [pc, #212]	; (8003624 <_printf_i+0x244>)
 8003550:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003554:	6823      	ldr	r3, [r4, #0]
 8003556:	680e      	ldr	r6, [r1, #0]
 8003558:	061f      	lsls	r7, r3, #24
 800355a:	f856 5b04 	ldr.w	r5, [r6], #4
 800355e:	600e      	str	r6, [r1, #0]
 8003560:	d514      	bpl.n	800358c <_printf_i+0x1ac>
 8003562:	07d9      	lsls	r1, r3, #31
 8003564:	bf44      	itt	mi
 8003566:	f043 0320 	orrmi.w	r3, r3, #32
 800356a:	6023      	strmi	r3, [r4, #0]
 800356c:	b91d      	cbnz	r5, 8003576 <_printf_i+0x196>
 800356e:	6823      	ldr	r3, [r4, #0]
 8003570:	f023 0320 	bic.w	r3, r3, #32
 8003574:	6023      	str	r3, [r4, #0]
 8003576:	2310      	movs	r3, #16
 8003578:	e7b0      	b.n	80034dc <_printf_i+0xfc>
 800357a:	6823      	ldr	r3, [r4, #0]
 800357c:	f043 0320 	orr.w	r3, r3, #32
 8003580:	6023      	str	r3, [r4, #0]
 8003582:	2378      	movs	r3, #120	; 0x78
 8003584:	4828      	ldr	r0, [pc, #160]	; (8003628 <_printf_i+0x248>)
 8003586:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800358a:	e7e3      	b.n	8003554 <_printf_i+0x174>
 800358c:	065e      	lsls	r6, r3, #25
 800358e:	bf48      	it	mi
 8003590:	b2ad      	uxthmi	r5, r5
 8003592:	e7e6      	b.n	8003562 <_printf_i+0x182>
 8003594:	4616      	mov	r6, r2
 8003596:	e7bb      	b.n	8003510 <_printf_i+0x130>
 8003598:	680b      	ldr	r3, [r1, #0]
 800359a:	6826      	ldr	r6, [r4, #0]
 800359c:	6960      	ldr	r0, [r4, #20]
 800359e:	1d1d      	adds	r5, r3, #4
 80035a0:	600d      	str	r5, [r1, #0]
 80035a2:	0635      	lsls	r5, r6, #24
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	d501      	bpl.n	80035ac <_printf_i+0x1cc>
 80035a8:	6018      	str	r0, [r3, #0]
 80035aa:	e002      	b.n	80035b2 <_printf_i+0x1d2>
 80035ac:	0671      	lsls	r1, r6, #25
 80035ae:	d5fb      	bpl.n	80035a8 <_printf_i+0x1c8>
 80035b0:	8018      	strh	r0, [r3, #0]
 80035b2:	2300      	movs	r3, #0
 80035b4:	6123      	str	r3, [r4, #16]
 80035b6:	4616      	mov	r6, r2
 80035b8:	e7ba      	b.n	8003530 <_printf_i+0x150>
 80035ba:	680b      	ldr	r3, [r1, #0]
 80035bc:	1d1a      	adds	r2, r3, #4
 80035be:	600a      	str	r2, [r1, #0]
 80035c0:	681e      	ldr	r6, [r3, #0]
 80035c2:	6862      	ldr	r2, [r4, #4]
 80035c4:	2100      	movs	r1, #0
 80035c6:	4630      	mov	r0, r6
 80035c8:	f7fc fe0a 	bl	80001e0 <memchr>
 80035cc:	b108      	cbz	r0, 80035d2 <_printf_i+0x1f2>
 80035ce:	1b80      	subs	r0, r0, r6
 80035d0:	6060      	str	r0, [r4, #4]
 80035d2:	6863      	ldr	r3, [r4, #4]
 80035d4:	6123      	str	r3, [r4, #16]
 80035d6:	2300      	movs	r3, #0
 80035d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80035dc:	e7a8      	b.n	8003530 <_printf_i+0x150>
 80035de:	6923      	ldr	r3, [r4, #16]
 80035e0:	4632      	mov	r2, r6
 80035e2:	4649      	mov	r1, r9
 80035e4:	4640      	mov	r0, r8
 80035e6:	47d0      	blx	sl
 80035e8:	3001      	adds	r0, #1
 80035ea:	d0ab      	beq.n	8003544 <_printf_i+0x164>
 80035ec:	6823      	ldr	r3, [r4, #0]
 80035ee:	079b      	lsls	r3, r3, #30
 80035f0:	d413      	bmi.n	800361a <_printf_i+0x23a>
 80035f2:	68e0      	ldr	r0, [r4, #12]
 80035f4:	9b03      	ldr	r3, [sp, #12]
 80035f6:	4298      	cmp	r0, r3
 80035f8:	bfb8      	it	lt
 80035fa:	4618      	movlt	r0, r3
 80035fc:	e7a4      	b.n	8003548 <_printf_i+0x168>
 80035fe:	2301      	movs	r3, #1
 8003600:	4632      	mov	r2, r6
 8003602:	4649      	mov	r1, r9
 8003604:	4640      	mov	r0, r8
 8003606:	47d0      	blx	sl
 8003608:	3001      	adds	r0, #1
 800360a:	d09b      	beq.n	8003544 <_printf_i+0x164>
 800360c:	3501      	adds	r5, #1
 800360e:	68e3      	ldr	r3, [r4, #12]
 8003610:	9903      	ldr	r1, [sp, #12]
 8003612:	1a5b      	subs	r3, r3, r1
 8003614:	42ab      	cmp	r3, r5
 8003616:	dcf2      	bgt.n	80035fe <_printf_i+0x21e>
 8003618:	e7eb      	b.n	80035f2 <_printf_i+0x212>
 800361a:	2500      	movs	r5, #0
 800361c:	f104 0619 	add.w	r6, r4, #25
 8003620:	e7f5      	b.n	800360e <_printf_i+0x22e>
 8003622:	bf00      	nop
 8003624:	08003ce1 	.word	0x08003ce1
 8003628:	08003cf2 	.word	0x08003cf2

0800362c <_sbrk_r>:
 800362c:	b538      	push	{r3, r4, r5, lr}
 800362e:	4d06      	ldr	r5, [pc, #24]	; (8003648 <_sbrk_r+0x1c>)
 8003630:	2300      	movs	r3, #0
 8003632:	4604      	mov	r4, r0
 8003634:	4608      	mov	r0, r1
 8003636:	602b      	str	r3, [r5, #0]
 8003638:	f7fd fbea 	bl	8000e10 <_sbrk>
 800363c:	1c43      	adds	r3, r0, #1
 800363e:	d102      	bne.n	8003646 <_sbrk_r+0x1a>
 8003640:	682b      	ldr	r3, [r5, #0]
 8003642:	b103      	cbz	r3, 8003646 <_sbrk_r+0x1a>
 8003644:	6023      	str	r3, [r4, #0]
 8003646:	bd38      	pop	{r3, r4, r5, pc}
 8003648:	20000140 	.word	0x20000140

0800364c <__sread>:
 800364c:	b510      	push	{r4, lr}
 800364e:	460c      	mov	r4, r1
 8003650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003654:	f000 fab4 	bl	8003bc0 <_read_r>
 8003658:	2800      	cmp	r0, #0
 800365a:	bfab      	itete	ge
 800365c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800365e:	89a3      	ldrhlt	r3, [r4, #12]
 8003660:	181b      	addge	r3, r3, r0
 8003662:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003666:	bfac      	ite	ge
 8003668:	6563      	strge	r3, [r4, #84]	; 0x54
 800366a:	81a3      	strhlt	r3, [r4, #12]
 800366c:	bd10      	pop	{r4, pc}

0800366e <__swrite>:
 800366e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003672:	461f      	mov	r7, r3
 8003674:	898b      	ldrh	r3, [r1, #12]
 8003676:	05db      	lsls	r3, r3, #23
 8003678:	4605      	mov	r5, r0
 800367a:	460c      	mov	r4, r1
 800367c:	4616      	mov	r6, r2
 800367e:	d505      	bpl.n	800368c <__swrite+0x1e>
 8003680:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003684:	2302      	movs	r3, #2
 8003686:	2200      	movs	r2, #0
 8003688:	f000 f9c8 	bl	8003a1c <_lseek_r>
 800368c:	89a3      	ldrh	r3, [r4, #12]
 800368e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003692:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003696:	81a3      	strh	r3, [r4, #12]
 8003698:	4632      	mov	r2, r6
 800369a:	463b      	mov	r3, r7
 800369c:	4628      	mov	r0, r5
 800369e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036a2:	f000 b869 	b.w	8003778 <_write_r>

080036a6 <__sseek>:
 80036a6:	b510      	push	{r4, lr}
 80036a8:	460c      	mov	r4, r1
 80036aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036ae:	f000 f9b5 	bl	8003a1c <_lseek_r>
 80036b2:	1c43      	adds	r3, r0, #1
 80036b4:	89a3      	ldrh	r3, [r4, #12]
 80036b6:	bf15      	itete	ne
 80036b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80036ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80036be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80036c2:	81a3      	strheq	r3, [r4, #12]
 80036c4:	bf18      	it	ne
 80036c6:	81a3      	strhne	r3, [r4, #12]
 80036c8:	bd10      	pop	{r4, pc}

080036ca <__sclose>:
 80036ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036ce:	f000 b8d3 	b.w	8003878 <_close_r>
	...

080036d4 <__swbuf_r>:
 80036d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036d6:	460e      	mov	r6, r1
 80036d8:	4614      	mov	r4, r2
 80036da:	4605      	mov	r5, r0
 80036dc:	b118      	cbz	r0, 80036e6 <__swbuf_r+0x12>
 80036de:	6983      	ldr	r3, [r0, #24]
 80036e0:	b90b      	cbnz	r3, 80036e6 <__swbuf_r+0x12>
 80036e2:	f7ff fbbb 	bl	8002e5c <__sinit>
 80036e6:	4b21      	ldr	r3, [pc, #132]	; (800376c <__swbuf_r+0x98>)
 80036e8:	429c      	cmp	r4, r3
 80036ea:	d12b      	bne.n	8003744 <__swbuf_r+0x70>
 80036ec:	686c      	ldr	r4, [r5, #4]
 80036ee:	69a3      	ldr	r3, [r4, #24]
 80036f0:	60a3      	str	r3, [r4, #8]
 80036f2:	89a3      	ldrh	r3, [r4, #12]
 80036f4:	071a      	lsls	r2, r3, #28
 80036f6:	d52f      	bpl.n	8003758 <__swbuf_r+0x84>
 80036f8:	6923      	ldr	r3, [r4, #16]
 80036fa:	b36b      	cbz	r3, 8003758 <__swbuf_r+0x84>
 80036fc:	6923      	ldr	r3, [r4, #16]
 80036fe:	6820      	ldr	r0, [r4, #0]
 8003700:	1ac0      	subs	r0, r0, r3
 8003702:	6963      	ldr	r3, [r4, #20]
 8003704:	b2f6      	uxtb	r6, r6
 8003706:	4283      	cmp	r3, r0
 8003708:	4637      	mov	r7, r6
 800370a:	dc04      	bgt.n	8003716 <__swbuf_r+0x42>
 800370c:	4621      	mov	r1, r4
 800370e:	4628      	mov	r0, r5
 8003710:	f000 f948 	bl	80039a4 <_fflush_r>
 8003714:	bb30      	cbnz	r0, 8003764 <__swbuf_r+0x90>
 8003716:	68a3      	ldr	r3, [r4, #8]
 8003718:	3b01      	subs	r3, #1
 800371a:	60a3      	str	r3, [r4, #8]
 800371c:	6823      	ldr	r3, [r4, #0]
 800371e:	1c5a      	adds	r2, r3, #1
 8003720:	6022      	str	r2, [r4, #0]
 8003722:	701e      	strb	r6, [r3, #0]
 8003724:	6963      	ldr	r3, [r4, #20]
 8003726:	3001      	adds	r0, #1
 8003728:	4283      	cmp	r3, r0
 800372a:	d004      	beq.n	8003736 <__swbuf_r+0x62>
 800372c:	89a3      	ldrh	r3, [r4, #12]
 800372e:	07db      	lsls	r3, r3, #31
 8003730:	d506      	bpl.n	8003740 <__swbuf_r+0x6c>
 8003732:	2e0a      	cmp	r6, #10
 8003734:	d104      	bne.n	8003740 <__swbuf_r+0x6c>
 8003736:	4621      	mov	r1, r4
 8003738:	4628      	mov	r0, r5
 800373a:	f000 f933 	bl	80039a4 <_fflush_r>
 800373e:	b988      	cbnz	r0, 8003764 <__swbuf_r+0x90>
 8003740:	4638      	mov	r0, r7
 8003742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003744:	4b0a      	ldr	r3, [pc, #40]	; (8003770 <__swbuf_r+0x9c>)
 8003746:	429c      	cmp	r4, r3
 8003748:	d101      	bne.n	800374e <__swbuf_r+0x7a>
 800374a:	68ac      	ldr	r4, [r5, #8]
 800374c:	e7cf      	b.n	80036ee <__swbuf_r+0x1a>
 800374e:	4b09      	ldr	r3, [pc, #36]	; (8003774 <__swbuf_r+0xa0>)
 8003750:	429c      	cmp	r4, r3
 8003752:	bf08      	it	eq
 8003754:	68ec      	ldreq	r4, [r5, #12]
 8003756:	e7ca      	b.n	80036ee <__swbuf_r+0x1a>
 8003758:	4621      	mov	r1, r4
 800375a:	4628      	mov	r0, r5
 800375c:	f000 f81e 	bl	800379c <__swsetup_r>
 8003760:	2800      	cmp	r0, #0
 8003762:	d0cb      	beq.n	80036fc <__swbuf_r+0x28>
 8003764:	f04f 37ff 	mov.w	r7, #4294967295
 8003768:	e7ea      	b.n	8003740 <__swbuf_r+0x6c>
 800376a:	bf00      	nop
 800376c:	08003c90 	.word	0x08003c90
 8003770:	08003cb0 	.word	0x08003cb0
 8003774:	08003c70 	.word	0x08003c70

08003778 <_write_r>:
 8003778:	b538      	push	{r3, r4, r5, lr}
 800377a:	4d07      	ldr	r5, [pc, #28]	; (8003798 <_write_r+0x20>)
 800377c:	4604      	mov	r4, r0
 800377e:	4608      	mov	r0, r1
 8003780:	4611      	mov	r1, r2
 8003782:	2200      	movs	r2, #0
 8003784:	602a      	str	r2, [r5, #0]
 8003786:	461a      	mov	r2, r3
 8003788:	f7fd faf1 	bl	8000d6e <_write>
 800378c:	1c43      	adds	r3, r0, #1
 800378e:	d102      	bne.n	8003796 <_write_r+0x1e>
 8003790:	682b      	ldr	r3, [r5, #0]
 8003792:	b103      	cbz	r3, 8003796 <_write_r+0x1e>
 8003794:	6023      	str	r3, [r4, #0]
 8003796:	bd38      	pop	{r3, r4, r5, pc}
 8003798:	20000140 	.word	0x20000140

0800379c <__swsetup_r>:
 800379c:	4b32      	ldr	r3, [pc, #200]	; (8003868 <__swsetup_r+0xcc>)
 800379e:	b570      	push	{r4, r5, r6, lr}
 80037a0:	681d      	ldr	r5, [r3, #0]
 80037a2:	4606      	mov	r6, r0
 80037a4:	460c      	mov	r4, r1
 80037a6:	b125      	cbz	r5, 80037b2 <__swsetup_r+0x16>
 80037a8:	69ab      	ldr	r3, [r5, #24]
 80037aa:	b913      	cbnz	r3, 80037b2 <__swsetup_r+0x16>
 80037ac:	4628      	mov	r0, r5
 80037ae:	f7ff fb55 	bl	8002e5c <__sinit>
 80037b2:	4b2e      	ldr	r3, [pc, #184]	; (800386c <__swsetup_r+0xd0>)
 80037b4:	429c      	cmp	r4, r3
 80037b6:	d10f      	bne.n	80037d8 <__swsetup_r+0x3c>
 80037b8:	686c      	ldr	r4, [r5, #4]
 80037ba:	89a3      	ldrh	r3, [r4, #12]
 80037bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80037c0:	0719      	lsls	r1, r3, #28
 80037c2:	d42c      	bmi.n	800381e <__swsetup_r+0x82>
 80037c4:	06dd      	lsls	r5, r3, #27
 80037c6:	d411      	bmi.n	80037ec <__swsetup_r+0x50>
 80037c8:	2309      	movs	r3, #9
 80037ca:	6033      	str	r3, [r6, #0]
 80037cc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80037d0:	81a3      	strh	r3, [r4, #12]
 80037d2:	f04f 30ff 	mov.w	r0, #4294967295
 80037d6:	e03e      	b.n	8003856 <__swsetup_r+0xba>
 80037d8:	4b25      	ldr	r3, [pc, #148]	; (8003870 <__swsetup_r+0xd4>)
 80037da:	429c      	cmp	r4, r3
 80037dc:	d101      	bne.n	80037e2 <__swsetup_r+0x46>
 80037de:	68ac      	ldr	r4, [r5, #8]
 80037e0:	e7eb      	b.n	80037ba <__swsetup_r+0x1e>
 80037e2:	4b24      	ldr	r3, [pc, #144]	; (8003874 <__swsetup_r+0xd8>)
 80037e4:	429c      	cmp	r4, r3
 80037e6:	bf08      	it	eq
 80037e8:	68ec      	ldreq	r4, [r5, #12]
 80037ea:	e7e6      	b.n	80037ba <__swsetup_r+0x1e>
 80037ec:	0758      	lsls	r0, r3, #29
 80037ee:	d512      	bpl.n	8003816 <__swsetup_r+0x7a>
 80037f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80037f2:	b141      	cbz	r1, 8003806 <__swsetup_r+0x6a>
 80037f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80037f8:	4299      	cmp	r1, r3
 80037fa:	d002      	beq.n	8003802 <__swsetup_r+0x66>
 80037fc:	4630      	mov	r0, r6
 80037fe:	f000 f98f 	bl	8003b20 <_free_r>
 8003802:	2300      	movs	r3, #0
 8003804:	6363      	str	r3, [r4, #52]	; 0x34
 8003806:	89a3      	ldrh	r3, [r4, #12]
 8003808:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800380c:	81a3      	strh	r3, [r4, #12]
 800380e:	2300      	movs	r3, #0
 8003810:	6063      	str	r3, [r4, #4]
 8003812:	6923      	ldr	r3, [r4, #16]
 8003814:	6023      	str	r3, [r4, #0]
 8003816:	89a3      	ldrh	r3, [r4, #12]
 8003818:	f043 0308 	orr.w	r3, r3, #8
 800381c:	81a3      	strh	r3, [r4, #12]
 800381e:	6923      	ldr	r3, [r4, #16]
 8003820:	b94b      	cbnz	r3, 8003836 <__swsetup_r+0x9a>
 8003822:	89a3      	ldrh	r3, [r4, #12]
 8003824:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003828:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800382c:	d003      	beq.n	8003836 <__swsetup_r+0x9a>
 800382e:	4621      	mov	r1, r4
 8003830:	4630      	mov	r0, r6
 8003832:	f000 f929 	bl	8003a88 <__smakebuf_r>
 8003836:	89a0      	ldrh	r0, [r4, #12]
 8003838:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800383c:	f010 0301 	ands.w	r3, r0, #1
 8003840:	d00a      	beq.n	8003858 <__swsetup_r+0xbc>
 8003842:	2300      	movs	r3, #0
 8003844:	60a3      	str	r3, [r4, #8]
 8003846:	6963      	ldr	r3, [r4, #20]
 8003848:	425b      	negs	r3, r3
 800384a:	61a3      	str	r3, [r4, #24]
 800384c:	6923      	ldr	r3, [r4, #16]
 800384e:	b943      	cbnz	r3, 8003862 <__swsetup_r+0xc6>
 8003850:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003854:	d1ba      	bne.n	80037cc <__swsetup_r+0x30>
 8003856:	bd70      	pop	{r4, r5, r6, pc}
 8003858:	0781      	lsls	r1, r0, #30
 800385a:	bf58      	it	pl
 800385c:	6963      	ldrpl	r3, [r4, #20]
 800385e:	60a3      	str	r3, [r4, #8]
 8003860:	e7f4      	b.n	800384c <__swsetup_r+0xb0>
 8003862:	2000      	movs	r0, #0
 8003864:	e7f7      	b.n	8003856 <__swsetup_r+0xba>
 8003866:	bf00      	nop
 8003868:	2000000c 	.word	0x2000000c
 800386c:	08003c90 	.word	0x08003c90
 8003870:	08003cb0 	.word	0x08003cb0
 8003874:	08003c70 	.word	0x08003c70

08003878 <_close_r>:
 8003878:	b538      	push	{r3, r4, r5, lr}
 800387a:	4d06      	ldr	r5, [pc, #24]	; (8003894 <_close_r+0x1c>)
 800387c:	2300      	movs	r3, #0
 800387e:	4604      	mov	r4, r0
 8003880:	4608      	mov	r0, r1
 8003882:	602b      	str	r3, [r5, #0]
 8003884:	f7fd fa8f 	bl	8000da6 <_close>
 8003888:	1c43      	adds	r3, r0, #1
 800388a:	d102      	bne.n	8003892 <_close_r+0x1a>
 800388c:	682b      	ldr	r3, [r5, #0]
 800388e:	b103      	cbz	r3, 8003892 <_close_r+0x1a>
 8003890:	6023      	str	r3, [r4, #0]
 8003892:	bd38      	pop	{r3, r4, r5, pc}
 8003894:	20000140 	.word	0x20000140

08003898 <__sflush_r>:
 8003898:	898a      	ldrh	r2, [r1, #12]
 800389a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800389e:	4605      	mov	r5, r0
 80038a0:	0710      	lsls	r0, r2, #28
 80038a2:	460c      	mov	r4, r1
 80038a4:	d458      	bmi.n	8003958 <__sflush_r+0xc0>
 80038a6:	684b      	ldr	r3, [r1, #4]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	dc05      	bgt.n	80038b8 <__sflush_r+0x20>
 80038ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	dc02      	bgt.n	80038b8 <__sflush_r+0x20>
 80038b2:	2000      	movs	r0, #0
 80038b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80038ba:	2e00      	cmp	r6, #0
 80038bc:	d0f9      	beq.n	80038b2 <__sflush_r+0x1a>
 80038be:	2300      	movs	r3, #0
 80038c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80038c4:	682f      	ldr	r7, [r5, #0]
 80038c6:	602b      	str	r3, [r5, #0]
 80038c8:	d032      	beq.n	8003930 <__sflush_r+0x98>
 80038ca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80038cc:	89a3      	ldrh	r3, [r4, #12]
 80038ce:	075a      	lsls	r2, r3, #29
 80038d0:	d505      	bpl.n	80038de <__sflush_r+0x46>
 80038d2:	6863      	ldr	r3, [r4, #4]
 80038d4:	1ac0      	subs	r0, r0, r3
 80038d6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80038d8:	b10b      	cbz	r3, 80038de <__sflush_r+0x46>
 80038da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038dc:	1ac0      	subs	r0, r0, r3
 80038de:	2300      	movs	r3, #0
 80038e0:	4602      	mov	r2, r0
 80038e2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80038e4:	6a21      	ldr	r1, [r4, #32]
 80038e6:	4628      	mov	r0, r5
 80038e8:	47b0      	blx	r6
 80038ea:	1c43      	adds	r3, r0, #1
 80038ec:	89a3      	ldrh	r3, [r4, #12]
 80038ee:	d106      	bne.n	80038fe <__sflush_r+0x66>
 80038f0:	6829      	ldr	r1, [r5, #0]
 80038f2:	291d      	cmp	r1, #29
 80038f4:	d82c      	bhi.n	8003950 <__sflush_r+0xb8>
 80038f6:	4a2a      	ldr	r2, [pc, #168]	; (80039a0 <__sflush_r+0x108>)
 80038f8:	40ca      	lsrs	r2, r1
 80038fa:	07d6      	lsls	r6, r2, #31
 80038fc:	d528      	bpl.n	8003950 <__sflush_r+0xb8>
 80038fe:	2200      	movs	r2, #0
 8003900:	6062      	str	r2, [r4, #4]
 8003902:	04d9      	lsls	r1, r3, #19
 8003904:	6922      	ldr	r2, [r4, #16]
 8003906:	6022      	str	r2, [r4, #0]
 8003908:	d504      	bpl.n	8003914 <__sflush_r+0x7c>
 800390a:	1c42      	adds	r2, r0, #1
 800390c:	d101      	bne.n	8003912 <__sflush_r+0x7a>
 800390e:	682b      	ldr	r3, [r5, #0]
 8003910:	b903      	cbnz	r3, 8003914 <__sflush_r+0x7c>
 8003912:	6560      	str	r0, [r4, #84]	; 0x54
 8003914:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003916:	602f      	str	r7, [r5, #0]
 8003918:	2900      	cmp	r1, #0
 800391a:	d0ca      	beq.n	80038b2 <__sflush_r+0x1a>
 800391c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003920:	4299      	cmp	r1, r3
 8003922:	d002      	beq.n	800392a <__sflush_r+0x92>
 8003924:	4628      	mov	r0, r5
 8003926:	f000 f8fb 	bl	8003b20 <_free_r>
 800392a:	2000      	movs	r0, #0
 800392c:	6360      	str	r0, [r4, #52]	; 0x34
 800392e:	e7c1      	b.n	80038b4 <__sflush_r+0x1c>
 8003930:	6a21      	ldr	r1, [r4, #32]
 8003932:	2301      	movs	r3, #1
 8003934:	4628      	mov	r0, r5
 8003936:	47b0      	blx	r6
 8003938:	1c41      	adds	r1, r0, #1
 800393a:	d1c7      	bne.n	80038cc <__sflush_r+0x34>
 800393c:	682b      	ldr	r3, [r5, #0]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d0c4      	beq.n	80038cc <__sflush_r+0x34>
 8003942:	2b1d      	cmp	r3, #29
 8003944:	d001      	beq.n	800394a <__sflush_r+0xb2>
 8003946:	2b16      	cmp	r3, #22
 8003948:	d101      	bne.n	800394e <__sflush_r+0xb6>
 800394a:	602f      	str	r7, [r5, #0]
 800394c:	e7b1      	b.n	80038b2 <__sflush_r+0x1a>
 800394e:	89a3      	ldrh	r3, [r4, #12]
 8003950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003954:	81a3      	strh	r3, [r4, #12]
 8003956:	e7ad      	b.n	80038b4 <__sflush_r+0x1c>
 8003958:	690f      	ldr	r7, [r1, #16]
 800395a:	2f00      	cmp	r7, #0
 800395c:	d0a9      	beq.n	80038b2 <__sflush_r+0x1a>
 800395e:	0793      	lsls	r3, r2, #30
 8003960:	680e      	ldr	r6, [r1, #0]
 8003962:	bf08      	it	eq
 8003964:	694b      	ldreq	r3, [r1, #20]
 8003966:	600f      	str	r7, [r1, #0]
 8003968:	bf18      	it	ne
 800396a:	2300      	movne	r3, #0
 800396c:	eba6 0807 	sub.w	r8, r6, r7
 8003970:	608b      	str	r3, [r1, #8]
 8003972:	f1b8 0f00 	cmp.w	r8, #0
 8003976:	dd9c      	ble.n	80038b2 <__sflush_r+0x1a>
 8003978:	6a21      	ldr	r1, [r4, #32]
 800397a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800397c:	4643      	mov	r3, r8
 800397e:	463a      	mov	r2, r7
 8003980:	4628      	mov	r0, r5
 8003982:	47b0      	blx	r6
 8003984:	2800      	cmp	r0, #0
 8003986:	dc06      	bgt.n	8003996 <__sflush_r+0xfe>
 8003988:	89a3      	ldrh	r3, [r4, #12]
 800398a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800398e:	81a3      	strh	r3, [r4, #12]
 8003990:	f04f 30ff 	mov.w	r0, #4294967295
 8003994:	e78e      	b.n	80038b4 <__sflush_r+0x1c>
 8003996:	4407      	add	r7, r0
 8003998:	eba8 0800 	sub.w	r8, r8, r0
 800399c:	e7e9      	b.n	8003972 <__sflush_r+0xda>
 800399e:	bf00      	nop
 80039a0:	20400001 	.word	0x20400001

080039a4 <_fflush_r>:
 80039a4:	b538      	push	{r3, r4, r5, lr}
 80039a6:	690b      	ldr	r3, [r1, #16]
 80039a8:	4605      	mov	r5, r0
 80039aa:	460c      	mov	r4, r1
 80039ac:	b913      	cbnz	r3, 80039b4 <_fflush_r+0x10>
 80039ae:	2500      	movs	r5, #0
 80039b0:	4628      	mov	r0, r5
 80039b2:	bd38      	pop	{r3, r4, r5, pc}
 80039b4:	b118      	cbz	r0, 80039be <_fflush_r+0x1a>
 80039b6:	6983      	ldr	r3, [r0, #24]
 80039b8:	b90b      	cbnz	r3, 80039be <_fflush_r+0x1a>
 80039ba:	f7ff fa4f 	bl	8002e5c <__sinit>
 80039be:	4b14      	ldr	r3, [pc, #80]	; (8003a10 <_fflush_r+0x6c>)
 80039c0:	429c      	cmp	r4, r3
 80039c2:	d11b      	bne.n	80039fc <_fflush_r+0x58>
 80039c4:	686c      	ldr	r4, [r5, #4]
 80039c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d0ef      	beq.n	80039ae <_fflush_r+0xa>
 80039ce:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80039d0:	07d0      	lsls	r0, r2, #31
 80039d2:	d404      	bmi.n	80039de <_fflush_r+0x3a>
 80039d4:	0599      	lsls	r1, r3, #22
 80039d6:	d402      	bmi.n	80039de <_fflush_r+0x3a>
 80039d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80039da:	f7ff fadd 	bl	8002f98 <__retarget_lock_acquire_recursive>
 80039de:	4628      	mov	r0, r5
 80039e0:	4621      	mov	r1, r4
 80039e2:	f7ff ff59 	bl	8003898 <__sflush_r>
 80039e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80039e8:	07da      	lsls	r2, r3, #31
 80039ea:	4605      	mov	r5, r0
 80039ec:	d4e0      	bmi.n	80039b0 <_fflush_r+0xc>
 80039ee:	89a3      	ldrh	r3, [r4, #12]
 80039f0:	059b      	lsls	r3, r3, #22
 80039f2:	d4dd      	bmi.n	80039b0 <_fflush_r+0xc>
 80039f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80039f6:	f7ff fad0 	bl	8002f9a <__retarget_lock_release_recursive>
 80039fa:	e7d9      	b.n	80039b0 <_fflush_r+0xc>
 80039fc:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <_fflush_r+0x70>)
 80039fe:	429c      	cmp	r4, r3
 8003a00:	d101      	bne.n	8003a06 <_fflush_r+0x62>
 8003a02:	68ac      	ldr	r4, [r5, #8]
 8003a04:	e7df      	b.n	80039c6 <_fflush_r+0x22>
 8003a06:	4b04      	ldr	r3, [pc, #16]	; (8003a18 <_fflush_r+0x74>)
 8003a08:	429c      	cmp	r4, r3
 8003a0a:	bf08      	it	eq
 8003a0c:	68ec      	ldreq	r4, [r5, #12]
 8003a0e:	e7da      	b.n	80039c6 <_fflush_r+0x22>
 8003a10:	08003c90 	.word	0x08003c90
 8003a14:	08003cb0 	.word	0x08003cb0
 8003a18:	08003c70 	.word	0x08003c70

08003a1c <_lseek_r>:
 8003a1c:	b538      	push	{r3, r4, r5, lr}
 8003a1e:	4d07      	ldr	r5, [pc, #28]	; (8003a3c <_lseek_r+0x20>)
 8003a20:	4604      	mov	r4, r0
 8003a22:	4608      	mov	r0, r1
 8003a24:	4611      	mov	r1, r2
 8003a26:	2200      	movs	r2, #0
 8003a28:	602a      	str	r2, [r5, #0]
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	f7fd f9e2 	bl	8000df4 <_lseek>
 8003a30:	1c43      	adds	r3, r0, #1
 8003a32:	d102      	bne.n	8003a3a <_lseek_r+0x1e>
 8003a34:	682b      	ldr	r3, [r5, #0]
 8003a36:	b103      	cbz	r3, 8003a3a <_lseek_r+0x1e>
 8003a38:	6023      	str	r3, [r4, #0]
 8003a3a:	bd38      	pop	{r3, r4, r5, pc}
 8003a3c:	20000140 	.word	0x20000140

08003a40 <__swhatbuf_r>:
 8003a40:	b570      	push	{r4, r5, r6, lr}
 8003a42:	460e      	mov	r6, r1
 8003a44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a48:	2900      	cmp	r1, #0
 8003a4a:	b096      	sub	sp, #88	; 0x58
 8003a4c:	4614      	mov	r4, r2
 8003a4e:	461d      	mov	r5, r3
 8003a50:	da07      	bge.n	8003a62 <__swhatbuf_r+0x22>
 8003a52:	2300      	movs	r3, #0
 8003a54:	602b      	str	r3, [r5, #0]
 8003a56:	89b3      	ldrh	r3, [r6, #12]
 8003a58:	061a      	lsls	r2, r3, #24
 8003a5a:	d410      	bmi.n	8003a7e <__swhatbuf_r+0x3e>
 8003a5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a60:	e00e      	b.n	8003a80 <__swhatbuf_r+0x40>
 8003a62:	466a      	mov	r2, sp
 8003a64:	f000 f8be 	bl	8003be4 <_fstat_r>
 8003a68:	2800      	cmp	r0, #0
 8003a6a:	dbf2      	blt.n	8003a52 <__swhatbuf_r+0x12>
 8003a6c:	9a01      	ldr	r2, [sp, #4]
 8003a6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003a72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003a76:	425a      	negs	r2, r3
 8003a78:	415a      	adcs	r2, r3
 8003a7a:	602a      	str	r2, [r5, #0]
 8003a7c:	e7ee      	b.n	8003a5c <__swhatbuf_r+0x1c>
 8003a7e:	2340      	movs	r3, #64	; 0x40
 8003a80:	2000      	movs	r0, #0
 8003a82:	6023      	str	r3, [r4, #0]
 8003a84:	b016      	add	sp, #88	; 0x58
 8003a86:	bd70      	pop	{r4, r5, r6, pc}

08003a88 <__smakebuf_r>:
 8003a88:	898b      	ldrh	r3, [r1, #12]
 8003a8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003a8c:	079d      	lsls	r5, r3, #30
 8003a8e:	4606      	mov	r6, r0
 8003a90:	460c      	mov	r4, r1
 8003a92:	d507      	bpl.n	8003aa4 <__smakebuf_r+0x1c>
 8003a94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003a98:	6023      	str	r3, [r4, #0]
 8003a9a:	6123      	str	r3, [r4, #16]
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	6163      	str	r3, [r4, #20]
 8003aa0:	b002      	add	sp, #8
 8003aa2:	bd70      	pop	{r4, r5, r6, pc}
 8003aa4:	ab01      	add	r3, sp, #4
 8003aa6:	466a      	mov	r2, sp
 8003aa8:	f7ff ffca 	bl	8003a40 <__swhatbuf_r>
 8003aac:	9900      	ldr	r1, [sp, #0]
 8003aae:	4605      	mov	r5, r0
 8003ab0:	4630      	mov	r0, r6
 8003ab2:	f7ff fa73 	bl	8002f9c <_malloc_r>
 8003ab6:	b948      	cbnz	r0, 8003acc <__smakebuf_r+0x44>
 8003ab8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003abc:	059a      	lsls	r2, r3, #22
 8003abe:	d4ef      	bmi.n	8003aa0 <__smakebuf_r+0x18>
 8003ac0:	f023 0303 	bic.w	r3, r3, #3
 8003ac4:	f043 0302 	orr.w	r3, r3, #2
 8003ac8:	81a3      	strh	r3, [r4, #12]
 8003aca:	e7e3      	b.n	8003a94 <__smakebuf_r+0xc>
 8003acc:	4b0d      	ldr	r3, [pc, #52]	; (8003b04 <__smakebuf_r+0x7c>)
 8003ace:	62b3      	str	r3, [r6, #40]	; 0x28
 8003ad0:	89a3      	ldrh	r3, [r4, #12]
 8003ad2:	6020      	str	r0, [r4, #0]
 8003ad4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ad8:	81a3      	strh	r3, [r4, #12]
 8003ada:	9b00      	ldr	r3, [sp, #0]
 8003adc:	6163      	str	r3, [r4, #20]
 8003ade:	9b01      	ldr	r3, [sp, #4]
 8003ae0:	6120      	str	r0, [r4, #16]
 8003ae2:	b15b      	cbz	r3, 8003afc <__smakebuf_r+0x74>
 8003ae4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ae8:	4630      	mov	r0, r6
 8003aea:	f000 f88d 	bl	8003c08 <_isatty_r>
 8003aee:	b128      	cbz	r0, 8003afc <__smakebuf_r+0x74>
 8003af0:	89a3      	ldrh	r3, [r4, #12]
 8003af2:	f023 0303 	bic.w	r3, r3, #3
 8003af6:	f043 0301 	orr.w	r3, r3, #1
 8003afa:	81a3      	strh	r3, [r4, #12]
 8003afc:	89a0      	ldrh	r0, [r4, #12]
 8003afe:	4305      	orrs	r5, r0
 8003b00:	81a5      	strh	r5, [r4, #12]
 8003b02:	e7cd      	b.n	8003aa0 <__smakebuf_r+0x18>
 8003b04:	08002df5 	.word	0x08002df5

08003b08 <__malloc_lock>:
 8003b08:	4801      	ldr	r0, [pc, #4]	; (8003b10 <__malloc_lock+0x8>)
 8003b0a:	f7ff ba45 	b.w	8002f98 <__retarget_lock_acquire_recursive>
 8003b0e:	bf00      	nop
 8003b10:	20000138 	.word	0x20000138

08003b14 <__malloc_unlock>:
 8003b14:	4801      	ldr	r0, [pc, #4]	; (8003b1c <__malloc_unlock+0x8>)
 8003b16:	f7ff ba40 	b.w	8002f9a <__retarget_lock_release_recursive>
 8003b1a:	bf00      	nop
 8003b1c:	20000138 	.word	0x20000138

08003b20 <_free_r>:
 8003b20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003b22:	2900      	cmp	r1, #0
 8003b24:	d048      	beq.n	8003bb8 <_free_r+0x98>
 8003b26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b2a:	9001      	str	r0, [sp, #4]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	f1a1 0404 	sub.w	r4, r1, #4
 8003b32:	bfb8      	it	lt
 8003b34:	18e4      	addlt	r4, r4, r3
 8003b36:	f7ff ffe7 	bl	8003b08 <__malloc_lock>
 8003b3a:	4a20      	ldr	r2, [pc, #128]	; (8003bbc <_free_r+0x9c>)
 8003b3c:	9801      	ldr	r0, [sp, #4]
 8003b3e:	6813      	ldr	r3, [r2, #0]
 8003b40:	4615      	mov	r5, r2
 8003b42:	b933      	cbnz	r3, 8003b52 <_free_r+0x32>
 8003b44:	6063      	str	r3, [r4, #4]
 8003b46:	6014      	str	r4, [r2, #0]
 8003b48:	b003      	add	sp, #12
 8003b4a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b4e:	f7ff bfe1 	b.w	8003b14 <__malloc_unlock>
 8003b52:	42a3      	cmp	r3, r4
 8003b54:	d90b      	bls.n	8003b6e <_free_r+0x4e>
 8003b56:	6821      	ldr	r1, [r4, #0]
 8003b58:	1862      	adds	r2, r4, r1
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	bf04      	itt	eq
 8003b5e:	681a      	ldreq	r2, [r3, #0]
 8003b60:	685b      	ldreq	r3, [r3, #4]
 8003b62:	6063      	str	r3, [r4, #4]
 8003b64:	bf04      	itt	eq
 8003b66:	1852      	addeq	r2, r2, r1
 8003b68:	6022      	streq	r2, [r4, #0]
 8003b6a:	602c      	str	r4, [r5, #0]
 8003b6c:	e7ec      	b.n	8003b48 <_free_r+0x28>
 8003b6e:	461a      	mov	r2, r3
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	b10b      	cbz	r3, 8003b78 <_free_r+0x58>
 8003b74:	42a3      	cmp	r3, r4
 8003b76:	d9fa      	bls.n	8003b6e <_free_r+0x4e>
 8003b78:	6811      	ldr	r1, [r2, #0]
 8003b7a:	1855      	adds	r5, r2, r1
 8003b7c:	42a5      	cmp	r5, r4
 8003b7e:	d10b      	bne.n	8003b98 <_free_r+0x78>
 8003b80:	6824      	ldr	r4, [r4, #0]
 8003b82:	4421      	add	r1, r4
 8003b84:	1854      	adds	r4, r2, r1
 8003b86:	42a3      	cmp	r3, r4
 8003b88:	6011      	str	r1, [r2, #0]
 8003b8a:	d1dd      	bne.n	8003b48 <_free_r+0x28>
 8003b8c:	681c      	ldr	r4, [r3, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	6053      	str	r3, [r2, #4]
 8003b92:	4421      	add	r1, r4
 8003b94:	6011      	str	r1, [r2, #0]
 8003b96:	e7d7      	b.n	8003b48 <_free_r+0x28>
 8003b98:	d902      	bls.n	8003ba0 <_free_r+0x80>
 8003b9a:	230c      	movs	r3, #12
 8003b9c:	6003      	str	r3, [r0, #0]
 8003b9e:	e7d3      	b.n	8003b48 <_free_r+0x28>
 8003ba0:	6825      	ldr	r5, [r4, #0]
 8003ba2:	1961      	adds	r1, r4, r5
 8003ba4:	428b      	cmp	r3, r1
 8003ba6:	bf04      	itt	eq
 8003ba8:	6819      	ldreq	r1, [r3, #0]
 8003baa:	685b      	ldreq	r3, [r3, #4]
 8003bac:	6063      	str	r3, [r4, #4]
 8003bae:	bf04      	itt	eq
 8003bb0:	1949      	addeq	r1, r1, r5
 8003bb2:	6021      	streq	r1, [r4, #0]
 8003bb4:	6054      	str	r4, [r2, #4]
 8003bb6:	e7c7      	b.n	8003b48 <_free_r+0x28>
 8003bb8:	b003      	add	sp, #12
 8003bba:	bd30      	pop	{r4, r5, pc}
 8003bbc:	20000090 	.word	0x20000090

08003bc0 <_read_r>:
 8003bc0:	b538      	push	{r3, r4, r5, lr}
 8003bc2:	4d07      	ldr	r5, [pc, #28]	; (8003be0 <_read_r+0x20>)
 8003bc4:	4604      	mov	r4, r0
 8003bc6:	4608      	mov	r0, r1
 8003bc8:	4611      	mov	r1, r2
 8003bca:	2200      	movs	r2, #0
 8003bcc:	602a      	str	r2, [r5, #0]
 8003bce:	461a      	mov	r2, r3
 8003bd0:	f7fd f8b0 	bl	8000d34 <_read>
 8003bd4:	1c43      	adds	r3, r0, #1
 8003bd6:	d102      	bne.n	8003bde <_read_r+0x1e>
 8003bd8:	682b      	ldr	r3, [r5, #0]
 8003bda:	b103      	cbz	r3, 8003bde <_read_r+0x1e>
 8003bdc:	6023      	str	r3, [r4, #0]
 8003bde:	bd38      	pop	{r3, r4, r5, pc}
 8003be0:	20000140 	.word	0x20000140

08003be4 <_fstat_r>:
 8003be4:	b538      	push	{r3, r4, r5, lr}
 8003be6:	4d07      	ldr	r5, [pc, #28]	; (8003c04 <_fstat_r+0x20>)
 8003be8:	2300      	movs	r3, #0
 8003bea:	4604      	mov	r4, r0
 8003bec:	4608      	mov	r0, r1
 8003bee:	4611      	mov	r1, r2
 8003bf0:	602b      	str	r3, [r5, #0]
 8003bf2:	f7fd f8e4 	bl	8000dbe <_fstat>
 8003bf6:	1c43      	adds	r3, r0, #1
 8003bf8:	d102      	bne.n	8003c00 <_fstat_r+0x1c>
 8003bfa:	682b      	ldr	r3, [r5, #0]
 8003bfc:	b103      	cbz	r3, 8003c00 <_fstat_r+0x1c>
 8003bfe:	6023      	str	r3, [r4, #0]
 8003c00:	bd38      	pop	{r3, r4, r5, pc}
 8003c02:	bf00      	nop
 8003c04:	20000140 	.word	0x20000140

08003c08 <_isatty_r>:
 8003c08:	b538      	push	{r3, r4, r5, lr}
 8003c0a:	4d06      	ldr	r5, [pc, #24]	; (8003c24 <_isatty_r+0x1c>)
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	4604      	mov	r4, r0
 8003c10:	4608      	mov	r0, r1
 8003c12:	602b      	str	r3, [r5, #0]
 8003c14:	f7fd f8e3 	bl	8000dde <_isatty>
 8003c18:	1c43      	adds	r3, r0, #1
 8003c1a:	d102      	bne.n	8003c22 <_isatty_r+0x1a>
 8003c1c:	682b      	ldr	r3, [r5, #0]
 8003c1e:	b103      	cbz	r3, 8003c22 <_isatty_r+0x1a>
 8003c20:	6023      	str	r3, [r4, #0]
 8003c22:	bd38      	pop	{r3, r4, r5, pc}
 8003c24:	20000140 	.word	0x20000140

08003c28 <_init>:
 8003c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c2a:	bf00      	nop
 8003c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c2e:	bc08      	pop	{r3}
 8003c30:	469e      	mov	lr, r3
 8003c32:	4770      	bx	lr

08003c34 <_fini>:
 8003c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c36:	bf00      	nop
 8003c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c3a:	bc08      	pop	{r3}
 8003c3c:	469e      	mov	lr, r3
 8003c3e:	4770      	bx	lr
