

================================================================
== Vivado HLS Report for 'memcachedPipeline_flashSetPathNoFilter'
================================================================
* Date:           Wed Oct 21 12:18:56 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      4.98|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      41|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      68|
|Register         |        -|      -|     185|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     185|     109|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |tmp_104_fu_173_p2              |     +    |      0|  0|  13|           1|          13|
    |setCtrlWord_count_V_fu_179_p3  |  Select  |      0|  0|  13|           1|          13|
    |ap_sig_bdd_104                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_172                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_271                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_272                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_276                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_277                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_279                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_89                  |    and   |      0|  0|   1|           1|           1|
    |tmp_73_fu_167_p2               |   icmp   |      0|  0|   6|          16|          16|
    |ap_sig_bdd_70                  |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  41|          27|          51|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm1                           |   2|          3|    2|          6|
    |ap_sig_ioackin_memWrCmd_V_TREADY     |   1|          2|    1|          2|
    |ap_sig_ioackin_memWrData_V_V_TREADY  |   1|          2|    1|          2|
    |memWrData_V_V_TDATA                  |  64|          3|   64|        192|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  68|         10|   68|        202|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm0                           |   1|   0|    1|          0|
    |ap_CS_fsm1                           |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_reg_ioackin_memWrCmd_V_TREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_memWrData_V_V_TREADY  |   1|   0|    1|          0|
    |flashSetState                        |   1|   0|    1|          0|
    |flashSetState_load_reg_234           |   1|   0|    1|          0|
    |setCtrlWord_address_V_reg_246        |  32|   0|   32|          0|
    |setCtrlWord_count_V_reg_251          |  13|   0|   13|          0|
    |tmp_702_reg_261                      |   1|   0|    1|          0|
    |tmp_81_reg_265                       |   1|   0|    1|          0|
    |tmp_82_reg_242                       |   1|   0|    1|          0|
    |tmp_V_111_reg_256                    |  64|   0|   64|          0|
    |tmp_V_reg_269                        |  64|   0|   64|          0|
    |tmp_reg_238                          |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 185|   0|  185|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+--------------+----------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|   Protocol   |              Source Object             |    C Type    |
+--------------------------------------+-----+-----+--------------+----------------------------------------+--------------+
|ap_clk                                |  in |    1| ap_ctrl_none | memcachedPipeline_flashSetPathNoFilter | return value |
|ap_rst                                |  in |    1| ap_ctrl_none | memcachedPipeline_flashSetPathNoFilter | return value |
|ap_start                              |  in |    1| ap_ctrl_none | memcachedPipeline_flashSetPathNoFilter | return value |
|ap_done                               | out |    1| ap_ctrl_none | memcachedPipeline_flashSetPathNoFilter | return value |
|ap_continue                           |  in |    1| ap_ctrl_none | memcachedPipeline_flashSetPathNoFilter | return value |
|ap_idle                               | out |    1| ap_ctrl_none | memcachedPipeline_flashSetPathNoFilter | return value |
|ap_ready                              | out |    1| ap_ctrl_none | memcachedPipeline_flashSetPathNoFilter | return value |
|flashDemux2setPathMetadata_V_dout     |  in |   48|    ap_fifo   |      flashDemux2setPathMetadata_V      |    pointer   |
|flashDemux2setPathMetadata_V_empty_n  |  in |    1|    ap_fifo   |      flashDemux2setPathMetadata_V      |    pointer   |
|flashDemux2setPathMetadata_V_read     | out |    1|    ap_fifo   |      flashDemux2setPathMetadata_V      |    pointer   |
|flashDemux2setPathValue_V_dout        |  in |   66|    ap_fifo   |        flashDemux2setPathValue_V       |    pointer   |
|flashDemux2setPathValue_V_empty_n     |  in |    1|    ap_fifo   |        flashDemux2setPathValue_V       |    pointer   |
|flashDemux2setPathValue_V_read        | out |    1|    ap_fifo   |        flashDemux2setPathValue_V       |    pointer   |
|memWrCmd_V_TREADY                     |  in |    1|     axis     |               memWrCmd_V               |    pointer   |
|memWrCmd_V_TDATA                      | out |   48|     axis     |               memWrCmd_V               |    pointer   |
|memWrCmd_V_TVALID                     | out |    1|     axis     |               memWrCmd_V               |    pointer   |
|memWrData_V_V_TREADY                  |  in |    1|     axis     |              memWrData_V_V             |    pointer   |
|memWrData_V_V_TDATA                   | out |   64|     axis     |              memWrData_V_V             |    pointer   |
|memWrData_V_V_TVALID                  | out |    1|     axis     |              memWrData_V_V             |    pointer   |
+--------------------------------------+-----+-----+--------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 4.98ns
ST_1: flashSetState_load [1/1] 0.00ns
codeRepl:9  %flashSetState_load = load i1* @flashSetState, align 1

ST_1: stg_4 [1/1] 0.00ns
codeRepl:10  br i1 %flashSetState_load, label %3, label %0

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i48P(i48* @flashDemux2setPathMetadata_V, i32 1)

ST_1: stg_6 [1/1] 0.00ns
:1  br i1 %tmp, label %1, label %._crit_edge80

ST_1: tmp_82 [1/1] 0.00ns
:0  %tmp_82 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @flashDemux2setPathValue_V, i32 1)

ST_1: stg_8 [1/1] 0.00ns
:1  br i1 %tmp_82, label %._crit_edge82, label %._crit_edge80

ST_1: tmp1 [1/1] 2.91ns
._crit_edge82:0  %tmp1 = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* @flashDemux2setPathMetadata_V)

ST_1: setCtrlWord_address_V [1/1] 0.00ns
._crit_edge82:1  %setCtrlWord_address_V = trunc i48 %tmp1 to i32

ST_1: tmp_length_V_load_new6 [1/1] 0.00ns
._crit_edge82:2  %tmp_length_V_load_new6 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %tmp1, i32 32, i32 47)

ST_1: tmp_101 [1/1] 0.00ns
._crit_edge82:3  %tmp_101 = call i13 @_ssdm_op_PartSelect.i13.i48.i32.i32(i48 %tmp1, i32 35, i32 47)

ST_1: op2_assign [1/1] 0.00ns
._crit_edge82:4  %op2_assign = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_101, i3 0)

ST_1: tmp_73 [1/1] 1.26ns
._crit_edge82:5  %tmp_73 = icmp ugt i16 %tmp_length_V_load_new6, %op2_assign

ST_1: tmp_104 [1/1] 1.36ns
._crit_edge82:6  %tmp_104 = add i13 1, %tmp_101

ST_1: setCtrlWord_count_V [1/1] 0.71ns
._crit_edge82:7  %setCtrlWord_count_V = select i1 %tmp_73, i13 %tmp_104, i13 %tmp_101

ST_1: tmp_1 [1/1] 2.91ns
._crit_edge82:8  %tmp_1 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @flashDemux2setPathValue_V)

ST_1: tmp_V_111 [1/1] 0.00ns
._crit_edge82:9  %tmp_V_111 = trunc i66 %tmp_1 to i64

ST_1: tmp_702 [1/1] 0.00ns
._crit_edge82:10  %tmp_702 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_1, i32 64)

ST_1: stg_20 [1/1] 0.00ns
._crit_edge82:11  br i1 %tmp_702, label %2, label %._crit_edge83

ST_1: stg_21 [1/1] 0.89ns
:4  store i1 true, i1* @flashSetState, align 1

ST_1: tmp_81 [1/1] 0.00ns
:0  %tmp_81 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @flashDemux2setPathValue_V, i32 1)

ST_1: stg_23 [1/1] 0.00ns
:1  br i1 %tmp_81, label %4, label %._crit_edge84

ST_1: tmp_3 [1/1] 2.91ns
:0  %tmp_3 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @flashDemux2setPathValue_V)

ST_1: tmp_V [1/1] 0.00ns
:1  %tmp_V = trunc i66 %tmp_3 to i64

ST_1: tmp_699 [1/1] 0.00ns
:2  %tmp_699 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_3, i32 65)

ST_1: stg_27 [1/1] 0.00ns
:4  br i1 %tmp_699, label %5, label %._crit_edge85

ST_1: stg_28 [1/1] 0.89ns
:0  store i1 false, i1* @flashSetState, align 1


 <State 2>: 0.00ns
ST_2: stg_29 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i64* %memWrData_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_30 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i48* %memWrCmd_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_31 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i48* @flashDemux2setPathMetadata_V, [8 x i8]* @str1398, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1399, [1 x i8]* @str1399, [8 x i8]* @str1398) nounwind

ST_2: stg_32 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i48* @flashDemux2setPathMetadata_V, [8 x i8]* @str1394, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1395, [1 x i8]* @str1395, [8 x i8]* @str1394) nounwind

ST_2: stg_33 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i66* @flashDemux2setPathValue_V, [8 x i8]* @str1386, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1387, [1 x i8]* @str1387, [8 x i8]* @str1386) nounwind

ST_2: stg_34 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i66* @flashDemux2setPathValue_V, [8 x i8]* @str1382, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1383, [1 x i8]* @str1383, [8 x i8]* @str1382) nounwind

ST_2: stg_35 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i66* @flashDemux2setPathValue_V, [8 x i8]* @str1378, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1379, [1 x i8]* @str1379, [8 x i8]* @str1378) nounwind

ST_2: stg_36 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str90, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str191, [1 x i8]* @p_str191, [1 x i8]* @p_str191) nounwind

ST_2: stg_37 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str191) nounwind

ST_2: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i45 @_ssdm_op_BitConcatenate.i45.i13.i32(i13 %setCtrlWord_count_V, i32 %setCtrlWord_address_V)

ST_2: tmp_2_cast [1/1] 0.00ns
:1  %tmp_2_cast = zext i45 %tmp_2 to i48

ST_2: stg_40 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %memWrCmd_V, i48 %tmp_2_cast)

ST_2: stg_41 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %memWrData_V_V, i64 %tmp_V_111)

ST_2: stg_42 [1/1] 0.00ns
:5  br label %._crit_edge83

ST_2: stg_43 [1/1] 0.00ns
._crit_edge83:0  br label %._crit_edge80

ST_2: stg_44 [1/1] 0.00ns
._crit_edge80:0  br label %._crit_edge79

ST_2: stg_45 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %memWrData_V_V, i64 %tmp_V)

ST_2: stg_46 [1/1] 0.00ns
:1  br label %._crit_edge85

ST_2: stg_47 [1/1] 0.00ns
._crit_edge85:0  br label %._crit_edge84

ST_2: stg_48 [1/1] 0.00ns
._crit_edge84:0  br label %._crit_edge79

ST_2: stg_49 [1/1] 0.00ns
._crit_edge79:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ memWrCmd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fa53ecf2fc0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ memWrData_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fa53ecf3080; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ flashSetState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x7fa53ed082f0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ flashDemux2setPathMetadata_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; mode=0x7fa53ed08350; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ flashDemux2setPathValue_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; mode=0x7fa53ed083b0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
flashSetState_load     (load          ) [ 011]
stg_4                  (br            ) [ 000]
tmp                    (nbreadreq     ) [ 011]
stg_6                  (br            ) [ 000]
tmp_82                 (nbreadreq     ) [ 011]
stg_8                  (br            ) [ 000]
tmp1                   (read          ) [ 000]
setCtrlWord_address_V  (trunc         ) [ 011]
tmp_length_V_load_new6 (partselect    ) [ 000]
tmp_101                (partselect    ) [ 000]
op2_assign             (bitconcatenate) [ 000]
tmp_73                 (icmp          ) [ 000]
tmp_104                (add           ) [ 000]
setCtrlWord_count_V    (select        ) [ 011]
tmp_1                  (read          ) [ 000]
tmp_V_111              (trunc         ) [ 011]
tmp_702                (bitselect     ) [ 011]
stg_20                 (br            ) [ 000]
stg_21                 (store         ) [ 000]
tmp_81                 (nbreadreq     ) [ 011]
stg_23                 (br            ) [ 000]
tmp_3                  (read          ) [ 000]
tmp_V                  (trunc         ) [ 011]
tmp_699                (bitselect     ) [ 011]
stg_27                 (br            ) [ 000]
stg_28                 (store         ) [ 000]
stg_29                 (specinterface ) [ 000]
stg_30                 (specinterface ) [ 000]
stg_31                 (specinterface ) [ 000]
stg_32                 (specinterface ) [ 000]
stg_33                 (specinterface ) [ 000]
stg_34                 (specinterface ) [ 000]
stg_35                 (specinterface ) [ 000]
stg_36                 (specinterface ) [ 000]
stg_37                 (specpipeline  ) [ 000]
tmp_2                  (bitconcatenate) [ 000]
tmp_2_cast             (zext          ) [ 000]
stg_40                 (write         ) [ 000]
stg_41                 (write         ) [ 000]
stg_42                 (br            ) [ 000]
stg_43                 (br            ) [ 000]
stg_44                 (br            ) [ 000]
stg_45                 (write         ) [ 000]
stg_46                 (br            ) [ 000]
stg_47                 (br            ) [ 000]
stg_48                 (br            ) [ 000]
stg_49                 (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memWrCmd_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memWrCmd_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="memWrData_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memWrData_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="flashSetState">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flashSetState"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="flashDemux2setPathMetadata_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flashDemux2setPathMetadata_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flashDemux2setPathValue_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flashDemux2setPathValue_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i48P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i66P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i66P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i66.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1398"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1399"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1394"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1395"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1386"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1387"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1382"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1383"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1378"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1379"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str191"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_nbreadreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="48" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_nbreadreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="66" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_82/1 tmp_81/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp1_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="48" slack="0"/>
<pin id="106" dir="0" index="1" bw="48" slack="0"/>
<pin id="107" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="66" slack="0"/>
<pin id="112" dir="0" index="1" bw="66" slack="0"/>
<pin id="113" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 tmp_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="stg_40_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="48" slack="0"/>
<pin id="119" dir="0" index="2" bw="45" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_40/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="0" index="2" bw="64" slack="1"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_41/2 stg_45/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="flashSetState_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flashSetState_load/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="setCtrlWord_address_V_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="48" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="setCtrlWord_address_V/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_length_V_load_new6_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="48" slack="0"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="0" index="3" bw="7" slack="0"/>
<pin id="144" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_length_V_load_new6/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_101_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="13" slack="0"/>
<pin id="151" dir="0" index="1" bw="48" slack="0"/>
<pin id="152" dir="0" index="2" bw="7" slack="0"/>
<pin id="153" dir="0" index="3" bw="7" slack="0"/>
<pin id="154" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_101/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="op2_assign_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="13" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_73_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_104_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="13" slack="0"/>
<pin id="176" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_104/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="setCtrlWord_count_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="13" slack="0"/>
<pin id="182" dir="0" index="2" bw="13" slack="0"/>
<pin id="183" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="setCtrlWord_count_V/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_V_111_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="66" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_111/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_702_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="66" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_702/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="stg_21_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_21/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="66" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_699_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="66" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_699/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="stg_28_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_28/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="45" slack="0"/>
<pin id="225" dir="0" index="1" bw="13" slack="1"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_2_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="45" slack="0"/>
<pin id="231" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="flashSetState_load_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="flashSetState_load "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_82_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="246" class="1005" name="setCtrlWord_address_V_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="setCtrlWord_address_V "/>
</bind>
</comp>

<comp id="251" class="1005" name="setCtrlWord_count_V_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="13" slack="1"/>
<pin id="253" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="setCtrlWord_count_V "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_V_111_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_111 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_702_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_702 "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_81_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_V_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_699_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_699 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="84" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="86" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="104" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="104" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="104" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="149" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="139" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="159" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="149" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="167" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="173" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="149" pin="4"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="110" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="110" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="110" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="110" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="82" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="223" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="237"><net_src comp="131" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="88" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="96" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="135" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="254"><net_src comp="179" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="259"><net_src comp="187" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="264"><net_src comp="191" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="96" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="205" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="277"><net_src comp="209" pin="3"/><net_sink comp="274" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memWrCmd_V | {2 }
	Port: memWrData_V_V | {2 }
	Port: flashSetState | {}
	Port: flashDemux2setPathMetadata_V | {}
	Port: flashDemux2setPathValue_V | {}
  - Chain level:
	State 1
		stg_4 : 1
		op2_assign : 1
		tmp_73 : 2
		tmp_104 : 1
		setCtrlWord_count_V : 3
		stg_20 : 1
		stg_27 : 1
	State 2
		tmp_2_cast : 1
		stg_40 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |         tmp_104_fu_173        |    0    |    13   |
|----------|-------------------------------|---------|---------|
|  select  |   setCtrlWord_count_V_fu_179  |    0    |    13   |
|----------|-------------------------------|---------|---------|
|   icmp   |         tmp_73_fu_167         |    0    |    6    |
|----------|-------------------------------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_88      |    0    |    0    |
|          |      grp_nbreadreq_fu_96      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   read   |        tmp1_read_fu_104       |    0    |    0    |
|          |        grp_read_fu_110        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |      stg_40_write_fu_116      |    0    |    0    |
|          |        grp_write_fu_123       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |  setCtrlWord_address_V_fu_135 |    0    |    0    |
|   trunc  |        tmp_V_111_fu_187       |    0    |    0    |
|          |          tmp_V_fu_205         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect| tmp_length_V_load_new6_fu_139 |    0    |    0    |
|          |         tmp_101_fu_149        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|       op2_assign_fu_159       |    0    |    0    |
|          |          tmp_2_fu_223         |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|         tmp_702_fu_191        |    0    |    0    |
|          |         tmp_699_fu_209        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       tmp_2_cast_fu_229       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    32   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  flashSetState_load_reg_234 |    1   |
|setCtrlWord_address_V_reg_246|   32   |
| setCtrlWord_count_V_reg_251 |   13   |
|       tmp_699_reg_274       |    1   |
|       tmp_702_reg_261       |    1   |
|        tmp_81_reg_265       |    1   |
|        tmp_82_reg_242       |    1   |
|      tmp_V_111_reg_256      |   64   |
|        tmp_V_reg_269        |   64   |
|         tmp_reg_238         |    1   |
+-----------------------------+--------+
|            Total            |   179  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_123 |  p2  |   2  |  64  |   128  ||    64   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  0.892  ||    64   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   64   |
|  Register |    -   |   179  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   179  |   96   |
+-----------+--------+--------+--------+
