// Seed: 1104068786
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input supply1 id_2
    , id_10,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input supply1 id_8
);
endmodule
program module_1 #(
    parameter id_11 = 32'd63,
    parameter id_41 = 32'd98
) (
    input uwire id_0
    , id_43,
    input wire id_1,
    output supply0 id_2,
    output uwire id_3,
    input tri id_4[-1 : 1],
    input wor id_5,
    output wire id_6,
    input tri id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri0 id_10,
    input tri _id_11,
    input tri0 id_12[1 : 1 'b0],
    output wor id_13,
    input supply1 id_14,
    input wand id_15,
    input tri id_16,
    input tri id_17,
    input tri0 id_18,
    input wor id_19,
    input wire id_20,
    output wire id_21,
    input supply1 id_22,
    input tri0 id_23,
    input uwire id_24,
    input wire id_25,
    output tri id_26,
    output supply1 id_27,
    output uwire id_28,
    output logic id_29,
    input tri id_30,
    output uwire id_31,
    input wand id_32,
    input wand id_33,
    input tri id_34,
    input wor id_35,
    input wand id_36,
    output tri id_37,
    output tri0 id_38,
    input tri id_39,
    output uwire id_40
    , id_44,
    input uwire _id_41
);
  always_ff id_29 = id_1 ^ id_19;
  wire [id_41 : id_11] id_45, id_46, id_47, id_48, id_49;
  module_0 modCall_1 (
      id_36,
      id_15,
      id_36,
      id_32,
      id_24,
      id_7,
      id_24,
      id_28,
      id_16
  );
  assign modCall_1.id_3 = 0;
endprogram
