#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul  6 23:40:50 2021
# Process ID: 23068
# Current directory: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12096 E:\Acedemic\sem 5\Processor_Design_Project\Processor_Vivado\Contributors\Shamal\GenPurReg\GenPurReg.xpr
# Log file: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/vivado.log
# Journal file: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg'
INFO: [Project 1-313] Project file moved from 'G:/Github/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx690tffg1761-2
Top: PROCESSOR_TB
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1335.191 ; gain = 190.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR_TB' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:2]
	Parameter clk_period bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:3]
	Parameter proId0 bound to: 16'b0000000000000000 
	Parameter proId1 bound to: 16'b0000000000000001 
INFO: [Synth 8-6157] synthesizing module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:1]
INFO: [Synth 8-251] finish [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:60]
INFO: [Synth 8-6157] synthesizing module 'GENERAL_PURPOSE_REGISTER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GENERAL_PURPOSE_REGISTER' (1#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDDR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDDR' (3#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG_X' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v:2]
INFO: [Synth 8-6155] done synthesizing module 'REG_X' (4#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v:2]
INFO: [Synth 8-6157] synthesizing module 'MAT_X' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MAT_X' (5#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v:2]
INFO: [Synth 8-6157] synthesizing module 'MAIN_ALU' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MAIN_ALU' (6#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'AC' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'AC' (7#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v:2]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (8#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUS_MULTIPLEXER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BUS_MULTIPLEXER' (9#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONTROL_UNIT' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:1]
	Parameter FETCH1 bound to: 8'b00000000 
	Parameter FETCH2 bound to: 8'b00000001 
	Parameter FETCH3 bound to: 8'b00000010 
	Parameter NOP bound to: 8'b00000011 
	Parameter END bound to: 8'b00000100 
	Parameter CLR1 bound to: 8'b00000101 
	Parameter CLR2 bound to: 8'b00000110 
	Parameter CLR3 bound to: 8'b00000111 
	Parameter LOAD1 bound to: 8'b00001000 
	Parameter LOAD2 bound to: 8'b00001001 
	Parameter LOAD3 bound to: 8'b00001010 
	Parameter LOAD4 bound to: 8'b00001011 
	Parameter LOAD5 bound to: 8'b00001100 
	Parameter LOAD6 bound to: 8'b00001101 
	Parameter LOADM1 bound to: 8'b00001110 
	Parameter LOADM2 bound to: 8'b00001111 
	Parameter LOADM3 bound to: 8'b00010000 
	Parameter LOADM4 bound to: 8'b00010001 
	Parameter STAC1 bound to: 8'b00010010 
	Parameter STAC2 bound to: 8'b00010011 
	Parameter STAC3 bound to: 8'b00010100 
	Parameter INC1 bound to: 8'b00010101 
	Parameter INC2 bound to: 8'b00010110 
	Parameter INC3 bound to: 8'b00010111 
	Parameter INC4 bound to: 8'b00011000 
	Parameter INC5 bound to: 8'b00011001 
	Parameter INC6 bound to: 8'b00011010 
	Parameter INCAC1 bound to: 8'b00011011 
	Parameter JUMP1 bound to: 8'b00011100 
	Parameter JUMP2 bound to: 8'b00011101 
	Parameter JUMPY1 bound to: 8'b00011110 
	Parameter JUMPY2 bound to: 8'b00011111 
	Parameter JUMPY3 bound to: 8'b00100000 
	Parameter JUMPN1 bound to: 8'b00100001 
	Parameter MOVE1 bound to: 8'b00100010 
	Parameter MOVE2 bound to: 8'b00100011 
	Parameter MOVE3 bound to: 8'b00100100 
	Parameter MOVE4 bound to: 8'b00100101 
	Parameter MOVE5 bound to: 8'b00100110 
	Parameter ADD bound to: 8'b00100111 
	Parameter SUB bound to: 8'b00101000 
	Parameter MUL bound to: 8'b00101001 
	Parameter AND bound to: 8'b00101010 
	Parameter OR bound to: 8'b00101011 
	Parameter STORM1 bound to: 8'b00101100 
	Parameter STORM2 bound to: 8'b00101101 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:86]
WARNING: [Synth 8-567] referenced signal 'MDDR' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'i' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'j' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'k' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL_UNIT' (10#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'instruction' does not match port width (8) of module 'CONTROL_UNIT' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_SELECTOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_SELECTOR' (11#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CORE' (12#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:1]
ERROR: [Synth 8-448] named port connection 'DM_out' does not exist for instance 'core2' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:63]
ERROR: [Synth 8-448] named port connection 'IM_out' does not exist for instance 'core2' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:64]
ERROR: [Synth 8-448] named port connection 'IM_in' does not exist for instance 'core2' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:66]
ERROR: [Synth 8-448] named port connection 'DM_in' does not exist for instance 'core2' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:67]
ERROR: [Synth 8-448] named port connection 'DM_out' does not exist for instance 'core3' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:77]
ERROR: [Synth 8-448] named port connection 'IM_out' does not exist for instance 'core3' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:78]
ERROR: [Synth 8-448] named port connection 'IM_in' does not exist for instance 'core3' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:80]
ERROR: [Synth 8-448] named port connection 'DM_in' does not exist for instance 'core3' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:81]
ERROR: [Synth 8-448] named port connection 'DM_out' does not exist for instance 'core4' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:91]
ERROR: [Synth 8-448] named port connection 'IM_out' does not exist for instance 'core4' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:92]
ERROR: [Synth 8-448] named port connection 'IM_in' does not exist for instance 'core4' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:94]
ERROR: [Synth 8-448] named port connection 'DM_in' does not exist for instance 'core4' of module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:95]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v:1]
	Parameter FETCH bound to: 8'b00000000 
	Parameter NOP bound to: 8'b00000011 
	Parameter END bound to: 8'b00000100 
	Parameter CLR bound to: 8'b00000101 
	Parameter LOAD bound to: 8'b00001000 
	Parameter LOADM bound to: 8'b00001110 
	Parameter STAC bound to: 8'b00010010 
	Parameter INC bound to: 8'b00010101 
	Parameter INCAC bound to: 8'b00011011 
	Parameter JUMP bound to: 8'b00011100 
	Parameter MOVE bound to: 8'b00100010 
	Parameter ADD bound to: 8'b00100111 
	Parameter SUB bound to: 8'b00101000 
	Parameter MUL bound to: 8'b00101001 
	Parameter AND bound to: 8'b00101010 
	Parameter OR bound to: 8'b00101011 
	Parameter STORM bound to: 8'b00101100 
ERROR: [Synth 8-6156] failed synthesizing module 'IRAM' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'PROCESSOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'PROCESSOR_TB' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1386.805 ; gain = 241.887
---------------------------------------------------------------------------------
RTL Elaboration failed
30 Infos, 5 Warnings, 0 Critical Warnings and 16 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROCESSOR_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PROCESSOR_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_MULTIPLEXER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GENERAL_PURPOSE_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_SELECTOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'DM_in' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:67]
ERROR: [VRFC 10-3180] cannot find port 'IM_in' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:66]
ERROR: [VRFC 10-3180] cannot find port 'IM_out' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:64]
ERROR: [VRFC 10-3180] cannot find port 'DM_out' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:63]
ERROR: [VRFC 10-3180] cannot find port 'DM_in' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:81]
ERROR: [VRFC 10-3180] cannot find port 'IM_in' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:80]
ERROR: [VRFC 10-3180] cannot find port 'IM_out' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:78]
ERROR: [VRFC 10-3180] cannot find port 'DM_out' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:77]
ERROR: [VRFC 10-3180] cannot find port 'DM_in' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:95]
ERROR: [VRFC 10-3180] cannot find port 'IM_in' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:94]
ERROR: [VRFC 10-3180] cannot find port 'IM_out' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:92]
ERROR: [VRFC 10-3180] cannot find port 'DM_out' on this module [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:91]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROCESSOR_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PROCESSOR_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_MULTIPLEXER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GENERAL_PURPOSE_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_SELECTOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GENERAL_PURPOSE_REGISTER
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.MDDR
Compiling module xil_defaultlib.REG_X
Compiling module xil_defaultlib.MAT_X
Compiling module xil_defaultlib.MAIN_ALU
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.BUS_MULTIPLEXER
Compiling module xil_defaultlib.CONTROL_UNIT
Compiling module xil_defaultlib.REGISTER_SELECTOR
Compiling module xil_defaultlib.CORE
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.PROCESSOR
Compiling module xil_defaultlib.PROCESSOR_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PROCESSOR_TB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Acedemic/sem -notrace
couldn't read file "E:/Acedemic/sem": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Jul  6 23:45:09 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROCESSOR_TB_behav -key {Behavioral:sim_1:Functional:PROCESSOR_TB} -tclbatch {PROCESSOR_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source PROCESSOR_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000us
address0:-    57, mem_data_in0:-   517
address1:-    58, mem_data_in1:-   661
address2:-    59, mem_data_in2:-   681
address3:-    60, mem_data_in3:-   554
address0:-    58, mem_data_in0:-   661
address1:-    59, mem_data_in1:-   681
address2:-    60, mem_data_in2:-   554
address3:-    61, mem_data_in3:-   575
address0:-    59, mem_data_in0:-   681
address1:-    60, mem_data_in1:-   554
address2:-    61, mem_data_in2:-   575
address3:-    62, mem_data_in3:-   839
address0:-    60, mem_data_in0:-   554
address1:-    61, mem_data_in1:-   575
address2:-    62, mem_data_in2:-   839
address3:-    63, mem_data_in3:-   741
address0:-    61, mem_data_in0:-   575
address1:-    62, mem_data_in1:-   839
address2:-    63, mem_data_in2:-   741
address3:-    64, mem_data_in3:-   794
address0:-    62, mem_data_in0:-   839
address1:-    63, mem_data_in1:-   741
address2:-    64, mem_data_in2:-   794
address3:-    65, mem_data_in3:-   588
address0:-    63, mem_data_in0:-   741
address1:-    64, mem_data_in1:-   794
address2:-    65, mem_data_in2:-   588
address3:-    66, mem_data_in3:-   604
address0:-    64, mem_data_in0:-   794
address1:-    65, mem_data_in1:-   588
address2:-    66, mem_data_in2:-   604
address3:-    67, mem_data_in3:-   300
address0:-    65, mem_data_in0:-   588
address1:-    66, mem_data_in1:-   604
address2:-    67, mem_data_in2:-   300
address3:-    68, mem_data_in3:-   328
address0:-    66, mem_data_in0:-   604
address1:-    67, mem_data_in1:-   300
address2:-    68, mem_data_in2:-   328
address3:-    69, mem_data_in3:-   580
address0:-    67, mem_data_in0:-   300
address1:-    68, mem_data_in1:-   328
address2:-    69, mem_data_in2:-   580
address3:-    70, mem_data_in3:-   469
address0:-    68, mem_data_in0:-   328
address1:-    69, mem_data_in1:-   580
address2:-    70, mem_data_in2:-   469
address3:-    71, mem_data_in3:-   389
address0:-    69, mem_data_in0:-   580
address1:-    70, mem_data_in1:-   469
address2:-    71, mem_data_in2:-   389
address3:-    72, mem_data_in3:-   471
address0:-    70, mem_data_in0:-   469
address1:-    71, mem_data_in1:-   389
address2:-    72, mem_data_in2:-   471
address3:-    73, mem_data_in3:-   352
address0:-    71, mem_data_in0:-   389
address1:-    72, mem_data_in1:-   471
address2:-    73, mem_data_in2:-   352
address3:-    74, mem_data_in3:-   414
address0:-    72, mem_data_in0:-   471
address1:-    73, mem_data_in1:-   352
address2:-    74, mem_data_in2:-   414
address3:-    75, mem_data_in3:-   287
address0:-    73, mem_data_in0:-   352
address1:-    74, mem_data_in1:-   414
address2:-    75, mem_data_in2:-   287
address3:-    76, mem_data_in3:-   289
address0:-    74, mem_data_in0:-   414
address1:-    75, mem_data_in1:-   287
address2:-    76, mem_data_in2:-   289
address3:-    77, mem_data_in3:-   433
address0:-    75, mem_data_in0:-   287
address1:-    76, mem_data_in1:-   289
address2:-    77, mem_data_in2:-   433
address3:-    78, mem_data_in3:-   585
address0:-    76, mem_data_in0:-   289
address1:-    77, mem_data_in1:-   433
address2:-    78, mem_data_in2:-   585
address3:-    79, mem_data_in3:-   640
address0:-    77, mem_data_in0:-   433
address1:-    78, mem_data_in1:-   585
address2:-    79, mem_data_in2:-   640
address3:-    80, mem_data_in3:-   535
address0:-    78, mem_data_in0:-   585
address1:-    79, mem_data_in1:-   640
address2:-    80, mem_data_in2:-   535
address3:-    81, mem_data_in3:-   511
finish
address0:-    79, mem_data_in0:-   640
address1:-    80, mem_data_in1:-   535
address2:-    81, mem_data_in2:-   511
finish
address0:-    80, mem_data_in0:-   535
address1:-    81, mem_data_in1:-   511
finish
address0:-    81, mem_data_in0:-   511
finish
$stop called at time : 110910 ns : File "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" Line 32
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.379 ; gain = 5.574
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROCESSOR_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1392.379 ; gain = 5.574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROCESSOR_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PROCESSOR_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROCESSOR_TB_behav -key {Behavioral:sim_1:Functional:PROCESSOR_TB} -tclbatch {PROCESSOR_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source PROCESSOR_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000us
address0:-    57, mem_data_in0:-   517
address1:-    58, mem_data_in1:-   661
address2:-    59, mem_data_in2:-   681
address3:-    60, mem_data_in3:-   554
address0:-    58, mem_data_in0:-   661
address1:-    59, mem_data_in1:-   681
address2:-    60, mem_data_in2:-   554
address3:-    61, mem_data_in3:-   575
address0:-    59, mem_data_in0:-   681
address1:-    60, mem_data_in1:-   554
address2:-    61, mem_data_in2:-   575
address3:-    62, mem_data_in3:-   839
address0:-    60, mem_data_in0:-   554
address1:-    61, mem_data_in1:-   575
address2:-    62, mem_data_in2:-   839
address3:-    63, mem_data_in3:-   741
address0:-    61, mem_data_in0:-   575
address1:-    62, mem_data_in1:-   839
address2:-    63, mem_data_in2:-   741
address3:-    64, mem_data_in3:-   794
address0:-    62, mem_data_in0:-   839
address1:-    63, mem_data_in1:-   741
address2:-    64, mem_data_in2:-   794
address3:-    65, mem_data_in3:-   588
address0:-    63, mem_data_in0:-   741
address1:-    64, mem_data_in1:-   794
address2:-    65, mem_data_in2:-   588
address3:-    66, mem_data_in3:-   604
address0:-    64, mem_data_in0:-   794
address1:-    65, mem_data_in1:-   588
address2:-    66, mem_data_in2:-   604
address3:-    67, mem_data_in3:-   300
address0:-    65, mem_data_in0:-   588
address1:-    66, mem_data_in1:-   604
address2:-    67, mem_data_in2:-   300
address3:-    68, mem_data_in3:-   328
address0:-    66, mem_data_in0:-   604
address1:-    67, mem_data_in1:-   300
address2:-    68, mem_data_in2:-   328
address3:-    69, mem_data_in3:-   580
address0:-    67, mem_data_in0:-   300
address1:-    68, mem_data_in1:-   328
address2:-    69, mem_data_in2:-   580
address3:-    70, mem_data_in3:-   469
address0:-    68, mem_data_in0:-   328
address1:-    69, mem_data_in1:-   580
address2:-    70, mem_data_in2:-   469
address3:-    71, mem_data_in3:-   389
address0:-    69, mem_data_in0:-   580
address1:-    70, mem_data_in1:-   469
address2:-    71, mem_data_in2:-   389
address3:-    72, mem_data_in3:-   471
address0:-    70, mem_data_in0:-   469
address1:-    71, mem_data_in1:-   389
address2:-    72, mem_data_in2:-   471
address3:-    73, mem_data_in3:-   352
address0:-    71, mem_data_in0:-   389
address1:-    72, mem_data_in1:-   471
address2:-    73, mem_data_in2:-   352
address3:-    74, mem_data_in3:-   414
address0:-    72, mem_data_in0:-   471
address1:-    73, mem_data_in1:-   352
address2:-    74, mem_data_in2:-   414
address3:-    75, mem_data_in3:-   287
address0:-    73, mem_data_in0:-   352
address1:-    74, mem_data_in1:-   414
address2:-    75, mem_data_in2:-   287
address3:-    76, mem_data_in3:-   289
address0:-    74, mem_data_in0:-   414
address1:-    75, mem_data_in1:-   287
address2:-    76, mem_data_in2:-   289
address3:-    77, mem_data_in3:-   433
address0:-    75, mem_data_in0:-   287
address1:-    76, mem_data_in1:-   289
address2:-    77, mem_data_in2:-   433
address3:-    78, mem_data_in3:-   585
address0:-    76, mem_data_in0:-   289
address1:-    77, mem_data_in1:-   433
address2:-    78, mem_data_in2:-   585
address3:-    79, mem_data_in3:-   640
address0:-    77, mem_data_in0:-   433
address1:-    78, mem_data_in1:-   585
address2:-    79, mem_data_in2:-   640
address3:-    80, mem_data_in3:-   535
address0:-    78, mem_data_in0:-   585
address1:-    79, mem_data_in1:-   640
address2:-    80, mem_data_in2:-   535
address3:-    81, mem_data_in3:-   511
finish
address0:-    79, mem_data_in0:-   640
address1:-    80, mem_data_in1:-   535
address2:-    81, mem_data_in2:-   511
finish
address0:-    80, mem_data_in0:-   535
address1:-    81, mem_data_in1:-   511
finish
address0:-    81, mem_data_in0:-   511
finish
$stop called at time : 110910 ns : File "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" Line 32
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1392.379 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROCESSOR_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1392.379 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx690tffg1761-2
Top: PROCESSOR_TB
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1401.312 ; gain = 8.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR_TB' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:2]
	Parameter clk_period bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:3]
	Parameter proId0 bound to: 16'b0000000000000000 
	Parameter proId1 bound to: 16'b0000000000000001 
INFO: [Synth 8-6157] synthesizing module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:1]
INFO: [Synth 8-251] finish [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:60]
INFO: [Synth 8-6157] synthesizing module 'GENERAL_PURPOSE_REGISTER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GENERAL_PURPOSE_REGISTER' (1#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDDR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDDR' (3#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG_X' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v:2]
INFO: [Synth 8-6155] done synthesizing module 'REG_X' (4#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v:2]
INFO: [Synth 8-6157] synthesizing module 'MAT_X' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MAT_X' (5#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v:2]
INFO: [Synth 8-6157] synthesizing module 'MAIN_ALU' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MAIN_ALU' (6#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'AC' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'AC' (7#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v:2]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (8#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUS_MULTIPLEXER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BUS_MULTIPLEXER' (9#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONTROL_UNIT' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:1]
	Parameter FETCH1 bound to: 8'b00000000 
	Parameter FETCH2 bound to: 8'b00000001 
	Parameter FETCH3 bound to: 8'b00000010 
	Parameter NOP bound to: 8'b00000011 
	Parameter END bound to: 8'b00000100 
	Parameter CLR1 bound to: 8'b00000101 
	Parameter CLR2 bound to: 8'b00000110 
	Parameter CLR3 bound to: 8'b00000111 
	Parameter LOAD1 bound to: 8'b00001000 
	Parameter LOAD2 bound to: 8'b00001001 
	Parameter LOAD3 bound to: 8'b00001010 
	Parameter LOAD4 bound to: 8'b00001011 
	Parameter LOAD5 bound to: 8'b00001100 
	Parameter LOAD6 bound to: 8'b00001101 
	Parameter LOADM1 bound to: 8'b00001110 
	Parameter LOADM2 bound to: 8'b00001111 
	Parameter LOADM3 bound to: 8'b00010000 
	Parameter LOADM4 bound to: 8'b00010001 
	Parameter STAC1 bound to: 8'b00010010 
	Parameter STAC2 bound to: 8'b00010011 
	Parameter STAC3 bound to: 8'b00010100 
	Parameter INC1 bound to: 8'b00010101 
	Parameter INC2 bound to: 8'b00010110 
	Parameter INC3 bound to: 8'b00010111 
	Parameter INC4 bound to: 8'b00011000 
	Parameter INC5 bound to: 8'b00011001 
	Parameter INC6 bound to: 8'b00011010 
	Parameter INCAC1 bound to: 8'b00011011 
	Parameter JUMP1 bound to: 8'b00011100 
	Parameter JUMP2 bound to: 8'b00011101 
	Parameter JUMPY1 bound to: 8'b00011110 
	Parameter JUMPY2 bound to: 8'b00011111 
	Parameter JUMPY3 bound to: 8'b00100000 
	Parameter JUMPN1 bound to: 8'b00100001 
	Parameter MOVE1 bound to: 8'b00100010 
	Parameter MOVE2 bound to: 8'b00100011 
	Parameter MOVE3 bound to: 8'b00100100 
	Parameter MOVE4 bound to: 8'b00100101 
	Parameter MOVE5 bound to: 8'b00100110 
	Parameter ADD bound to: 8'b00100111 
	Parameter SUB bound to: 8'b00101000 
	Parameter MUL bound to: 8'b00101001 
	Parameter AND bound to: 8'b00101010 
	Parameter OR bound to: 8'b00101011 
	Parameter STORM1 bound to: 8'b00101100 
	Parameter STORM2 bound to: 8'b00101101 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:86]
WARNING: [Synth 8-567] referenced signal 'MDDR' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'i' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'j' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'k' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL_UNIT' (10#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'instruction' does not match port width (8) of module 'CONTROL_UNIT' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_SELECTOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_SELECTOR' (11#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CORE' (12#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v:1]
	Parameter FETCH bound to: 8'b00000000 
	Parameter NOP bound to: 8'b00000011 
	Parameter END bound to: 8'b00000100 
	Parameter CLR bound to: 8'b00000101 
	Parameter LOAD bound to: 8'b00001000 
	Parameter LOADM bound to: 8'b00001110 
	Parameter STAC bound to: 8'b00010010 
	Parameter INC bound to: 8'b00010101 
	Parameter INCAC bound to: 8'b00011011 
	Parameter JUMP bound to: 8'b00011100 
	Parameter MOVE bound to: 8'b00100010 
	Parameter ADD bound to: 8'b00100111 
	Parameter SUB bound to: 8'b00101000 
	Parameter MUL bound to: 8'b00101001 
	Parameter AND bound to: 8'b00101010 
	Parameter OR bound to: 8'b00101011 
	Parameter STORM bound to: 8'b00101100 

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'MEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
ERROR: [Synth 8-3391] Unable to infer a block/distributed RAM for 'MEM_reg' because the memory pattern used is not supported. Failed to dissolve the memory into bits because the number of bits (1048576) is too large. Use 'set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 1048576}' to allow the memory to be dissolved into individual bits
ERROR: [Synth 8-6156] failed synthesizing module 'IRAM' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'PROCESSOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'PROCESSOR_TB' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2560.223 ; gain = 1167.844
---------------------------------------------------------------------------------
RTL Elaboration failed
29 Infos, 6 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx690tffg1761-2
Top: PROCESSOR_TB
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2560.223 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR_TB' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:2]
	Parameter clk_period bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:3]
	Parameter proId0 bound to: 16'b0000000000000000 
	Parameter proId1 bound to: 16'b0000000000000001 
INFO: [Synth 8-6157] synthesizing module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:1]
INFO: [Synth 8-251] finish [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:60]
INFO: [Synth 8-6157] synthesizing module 'GENERAL_PURPOSE_REGISTER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GENERAL_PURPOSE_REGISTER' (1#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDDR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDDR' (3#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG_X' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v:2]
INFO: [Synth 8-6155] done synthesizing module 'REG_X' (4#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v:2]
INFO: [Synth 8-6157] synthesizing module 'MAT_X' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MAT_X' (5#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v:2]
INFO: [Synth 8-6157] synthesizing module 'MAIN_ALU' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MAIN_ALU' (6#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'AC' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'AC' (7#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v:2]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (8#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUS_MULTIPLEXER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BUS_MULTIPLEXER' (9#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONTROL_UNIT' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:1]
	Parameter FETCH1 bound to: 8'b00000000 
	Parameter FETCH2 bound to: 8'b00000001 
	Parameter FETCH3 bound to: 8'b00000010 
	Parameter NOP bound to: 8'b00000011 
	Parameter END bound to: 8'b00000100 
	Parameter CLR1 bound to: 8'b00000101 
	Parameter CLR2 bound to: 8'b00000110 
	Parameter CLR3 bound to: 8'b00000111 
	Parameter LOAD1 bound to: 8'b00001000 
	Parameter LOAD2 bound to: 8'b00001001 
	Parameter LOAD3 bound to: 8'b00001010 
	Parameter LOAD4 bound to: 8'b00001011 
	Parameter LOAD5 bound to: 8'b00001100 
	Parameter LOAD6 bound to: 8'b00001101 
	Parameter LOADM1 bound to: 8'b00001110 
	Parameter LOADM2 bound to: 8'b00001111 
	Parameter LOADM3 bound to: 8'b00010000 
	Parameter LOADM4 bound to: 8'b00010001 
	Parameter STAC1 bound to: 8'b00010010 
	Parameter STAC2 bound to: 8'b00010011 
	Parameter STAC3 bound to: 8'b00010100 
	Parameter INC1 bound to: 8'b00010101 
	Parameter INC2 bound to: 8'b00010110 
	Parameter INC3 bound to: 8'b00010111 
	Parameter INC4 bound to: 8'b00011000 
	Parameter INC5 bound to: 8'b00011001 
	Parameter INC6 bound to: 8'b00011010 
	Parameter INCAC1 bound to: 8'b00011011 
	Parameter JUMP1 bound to: 8'b00011100 
	Parameter JUMP2 bound to: 8'b00011101 
	Parameter JUMPY1 bound to: 8'b00011110 
	Parameter JUMPY2 bound to: 8'b00011111 
	Parameter JUMPY3 bound to: 8'b00100000 
	Parameter JUMPN1 bound to: 8'b00100001 
	Parameter MOVE1 bound to: 8'b00100010 
	Parameter MOVE2 bound to: 8'b00100011 
	Parameter MOVE3 bound to: 8'b00100100 
	Parameter MOVE4 bound to: 8'b00100101 
	Parameter MOVE5 bound to: 8'b00100110 
	Parameter ADD bound to: 8'b00100111 
	Parameter SUB bound to: 8'b00101000 
	Parameter MUL bound to: 8'b00101001 
	Parameter AND bound to: 8'b00101010 
	Parameter OR bound to: 8'b00101011 
	Parameter STORM1 bound to: 8'b00101100 
	Parameter STORM2 bound to: 8'b00101101 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:86]
WARNING: [Synth 8-567] referenced signal 'MDDR' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'i' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'j' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'k' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL_UNIT' (10#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'instruction' does not match port width (8) of module 'CONTROL_UNIT' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_SELECTOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_SELECTOR' (11#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CORE' (12#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v:1]
	Parameter FETCH bound to: 8'b00000000 
	Parameter NOP bound to: 8'b00000011 
	Parameter END bound to: 8'b00000100 
	Parameter CLR bound to: 8'b00000101 
	Parameter LOAD bound to: 8'b00001000 
	Parameter LOADM bound to: 8'b00001110 
	Parameter STAC bound to: 8'b00010010 
	Parameter INC bound to: 8'b00010101 
	Parameter INCAC bound to: 8'b00011011 
	Parameter JUMP bound to: 8'b00011100 
	Parameter MOVE bound to: 8'b00100010 
	Parameter ADD bound to: 8'b00100111 
	Parameter SUB bound to: 8'b00101000 
	Parameter MUL bound to: 8'b00101001 
	Parameter AND bound to: 8'b00101010 
	Parameter OR bound to: 8'b00101011 
	Parameter STORM bound to: 8'b00101100 

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'MEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
ERROR: [Synth 8-3391] Unable to infer a block/distributed RAM for 'MEM_reg' because the memory pattern used is not supported. Failed to dissolve the memory into bits because the number of bits (1048576) is too large. Use 'set_param synth.elaboration.rodinMoreOptions {rt::set_parameter dissolveMemorySizeLimit 1048576}' to allow the memory to be dissolved into individual bits
ERROR: [Synth 8-6156] failed synthesizing module 'IRAM' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'PROCESSOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'PROCESSOR_TB' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2562.402 ; gain = 2.180
---------------------------------------------------------------------------------
RTL Elaboration failed
29 Infos, 6 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx690tffg1761-2
Top: PROCESSOR_TB
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2562.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR_TB' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:2]
	Parameter clk_period bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PROCESSOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:3]
	Parameter proId0 bound to: 16'b0000000000000000 
	Parameter proId1 bound to: 16'b0000000000000001 
INFO: [Synth 8-6157] synthesizing module 'CORE' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:1]
INFO: [Synth 8-251] finish [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:60]
INFO: [Synth 8-6157] synthesizing module 'GENERAL_PURPOSE_REGISTER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'GENERAL_PURPOSE_REGISTER' (1#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v:1]
INFO: [Synth 8-6157] synthesizing module 'MDDR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MDDR' (3#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG_X' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v:2]
INFO: [Synth 8-6155] done synthesizing module 'REG_X' (4#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v:2]
INFO: [Synth 8-6157] synthesizing module 'MAT_X' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MAT_X' (5#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v:2]
INFO: [Synth 8-6157] synthesizing module 'MAIN_ALU' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MAIN_ALU' (6#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'AC' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v:2]
INFO: [Synth 8-6155] done synthesizing module 'AC' (7#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v:2]
INFO: [Synth 8-6157] synthesizing module 'DECODER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DECODER' (8#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUS_MULTIPLEXER' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BUS_MULTIPLEXER' (9#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONTROL_UNIT' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:1]
	Parameter FETCH1 bound to: 8'b00000000 
	Parameter FETCH2 bound to: 8'b00000001 
	Parameter FETCH3 bound to: 8'b00000010 
	Parameter NOP bound to: 8'b00000011 
	Parameter END bound to: 8'b00000100 
	Parameter CLR1 bound to: 8'b00000101 
	Parameter CLR2 bound to: 8'b00000110 
	Parameter CLR3 bound to: 8'b00000111 
	Parameter LOAD1 bound to: 8'b00001000 
	Parameter LOAD2 bound to: 8'b00001001 
	Parameter LOAD3 bound to: 8'b00001010 
	Parameter LOAD4 bound to: 8'b00001011 
	Parameter LOAD5 bound to: 8'b00001100 
	Parameter LOAD6 bound to: 8'b00001101 
	Parameter LOADM1 bound to: 8'b00001110 
	Parameter LOADM2 bound to: 8'b00001111 
	Parameter LOADM3 bound to: 8'b00010000 
	Parameter LOADM4 bound to: 8'b00010001 
	Parameter STAC1 bound to: 8'b00010010 
	Parameter STAC2 bound to: 8'b00010011 
	Parameter STAC3 bound to: 8'b00010100 
	Parameter INC1 bound to: 8'b00010101 
	Parameter INC2 bound to: 8'b00010110 
	Parameter INC3 bound to: 8'b00010111 
	Parameter INC4 bound to: 8'b00011000 
	Parameter INC5 bound to: 8'b00011001 
	Parameter INC6 bound to: 8'b00011010 
	Parameter INCAC1 bound to: 8'b00011011 
	Parameter JUMP1 bound to: 8'b00011100 
	Parameter JUMP2 bound to: 8'b00011101 
	Parameter JUMPY1 bound to: 8'b00011110 
	Parameter JUMPY2 bound to: 8'b00011111 
	Parameter JUMPY3 bound to: 8'b00100000 
	Parameter JUMPN1 bound to: 8'b00100001 
	Parameter MOVE1 bound to: 8'b00100010 
	Parameter MOVE2 bound to: 8'b00100011 
	Parameter MOVE3 bound to: 8'b00100100 
	Parameter MOVE4 bound to: 8'b00100101 
	Parameter MOVE5 bound to: 8'b00100110 
	Parameter ADD bound to: 8'b00100111 
	Parameter SUB bound to: 8'b00101000 
	Parameter MUL bound to: 8'b00101001 
	Parameter AND bound to: 8'b00101010 
	Parameter OR bound to: 8'b00101011 
	Parameter STORM1 bound to: 8'b00101100 
	Parameter STORM2 bound to: 8'b00101101 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:86]
WARNING: [Synth 8-567] referenced signal 'MDDR' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'i' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'j' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
WARNING: [Synth 8-567] referenced signal 'k' should be on the sensitivity list [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:84]
INFO: [Synth 8-6155] done synthesizing module 'CONTROL_UNIT' (10#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'instruction' does not match port width (8) of module 'CONTROL_UNIT' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_SELECTOR' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_SELECTOR' (11#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'CORE' (12#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:1]
INFO: [Synth 8-6157] synthesizing module 'IRAM' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v:1]
	Parameter FETCH bound to: 8'b00000000 
	Parameter NOP bound to: 8'b00000011 
	Parameter END bound to: 8'b00000100 
	Parameter CLR bound to: 8'b00000101 
	Parameter LOAD bound to: 8'b00001000 
	Parameter LOADM bound to: 8'b00001110 
	Parameter STAC bound to: 8'b00010010 
	Parameter INC bound to: 8'b00010101 
	Parameter INCAC bound to: 8'b00011011 
	Parameter JUMP bound to: 8'b00011100 
	Parameter MOVE bound to: 8'b00100010 
	Parameter ADD bound to: 8'b00100111 
	Parameter SUB bound to: 8'b00101000 
	Parameter MUL bound to: 8'b00101001 
	Parameter AND bound to: 8'b00101010 
	Parameter OR bound to: 8'b00101011 
	Parameter STORM bound to: 8'b00101100 

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'MEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "MEM_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'IRAM' (13#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v:1]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:1]
INFO: [Synth 8-251] address0:- x, mem_data_in0:- x [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:87]
INFO: [Synth 8-251] address1:- x, mem_data_in1:- x [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:92]
INFO: [Synth 8-251] address2:- x, mem_data_in2:- x [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:97]
INFO: [Synth 8-251] address3:- x, mem_data_in3:- x [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:102]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'MEM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "MEM_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (14#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PROCESSOR' (15#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v:3]
WARNING: [Synth 8-85] always block has no event control specified [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:27]
INFO: [Synth 8-6155] done synthesizing module 'PROCESSOR_TB' (16#1) [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v:2]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[63]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[62]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[61]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[60]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[59]
WARNING: [Synth 8-3331] design DRAM has unconnected port address[58]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[63]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[62]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[61]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[60]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[59]
WARNING: [Synth 8-3331] design IRAM has unconnected port address[58]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port clk
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[15]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[14]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[13]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[12]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[11]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[10]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[9]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[8]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[7]
WARNING: [Synth 8-3331] design REGISTER_SELECTOR has unconnected port fromMDDR[6]
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port instruction[7]
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port instruction[6]
WARNING: [Synth 8-3331] design BUS_MULTIPLEXER has unconnected port clk
WARNING: [Synth 8-3331] design DECODER has unconnected port clk
WARNING: [Synth 8-3331] design AC has unconnected port clk
WARNING: [Synth 8-3331] design MAT_X has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2562.402 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2562.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2562.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2562.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2562.402 ; gain = 0.000
41 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2562.402 ; gain = 0.000
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PROCESSOR_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PROCESSOR_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/BUS_MULTIPLEXER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_MULTIPLEXER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CONTROL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTROL_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORE
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/GENERAL_PURPOSE_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GENERAL_PURPOSE_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Mat_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAT_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REGISTER_SELECTOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_SELECTOR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/REG_X.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_X
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/iram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/main_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/mddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDDR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PROCESSOR_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
"xelab -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3187334876f94aed840dfe80b96e32f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PROCESSOR_TB_behav xil_defaultlib.PROCESSOR_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'instruction' [E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/CORE.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GENERAL_PURPOSE_REGISTER
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.MDDR
Compiling module xil_defaultlib.REG_X
Compiling module xil_defaultlib.MAT_X
Compiling module xil_defaultlib.MAIN_ALU
Compiling module xil_defaultlib.AC
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.BUS_MULTIPLEXER
Compiling module xil_defaultlib.CONTROL_UNIT
Compiling module xil_defaultlib.REGISTER_SELECTOR
Compiling module xil_defaultlib.CORE
Compiling module xil_defaultlib.IRAM
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.PROCESSOR
Compiling module xil_defaultlib.PROCESSOR_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PROCESSOR_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PROCESSOR_TB_behav -key {Behavioral:sim_1:Functional:PROCESSOR_TB} -tclbatch {PROCESSOR_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source PROCESSOR_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000us
address0:-    57, mem_data_in0:-   517
address1:-    58, mem_data_in1:-   661
address2:-    59, mem_data_in2:-   681
address3:-    60, mem_data_in3:-   554
address0:-    58, mem_data_in0:-   661
address1:-    59, mem_data_in1:-   681
address2:-    60, mem_data_in2:-   554
address3:-    61, mem_data_in3:-   575
address0:-    59, mem_data_in0:-   681
address1:-    60, mem_data_in1:-   554
address2:-    61, mem_data_in2:-   575
address3:-    62, mem_data_in3:-   839
address0:-    60, mem_data_in0:-   554
address1:-    61, mem_data_in1:-   575
address2:-    62, mem_data_in2:-   839
address3:-    63, mem_data_in3:-   741
address0:-    61, mem_data_in0:-   575
address1:-    62, mem_data_in1:-   839
address2:-    63, mem_data_in2:-   741
address3:-    64, mem_data_in3:-   794
address0:-    62, mem_data_in0:-   839
address1:-    63, mem_data_in1:-   741
address2:-    64, mem_data_in2:-   794
address3:-    65, mem_data_in3:-   588
address0:-    63, mem_data_in0:-   741
address1:-    64, mem_data_in1:-   794
address2:-    65, mem_data_in2:-   588
address3:-    66, mem_data_in3:-   604
address0:-    64, mem_data_in0:-   794
address1:-    65, mem_data_in1:-   588
address2:-    66, mem_data_in2:-   604
address3:-    67, mem_data_in3:-   300
address0:-    65, mem_data_in0:-   588
address1:-    66, mem_data_in1:-   604
address2:-    67, mem_data_in2:-   300
address3:-    68, mem_data_in3:-   328
address0:-    66, mem_data_in0:-   604
address1:-    67, mem_data_in1:-   300
address2:-    68, mem_data_in2:-   328
address3:-    69, mem_data_in3:-   580
address0:-    67, mem_data_in0:-   300
address1:-    68, mem_data_in1:-   328
address2:-    69, mem_data_in2:-   580
address3:-    70, mem_data_in3:-   469
address0:-    68, mem_data_in0:-   328
address1:-    69, mem_data_in1:-   580
address2:-    70, mem_data_in2:-   469
address3:-    71, mem_data_in3:-   389
address0:-    69, mem_data_in0:-   580
address1:-    70, mem_data_in1:-   469
address2:-    71, mem_data_in2:-   389
address3:-    72, mem_data_in3:-   471
address0:-    70, mem_data_in0:-   469
address1:-    71, mem_data_in1:-   389
address2:-    72, mem_data_in2:-   471
address3:-    73, mem_data_in3:-   352
address0:-    71, mem_data_in0:-   389
address1:-    72, mem_data_in1:-   471
address2:-    73, mem_data_in2:-   352
address3:-    74, mem_data_in3:-   414
address0:-    72, mem_data_in0:-   471
address1:-    73, mem_data_in1:-   352
address2:-    74, mem_data_in2:-   414
address3:-    75, mem_data_in3:-   287
address0:-    73, mem_data_in0:-   352
address1:-    74, mem_data_in1:-   414
address2:-    75, mem_data_in2:-   287
address3:-    76, mem_data_in3:-   289
address0:-    74, mem_data_in0:-   414
address1:-    75, mem_data_in1:-   287
address2:-    76, mem_data_in2:-   289
address3:-    77, mem_data_in3:-   433
address0:-    75, mem_data_in0:-   287
address1:-    76, mem_data_in1:-   289
address2:-    77, mem_data_in2:-   433
address3:-    78, mem_data_in3:-   585
address0:-    76, mem_data_in0:-   289
address1:-    77, mem_data_in1:-   433
address2:-    78, mem_data_in2:-   585
address3:-    79, mem_data_in3:-   640
address0:-    77, mem_data_in0:-   433
address1:-    78, mem_data_in1:-   585
address2:-    79, mem_data_in2:-   640
address3:-    80, mem_data_in3:-   535
address0:-    78, mem_data_in0:-   585
address1:-    79, mem_data_in1:-   640
address2:-    80, mem_data_in2:-   535
address3:-    81, mem_data_in3:-   511
finish
address0:-    79, mem_data_in0:-   640
address1:-    80, mem_data_in1:-   535
address2:-    81, mem_data_in2:-   511
finish
address0:-    80, mem_data_in0:-   535
address1:-    81, mem_data_in1:-   511
finish
address0:-    81, mem_data_in0:-   511
finish
$stop called at time : 110910 ns : File "E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/PROCESSOR_TB.v" Line 32
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2562.402 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PROCESSOR_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2562.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul  7 00:17:35 2021...
