20:44:56 DEBUG : Logs will be stored at 'F:/Education/FPGA_Labs/Lab5/IDE.log'.
20:45:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\Education\FPGA_Labs\Lab5\temp_xsdb_launch_script.tcl
20:45:10 INFO  : Registering command handlers for Vitis TCF services
20:45:10 INFO  : Platform repository initialization has completed.
20:45:12 INFO  : XSCT server has started successfully.
20:45:12 INFO  : Successfully done setting XSCT server connection channel  
20:45:12 INFO  : plnx-install-location is set to ''
20:45:12 INFO  : Successfully done setting workspace for the tool. 
20:45:12 INFO  : Successfully done query RDI_DATADIR 
20:46:05 INFO  : Result from executing command 'getProjects': Lab5_Block_Design_wrapper
20:46:05 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:46:05 WARN  : An unexpected exception occurred in the module 'platform project logging'
20:46:05 INFO  : Platform 'Lab5_Block_Design_wrapper' is added to custom repositories.
20:46:12 INFO  : Platform 'Lab5_Block_Design_wrapper' is added to custom repositories.
20:46:52 INFO  : Result from executing command 'getProjects': Lab5_Block_Design_wrapper
20:46:52 INFO  : Result from executing command 'getPlatforms': Lab5_Block_Design_wrapper|F:/Education/FPGA_Labs/Lab5/Lab5_Block_Design_wrapper/export/Lab5_Block_Design_wrapper/Lab5_Block_Design_wrapper.xpfm;xilinx_zcu102_base_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|F:/Xilinx/Vitis/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
20:46:53 INFO  : Checking for BSP changes to sync application flags for project 'lab5_for_vitis'...
