vhdtdtfi -lib work {C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/test_mux6input16bit.v} -lang verilog -prj M4Implemention -o mux6input16bit_mux6input16bit_sch_tb.spl -module mux6input16bit_mux6input16bit_sch_tb -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3adsp mux6input16bit_mux6input16bit_sch_tb.spl {C:/Users/yangh4/Desktop/RHIT/2017 01/CSSE 232/M4Implemention/mux6input16bit_mux6input16bit_sch_tb.sym} 
