Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.11 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : Controller.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx92i/DTSD_LabWork2/Counter.vhd" in Library work.
Entity <Counter> compiled.
Entity <Counter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Xilinx92i/DTSD_LabWork2/Controller.vhd" in Library work.
Entity <Controller> compiled.
Entity <Controller> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Controller> in library <work> (architecture <Behavioral>) with generics.
	N = 100
	UUT_INP_N = 15

Analyzing hierarchy for entity <Counter> in library <work> (architecture <Behavioral>) with generics.
	N = 100


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Controller> in library <work> (Architecture <Behavioral>).
	N = 100
	UUT_INP_N = 15
Entity <Controller> analyzed. Unit <Controller> generated.

Analyzing generic Entity <Counter> in library <work> (Architecture <Behavioral>).
	N = 100
Entity <Counter> analyzed. Unit <Counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Counter>.
    Related source file is "C:/Xilinx92i/DTSD_LabWork2/Counter.vhd".
    Found 100-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter> synthesized.


Synthesizing Unit <Controller>.
    Related source file is "C:/Xilinx92i/DTSD_LabWork2/Controller.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | inittest                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 100-bit comparator equal for signal <current_state$cmp_eq0000> created at line 118.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Comparator(s).
Unit <Controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 100-bit up counter                                    : 1
# Comparators                                          : 1
 100-bit comparator equal                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <current_state> on signal <current_state[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 inittest      | 00
 testexecution | 11
 testdone      | 10
 idle          | 01
---------------------------
Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx92i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 100-bit up counter                                    : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 1
 100-bit comparator equal                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controller, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Controller.ngr
Top Level Output File Name         : Controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 358
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 99
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 26
#      MUXCY                       : 124
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 99
# FlipFlops/Latches                : 102
#      FDR                         : 1
#      FDRE                        : 100
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 2
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      83  out of   1920     4%  
 Number of Slice Flip Flops:           102  out of   3840     2%  
 Number of 4 input LUTs:               132  out of   3840     3%  
 Number of IOs:                          7
 Number of bonded IOBs:                  7  out of    173     4%  
 Number of GCLKs:                        1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 102   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.926ns (Maximum Frequency: 112.033MHz)
   Minimum input arrival time before clock: 2.514ns
   Maximum output required time after clock: 9.126ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.926ns (frequency: 112.033MHz)
  Total number of paths / destination ports: 5556 / 302
-------------------------------------------------------------------------
Delay:               8.926ns (Levels of Logic = 100)
  Source:            StateCounter/count_1 (FF)
  Destination:       StateCounter/count_99 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: StateCounter/count_1 to StateCounter/count_99
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.626   1.040  StateCounter/count_1 (StateCounter/count_1)
     LUT1:I0->O            1   0.479   0.000  StateCounter/Mcount_count_cy<1>_rt (StateCounter/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  StateCounter/Mcount_count_cy<1> (StateCounter/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<2> (StateCounter/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<3> (StateCounter/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<4> (StateCounter/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<5> (StateCounter/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<6> (StateCounter/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<7> (StateCounter/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<8> (StateCounter/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<9> (StateCounter/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<10> (StateCounter/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<11> (StateCounter/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<12> (StateCounter/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<13> (StateCounter/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<14> (StateCounter/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<15> (StateCounter/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<16> (StateCounter/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<17> (StateCounter/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<18> (StateCounter/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<19> (StateCounter/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<20> (StateCounter/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<21> (StateCounter/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<22> (StateCounter/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<23> (StateCounter/Mcount_count_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<24> (StateCounter/Mcount_count_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<25> (StateCounter/Mcount_count_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<26> (StateCounter/Mcount_count_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<27> (StateCounter/Mcount_count_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<28> (StateCounter/Mcount_count_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<29> (StateCounter/Mcount_count_cy<29>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<30> (StateCounter/Mcount_count_cy<30>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<31> (StateCounter/Mcount_count_cy<31>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<32> (StateCounter/Mcount_count_cy<32>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<33> (StateCounter/Mcount_count_cy<33>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<34> (StateCounter/Mcount_count_cy<34>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<35> (StateCounter/Mcount_count_cy<35>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<36> (StateCounter/Mcount_count_cy<36>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<37> (StateCounter/Mcount_count_cy<37>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<38> (StateCounter/Mcount_count_cy<38>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<39> (StateCounter/Mcount_count_cy<39>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<40> (StateCounter/Mcount_count_cy<40>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<41> (StateCounter/Mcount_count_cy<41>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<42> (StateCounter/Mcount_count_cy<42>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<43> (StateCounter/Mcount_count_cy<43>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<44> (StateCounter/Mcount_count_cy<44>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<45> (StateCounter/Mcount_count_cy<45>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<46> (StateCounter/Mcount_count_cy<46>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<47> (StateCounter/Mcount_count_cy<47>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<48> (StateCounter/Mcount_count_cy<48>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<49> (StateCounter/Mcount_count_cy<49>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<50> (StateCounter/Mcount_count_cy<50>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<51> (StateCounter/Mcount_count_cy<51>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<52> (StateCounter/Mcount_count_cy<52>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<53> (StateCounter/Mcount_count_cy<53>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<54> (StateCounter/Mcount_count_cy<54>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<55> (StateCounter/Mcount_count_cy<55>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<56> (StateCounter/Mcount_count_cy<56>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<57> (StateCounter/Mcount_count_cy<57>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<58> (StateCounter/Mcount_count_cy<58>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<59> (StateCounter/Mcount_count_cy<59>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<60> (StateCounter/Mcount_count_cy<60>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<61> (StateCounter/Mcount_count_cy<61>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<62> (StateCounter/Mcount_count_cy<62>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<63> (StateCounter/Mcount_count_cy<63>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<64> (StateCounter/Mcount_count_cy<64>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<65> (StateCounter/Mcount_count_cy<65>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<66> (StateCounter/Mcount_count_cy<66>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<67> (StateCounter/Mcount_count_cy<67>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<68> (StateCounter/Mcount_count_cy<68>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<69> (StateCounter/Mcount_count_cy<69>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<70> (StateCounter/Mcount_count_cy<70>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<71> (StateCounter/Mcount_count_cy<71>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<72> (StateCounter/Mcount_count_cy<72>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<73> (StateCounter/Mcount_count_cy<73>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<74> (StateCounter/Mcount_count_cy<74>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<75> (StateCounter/Mcount_count_cy<75>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<76> (StateCounter/Mcount_count_cy<76>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<77> (StateCounter/Mcount_count_cy<77>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<78> (StateCounter/Mcount_count_cy<78>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<79> (StateCounter/Mcount_count_cy<79>)
     MUXCY:CI->O           1   0.055   0.000  StateCounter/Mcount_count_cy<80> (StateCounter/Mcount_count_cy<80>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<81> (StateCounter/Mcount_count_cy<81>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<82> (StateCounter/Mcount_count_cy<82>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<83> (StateCounter/Mcount_count_cy<83>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<84> (StateCounter/Mcount_count_cy<84>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<85> (StateCounter/Mcount_count_cy<85>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<86> (StateCounter/Mcount_count_cy<86>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<87> (StateCounter/Mcount_count_cy<87>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<88> (StateCounter/Mcount_count_cy<88>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<89> (StateCounter/Mcount_count_cy<89>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<90> (StateCounter/Mcount_count_cy<90>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<91> (StateCounter/Mcount_count_cy<91>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<92> (StateCounter/Mcount_count_cy<92>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<93> (StateCounter/Mcount_count_cy<93>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<94> (StateCounter/Mcount_count_cy<94>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<95> (StateCounter/Mcount_count_cy<95>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<96> (StateCounter/Mcount_count_cy<96>)
     MUXCY:CI->O           1   0.056   0.000  StateCounter/Mcount_count_cy<97> (StateCounter/Mcount_count_cy<97>)
     MUXCY:CI->O           0   0.056   0.000  StateCounter/Mcount_count_cy<98> (StateCounter/Mcount_count_cy<98>)
     XORCY:CI->O           1   0.786   0.000  StateCounter/Mcount_count_xor<99> (Result<99>)
     FDRE:D                    0.176          StateCounter/count_99
    ----------------------------------------
    Total                      8.926ns (7.886ns logic, 1.040ns route)
                                       (88.3% logic, 11.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Offset:              2.514ns (Levels of Logic = 3)
  Source:            start (PAD)
  Destination:       current_state_FFd2 (FF)
  Destination Clock: CLK rising

  Data Path: start to current_state_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.715   0.830  start_IBUF (start_IBUF)
     LUT3:I2->O            1   0.479   0.000  current_state_FFd2-In_F (N101)
     MUXF5:I0->O           1   0.314   0.000  current_state_FFd2-In (current_state_FFd2-In)
     FDS:D                     0.176          current_state_FFd2
    ----------------------------------------
    Total                      2.514ns (1.684ns logic, 0.830ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Offset:              9.126ns (Levels of Logic = 2)
  Source:            current_state_FFd2 (FF)
  Destination:       init (PAD)
  Source Clock:      CLK rising

  Data Path: current_state_FFd2 to init
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.626   1.201  current_state_FFd2 (current_state_FFd2)
     LUT2:I0->O          101   0.479   1.911  current_state_Out11 (init_OBUF)
     OBUF:I->O                 4.909          init_OBUF (init)
    ----------------------------------------
    Total                      9.126ns (6.014ns logic, 3.112ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
CPU : 2.28 / 2.41 s | Elapsed : 2.00 / 2.00 s
 
--> 

Total memory usage is 201732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

