
MDP_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f70  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e68  08009100  08009100  0000a100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f68  08009f68  0000b1dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009f68  08009f68  0000af68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f70  08009f70  0000b1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f70  08009f70  0000af70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f74  08009f74  0000af74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08009f78  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1dc  2**0
                  CONTENTS
 10 .bss          00000c04  200001dc  200001dc  0000b1dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000de0  20000de0  0000b1dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000142d4  00000000  00000000  0000b20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f0e  00000000  00000000  0001f4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012d8  00000000  00000000  000223f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ec5  00000000  00000000  000236c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004bf8  00000000  00000000  0002458d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000176f2  00000000  00000000  00029185  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d40e3  00000000  00000000  00040877  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011495a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006034  00000000  00000000  001149a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000cc  00000000  00000000  0011a9d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080090e8 	.word	0x080090e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080090e8 	.word	0x080090e8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <is_USER_button_pressed>:

#include "helper.h"


/*---------- OLED INTERACTION ----------*/
bool is_USER_button_pressed() {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) == GPIO_PIN_RESET;
 8000f3c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f40:	4805      	ldr	r0, [pc, #20]	@ (8000f58 <is_USER_button_pressed+0x20>)
 8000f42:	f002 f8ed 	bl	8003120 <HAL_GPIO_ReadPin>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	bf0c      	ite	eq
 8000f4c:	2301      	moveq	r3, #1
 8000f4e:	2300      	movne	r3, #0
 8000f50:	b2db      	uxtb	r3, r3
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40020c00 	.word	0x40020c00

08000f5c <print_OLED>:

void print_OLED(int x, int y, uint8_t* msg, bool var_exist, int32_t val) {
 8000f5c:	b590      	push	{r4, r7, lr}
 8000f5e:	b0e9      	sub	sp, #420	@ 0x1a4
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	f507 74d0 	add.w	r4, r7, #416	@ 0x1a0
 8000f66:	f5a4 74ca 	sub.w	r4, r4, #404	@ 0x194
 8000f6a:	6020      	str	r0, [r4, #0]
 8000f6c:	f507 70d0 	add.w	r0, r7, #416	@ 0x1a0
 8000f70:	f5a0 70cc 	sub.w	r0, r0, #408	@ 0x198
 8000f74:	6001      	str	r1, [r0, #0]
 8000f76:	f507 71d0 	add.w	r1, r7, #416	@ 0x1a0
 8000f7a:	f5a1 71ce 	sub.w	r1, r1, #412	@ 0x19c
 8000f7e:	600a      	str	r2, [r1, #0]
 8000f80:	461a      	mov	r2, r3
 8000f82:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8000f86:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 8000f8a:	701a      	strb	r2, [r3, #0]
	uint8_t* buf[100];

	if (var_exist) {
 8000f8c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8000f90:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d00b      	beq.n	8000fb2 <print_OLED+0x56>
		sprintf(buf, msg, val);
 8000f9a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8000f9e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8000fa2:	f107 0010 	add.w	r0, r7, #16
 8000fa6:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 8000faa:	6819      	ldr	r1, [r3, #0]
 8000fac:	f005 ff6e 	bl	8006e8c <siprintf>
 8000fb0:	e009      	b.n	8000fc6 <print_OLED+0x6a>
	} else {
		sprintf(buf, msg);
 8000fb2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8000fb6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8000fba:	f107 0210 	add.w	r2, r7, #16
 8000fbe:	6819      	ldr	r1, [r3, #0]
 8000fc0:	4610      	mov	r0, r2
 8000fc2:	f005 ff63 	bl	8006e8c <siprintf>
	}

	OLED_ShowString(x, y, buf);
 8000fc6:	f107 0210 	add.w	r2, r7, #16
 8000fca:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8000fce:	f5a3 71cc 	sub.w	r1, r3, #408	@ 0x198
 8000fd2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8000fd6:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8000fda:	6809      	ldr	r1, [r1, #0]
 8000fdc:	6818      	ldr	r0, [r3, #0]
 8000fde:	f001 f80b 	bl	8001ff8 <OLED_ShowString>
	OLED_Refresh_Gram();
 8000fe2:	f000 fedf 	bl	8001da4 <OLED_Refresh_Gram>
}
 8000fe6:	bf00      	nop
 8000fe8:	f507 77d2 	add.w	r7, r7, #420	@ 0x1a4
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd90      	pop	{r4, r7, pc}

08000ff0 <HAL_TIM_IC_CaptureCallback>:
  delay_us(10);                                                        // wait for 10 us
  HAL_GPIO_WritePin(US_TRIG_GPIO_Port, US_TRIG_Pin, GPIO_PIN_RESET);   // pull the TRIG pin low
  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim_ptr) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  if (htim_ptr->Channel != HAL_TIM_ACTIVE_CHANNEL_4)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	7f1b      	ldrb	r3, [r3, #28]
 8000ffc:	2b08      	cmp	r3, #8
 8000ffe:	d17c      	bne.n	80010fa <HAL_TIM_IC_CaptureCallback+0x10a>
    return;

  if (!is_first_captured) {                                   // If the first value is not captured
 8001000:	4b43      	ldr	r3, [pc, #268]	@ (8001110 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	f083 0301 	eor.w	r3, r3, #1
 8001008:	b2db      	uxtb	r3, r3
 800100a:	2b00      	cmp	r3, #0
 800100c:	d01a      	beq.n	8001044 <HAL_TIM_IC_CaptureCallback+0x54>
    tc1 = HAL_TIM_ReadCapturedValue(htim_ptr, TIM_CHANNEL_4); // read the first value
 800100e:	210c      	movs	r1, #12
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f003 fd19 	bl	8004a48 <HAL_TIM_ReadCapturedValue>
 8001016:	4603      	mov	r3, r0
 8001018:	4a3e      	ldr	r2, [pc, #248]	@ (8001114 <HAL_TIM_IC_CaptureCallback+0x124>)
 800101a:	6013      	str	r3, [r2, #0]
    is_first_captured = true;                                 // set the first captured as true
 800101c:	4b3c      	ldr	r3, [pc, #240]	@ (8001110 <HAL_TIM_IC_CaptureCallback+0x120>)
 800101e:	2201      	movs	r2, #1
 8001020:	701a      	strb	r2, [r3, #0]
    // Now change the polarity to falling edge
    __HAL_TIM_SET_CAPTUREPOLARITY(htim_ptr, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	6a1a      	ldr	r2, [r3, #32]
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f422 4220 	bic.w	r2, r2, #40960	@ 0xa000
 8001030:	621a      	str	r2, [r3, #32]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	6a1a      	ldr	r2, [r3, #32]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001040:	621a      	str	r2, [r3, #32]
 8001042:	e05b      	b.n	80010fc <HAL_TIM_IC_CaptureCallback+0x10c>
  } else if (is_first_captured) {                             // If the first is already captured
 8001044:	4b32      	ldr	r3, [pc, #200]	@ (8001110 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d057      	beq.n	80010fc <HAL_TIM_IC_CaptureCallback+0x10c>
    tc2 = HAL_TIM_ReadCapturedValue(htim_ptr, TIM_CHANNEL_4); // read second value
 800104c:	210c      	movs	r1, #12
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f003 fcfa 	bl	8004a48 <HAL_TIM_ReadCapturedValue>
 8001054:	4603      	mov	r3, r0
 8001056:	4a30      	ldr	r2, [pc, #192]	@ (8001118 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001058:	6013      	str	r3, [r2, #0]
    __HAL_TIM_SET_COUNTER(htim_ptr, 0);                       // reset the counter
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	2200      	movs	r2, #0
 8001060:	625a      	str	r2, [r3, #36]	@ 0x24

    echo = (tc2 > tc1) ? (tc2 - tc1) : (64000 - tc1 + tc2);
 8001062:	4b2d      	ldr	r3, [pc, #180]	@ (8001118 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	4b2b      	ldr	r3, [pc, #172]	@ (8001114 <HAL_TIM_IC_CaptureCallback+0x124>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	429a      	cmp	r2, r3
 800106c:	d905      	bls.n	800107a <HAL_TIM_IC_CaptureCallback+0x8a>
 800106e:	4b2a      	ldr	r3, [pc, #168]	@ (8001118 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	4b28      	ldr	r3, [pc, #160]	@ (8001114 <HAL_TIM_IC_CaptureCallback+0x124>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	e006      	b.n	8001088 <HAL_TIM_IC_CaptureCallback+0x98>
 800107a:	4b27      	ldr	r3, [pc, #156]	@ (8001118 <HAL_TIM_IC_CaptureCallback+0x128>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	4b25      	ldr	r3, [pc, #148]	@ (8001114 <HAL_TIM_IC_CaptureCallback+0x124>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	f503 437a 	add.w	r3, r3, #64000	@ 0xfa00
 8001088:	4a24      	ldr	r2, [pc, #144]	@ (800111c <HAL_TIM_IC_CaptureCallback+0x12c>)
 800108a:	6013      	str	r3, [r2, #0]
    dist = echo * 0.034/2;
 800108c:	4b23      	ldr	r3, [pc, #140]	@ (800111c <HAL_TIM_IC_CaptureCallback+0x12c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff fa37 	bl	8000504 <__aeabi_ui2d>
 8001096:	a31c      	add	r3, pc, #112	@ (adr r3, 8001108 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109c:	f7ff faac 	bl	80005f8 <__aeabi_dmul>
 80010a0:	4602      	mov	r2, r0
 80010a2:	460b      	mov	r3, r1
 80010a4:	4610      	mov	r0, r2
 80010a6:	4619      	mov	r1, r3
 80010a8:	f04f 0200 	mov.w	r2, #0
 80010ac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010b0:	f7ff fbcc 	bl	800084c <__aeabi_ddiv>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f7ff fd74 	bl	8000ba8 <__aeabi_d2f>
 80010c0:	4603      	mov	r3, r0
 80010c2:	4a17      	ldr	r2, [pc, #92]	@ (8001120 <HAL_TIM_IC_CaptureCallback+0x130>)
 80010c4:	6013      	str	r3, [r2, #0]
    is_first_captured = false;                                // set it back to false
 80010c6:	4b12      	ldr	r3, [pc, #72]	@ (8001110 <HAL_TIM_IC_CaptureCallback+0x120>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]

    // Set polarity to rising edge
    __HAL_TIM_SET_CAPTUREPOLARITY(htim_ptr, TIM_CHANNEL_4, TIM_INPUTCHANNELPOLARITY_RISING);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	6a1a      	ldr	r2, [r3, #32]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f422 4220 	bic.w	r2, r2, #40960	@ 0xa000
 80010da:	621a      	str	r2, [r3, #32]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	6a12      	ldr	r2, [r2, #32]
 80010e6:	621a      	str	r2, [r3, #32]
    __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC4);
 80010e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001124 <HAL_TIM_IC_CaptureCallback+0x134>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	68da      	ldr	r2, [r3, #12]
 80010ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001124 <HAL_TIM_IC_CaptureCallback+0x134>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f022 0210 	bic.w	r2, r2, #16
 80010f6:	60da      	str	r2, [r3, #12]
 80010f8:	e000      	b.n	80010fc <HAL_TIM_IC_CaptureCallback+0x10c>
    return;
 80010fa:	bf00      	nop
  }
}
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	f3af 8000 	nop.w
 8001108:	b020c49c 	.word	0xb020c49c
 800110c:	3fa16872 	.word	0x3fa16872
 8001110:	20000454 	.word	0x20000454
 8001114:	20000444 	.word	0x20000444
 8001118:	20000448 	.word	0x20000448
 800111c:	2000044c 	.word	0x2000044c
 8001120:	20000450 	.word	0x20000450
 8001124:	2000024c 	.word	0x2000024c

08001128 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  curr++;
 8001130:	4b0c      	ldr	r3, [pc, #48]	@ (8001164 <HAL_UART_RxCpltCallback+0x3c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	3301      	adds	r3, #1
 8001136:	4a0b      	ldr	r2, [pc, #44]	@ (8001164 <HAL_UART_RxCpltCallback+0x3c>)
 8001138:	6013      	str	r3, [r2, #0]
  cmd_buffer[curr] = receive[0];
 800113a:	4b0a      	ldr	r3, [pc, #40]	@ (8001164 <HAL_UART_RxCpltCallback+0x3c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a0a      	ldr	r2, [pc, #40]	@ (8001168 <HAL_UART_RxCpltCallback+0x40>)
 8001140:	7811      	ldrb	r1, [r2, #0]
 8001142:	4a0a      	ldr	r2, [pc, #40]	@ (800116c <HAL_UART_RxCpltCallback+0x44>)
 8001144:	54d1      	strb	r1, [r2, r3]
  cmd_cnt++;
 8001146:	4b0a      	ldr	r3, [pc, #40]	@ (8001170 <HAL_UART_RxCpltCallback+0x48>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	3301      	adds	r3, #1
 800114c:	b2da      	uxtb	r2, r3
 800114e:	4b08      	ldr	r3, [pc, #32]	@ (8001170 <HAL_UART_RxCpltCallback+0x48>)
 8001150:	701a      	strb	r2, [r3, #0]
  
  HAL_UART_Receive_IT(&huart3, receive, sizeof(receive));
 8001152:	2201      	movs	r2, #1
 8001154:	4904      	ldr	r1, [pc, #16]	@ (8001168 <HAL_UART_RxCpltCallback+0x40>)
 8001156:	4807      	ldr	r0, [pc, #28]	@ (8001174 <HAL_UART_RxCpltCallback+0x4c>)
 8001158:	f004 fa5a 	bl	8005610 <HAL_UART_Receive_IT>
}
 800115c:	bf00      	nop
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	20000000 	.word	0x20000000
 8001168:	20000844 	.word	0x20000844
 800116c:	20000458 	.word	0x20000458
 8001170:	20000840 	.word	0x20000840
 8001174:	200003fc 	.word	0x200003fc

08001178 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  // Turn on LED3 to check whether the STM32 board works or not
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800117e:	2200      	movs	r2, #0
 8001180:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001184:	482c      	ldr	r0, [pc, #176]	@ (8001238 <main+0xc0>)
 8001186:	f001 ffe3 	bl	8003150 <HAL_GPIO_WritePin>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800118a:	f001 fbf3 	bl	8002974 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800118e:	f000 f869 	bl	8001264 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001192:	f000 fbdb 	bl	800194c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001196:	f000 fbaf 	bl	80018f8 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 800119a:	f000 f8ef 	bl	800137c <MX_TIM1_Init>
  MX_TIM2_Init();
 800119e:	f000 f9b1 	bl	8001504 <MX_TIM2_Init>
  MX_TIM8_Init();
 80011a2:	f000 fafd 	bl	80017a0 <MX_TIM8_Init>
  MX_TIM3_Init();
 80011a6:	f000 fa01 	bl	80015ac <MX_TIM3_Init>
  MX_I2C1_Init();
 80011aa:	f000 f8b9 	bl	8001320 <MX_I2C1_Init>
  MX_TIM6_Init();
 80011ae:	f000 fac1 	bl	8001734 <MX_TIM6_Init>
  MX_TIM4_Init();
 80011b2:	f000 fa4f 	bl	8001654 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  // Initialize peripherals
  OLED_Init();
 80011b6:	f000 ff51 	bl	800205c <OLED_Init>
  motor_init(&htim8, &htim2, &htim3);
 80011ba:	4a20      	ldr	r2, [pc, #128]	@ (800123c <main+0xc4>)
 80011bc:	4920      	ldr	r1, [pc, #128]	@ (8001240 <main+0xc8>)
 80011be:	4821      	ldr	r0, [pc, #132]	@ (8001244 <main+0xcc>)
 80011c0:	f000 fc70 	bl	8001aa4 <motor_init>
  servo_init(&htim1);
 80011c4:	4820      	ldr	r0, [pc, #128]	@ (8001248 <main+0xd0>)
 80011c6:	f000 ffd5 	bl	8002174 <servo_init>
  // sensors_init(&hi2c1, &htim4, &sensor);

  // Delay loop for generating a 10us pulse (TIM6)
  HAL_TIM_Base_Start(&htim6);
 80011ca:	4820      	ldr	r0, [pc, #128]	@ (800124c <main+0xd4>)
 80011cc:	f002 fdee 	bl	8003dac <HAL_TIM_Base_Start>

  // USER button
  OLED_ShowString(0, 0, "Press USER btn");
 80011d0:	4a1f      	ldr	r2, [pc, #124]	@ (8001250 <main+0xd8>)
 80011d2:	2100      	movs	r1, #0
 80011d4:	2000      	movs	r0, #0
 80011d6:	f000 ff0f 	bl	8001ff8 <OLED_ShowString>
  OLED_ShowString(0, 15, "to continue");
 80011da:	4a1e      	ldr	r2, [pc, #120]	@ (8001254 <main+0xdc>)
 80011dc:	210f      	movs	r1, #15
 80011de:	2000      	movs	r0, #0
 80011e0:	f000 ff0a 	bl	8001ff8 <OLED_ShowString>
  OLED_Refresh_Gram();
 80011e4:	f000 fdde 	bl	8001da4 <OLED_Refresh_Gram>
  servo_set_dir(STRAIGHT);
 80011e8:	f241 209d 	movw	r0, #4765	@ 0x129d
 80011ec:	f000 ffd4 	bl	8002198 <servo_set_dir>

  while (!is_USER_button_pressed());
 80011f0:	bf00      	nop
 80011f2:	f7ff fea1 	bl	8000f38 <is_USER_button_pressed>
 80011f6:	4603      	mov	r3, r0
 80011f8:	f083 0301 	eor.w	r3, r3, #1
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d1f7      	bne.n	80011f2 <main+0x7a>
  OLED_Clear();
 8001202:	f000 fe07 	bl	8001e14 <OLED_Clear>
  motor_set_speed(50);
 8001206:	2032      	movs	r0, #50	@ 0x32
 8001208:	f000 fd1a 	bl	8001c40 <motor_set_speed>

  // Start the interrupt for UART3
  HAL_UART_Receive_IT(&huart3, receive, sizeof(receive));
 800120c:	2201      	movs	r2, #1
 800120e:	4912      	ldr	r1, [pc, #72]	@ (8001258 <main+0xe0>)
 8001210:	4812      	ldr	r0, [pc, #72]	@ (800125c <main+0xe4>)
 8001212:	f004 f9fd 	bl	8005610 <HAL_UART_Receive_IT>

  // One-time Task
  //forward_pid(40);
  print_OLED(0, 0, "angle:", false, 0);
 8001216:	2300      	movs	r3, #0
 8001218:	9300      	str	r3, [sp, #0]
 800121a:	2300      	movs	r3, #0
 800121c:	4a10      	ldr	r2, [pc, #64]	@ (8001260 <main+0xe8>)
 800121e:	2100      	movs	r1, #0
 8001220:	2000      	movs	r0, #0
 8001222:	f7ff fe9b 	bl	8000f5c <print_OLED>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    gyroscope_task();
 8001226:	f001 fb67 	bl	80028f8 <gyroscope_task>
    HAL_Delay(500);
 800122a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800122e:	f001 fc13 	bl	8002a58 <HAL_Delay>
    gyroscope_task();
 8001232:	bf00      	nop
 8001234:	e7f7      	b.n	8001226 <main+0xae>
 8001236:	bf00      	nop
 8001238:	40021000 	.word	0x40021000
 800123c:	200002dc 	.word	0x200002dc
 8001240:	20000294 	.word	0x20000294
 8001244:	200003b4 	.word	0x200003b4
 8001248:	2000024c 	.word	0x2000024c
 800124c:	2000036c 	.word	0x2000036c
 8001250:	08009100 	.word	0x08009100
 8001254:	08009110 	.word	0x08009110
 8001258:	20000844 	.word	0x20000844
 800125c:	200003fc 	.word	0x200003fc
 8001260:	0800911c 	.word	0x0800911c

08001264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b094      	sub	sp, #80	@ 0x50
 8001268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800126a:	f107 0320 	add.w	r3, r7, #32
 800126e:	2230      	movs	r2, #48	@ 0x30
 8001270:	2100      	movs	r1, #0
 8001272:	4618      	mov	r0, r3
 8001274:	f005 fe6d 	bl	8006f52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001278:	f107 030c 	add.w	r3, r7, #12
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001288:	2300      	movs	r3, #0
 800128a:	60bb      	str	r3, [r7, #8]
 800128c:	4b22      	ldr	r3, [pc, #136]	@ (8001318 <SystemClock_Config+0xb4>)
 800128e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001290:	4a21      	ldr	r2, [pc, #132]	@ (8001318 <SystemClock_Config+0xb4>)
 8001292:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001296:	6413      	str	r3, [r2, #64]	@ 0x40
 8001298:	4b1f      	ldr	r3, [pc, #124]	@ (8001318 <SystemClock_Config+0xb4>)
 800129a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800129c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012a0:	60bb      	str	r3, [r7, #8]
 80012a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012a4:	2300      	movs	r3, #0
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	4b1c      	ldr	r3, [pc, #112]	@ (800131c <SystemClock_Config+0xb8>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a1b      	ldr	r2, [pc, #108]	@ (800131c <SystemClock_Config+0xb8>)
 80012ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	4b19      	ldr	r3, [pc, #100]	@ (800131c <SystemClock_Config+0xb8>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012c0:	2302      	movs	r3, #2
 80012c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012c4:	2301      	movs	r3, #1
 80012c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012c8:	2310      	movs	r3, #16
 80012ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012cc:	2300      	movs	r3, #0
 80012ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d0:	f107 0320 	add.w	r3, r7, #32
 80012d4:	4618      	mov	r0, r3
 80012d6:	f002 f8c1 	bl	800345c <HAL_RCC_OscConfig>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80012e0:	f000 fbda 	bl	8001a98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012e4:	230f      	movs	r3, #15
 80012e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012e8:	2300      	movs	r3, #0
 80012ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012f0:	2300      	movs	r3, #0
 80012f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012f4:	2300      	movs	r3, #0
 80012f6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012f8:	f107 030c 	add.w	r3, r7, #12
 80012fc:	2100      	movs	r1, #0
 80012fe:	4618      	mov	r0, r3
 8001300:	f002 fb24 	bl	800394c <HAL_RCC_ClockConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800130a:	f000 fbc5 	bl	8001a98 <Error_Handler>
  }
}
 800130e:	bf00      	nop
 8001310:	3750      	adds	r7, #80	@ 0x50
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40023800 	.word	0x40023800
 800131c:	40007000 	.word	0x40007000

08001320 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001324:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <MX_I2C1_Init+0x50>)
 8001326:	4a13      	ldr	r2, [pc, #76]	@ (8001374 <MX_I2C1_Init+0x54>)
 8001328:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800132a:	4b11      	ldr	r3, [pc, #68]	@ (8001370 <MX_I2C1_Init+0x50>)
 800132c:	4a12      	ldr	r2, [pc, #72]	@ (8001378 <MX_I2C1_Init+0x58>)
 800132e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001330:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <MX_I2C1_Init+0x50>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001336:	4b0e      	ldr	r3, [pc, #56]	@ (8001370 <MX_I2C1_Init+0x50>)
 8001338:	2200      	movs	r2, #0
 800133a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800133c:	4b0c      	ldr	r3, [pc, #48]	@ (8001370 <MX_I2C1_Init+0x50>)
 800133e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001342:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001344:	4b0a      	ldr	r3, [pc, #40]	@ (8001370 <MX_I2C1_Init+0x50>)
 8001346:	2200      	movs	r2, #0
 8001348:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800134a:	4b09      	ldr	r3, [pc, #36]	@ (8001370 <MX_I2C1_Init+0x50>)
 800134c:	2200      	movs	r2, #0
 800134e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001350:	4b07      	ldr	r3, [pc, #28]	@ (8001370 <MX_I2C1_Init+0x50>)
 8001352:	2200      	movs	r2, #0
 8001354:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001356:	4b06      	ldr	r3, [pc, #24]	@ (8001370 <MX_I2C1_Init+0x50>)
 8001358:	2200      	movs	r2, #0
 800135a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800135c:	4804      	ldr	r0, [pc, #16]	@ (8001370 <MX_I2C1_Init+0x50>)
 800135e:	f001 ff11 	bl	8003184 <HAL_I2C_Init>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001368:	f000 fb96 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800136c:	bf00      	nop
 800136e:	bd80      	pop	{r7, pc}
 8001370:	200001f8 	.word	0x200001f8
 8001374:	40005400 	.word	0x40005400
 8001378:	00061a80 	.word	0x00061a80

0800137c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b09a      	sub	sp, #104	@ 0x68
 8001380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001382:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001390:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800139a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	611a      	str	r2, [r3, #16]
 80013aa:	615a      	str	r2, [r3, #20]
 80013ac:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80013ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	2220      	movs	r2, #32
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f005 fdc5 	bl	8006f52 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013c8:	4b4c      	ldr	r3, [pc, #304]	@ (80014fc <MX_TIM1_Init+0x180>)
 80013ca:	4a4d      	ldr	r2, [pc, #308]	@ (8001500 <MX_TIM1_Init+0x184>)
 80013cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 5-1;
 80013ce:	4b4b      	ldr	r3, [pc, #300]	@ (80014fc <MX_TIM1_Init+0x180>)
 80013d0:	2204      	movs	r2, #4
 80013d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013d4:	4b49      	ldr	r3, [pc, #292]	@ (80014fc <MX_TIM1_Init+0x180>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 64000-1;
 80013da:	4b48      	ldr	r3, [pc, #288]	@ (80014fc <MX_TIM1_Init+0x180>)
 80013dc:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 80013e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e2:	4b46      	ldr	r3, [pc, #280]	@ (80014fc <MX_TIM1_Init+0x180>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013e8:	4b44      	ldr	r3, [pc, #272]	@ (80014fc <MX_TIM1_Init+0x180>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ee:	4b43      	ldr	r3, [pc, #268]	@ (80014fc <MX_TIM1_Init+0x180>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013f4:	4841      	ldr	r0, [pc, #260]	@ (80014fc <MX_TIM1_Init+0x180>)
 80013f6:	f002 fc89 	bl	8003d0c <HAL_TIM_Base_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001400:	f000 fb4a 	bl	8001a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001404:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001408:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800140a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800140e:	4619      	mov	r1, r3
 8001410:	483a      	ldr	r0, [pc, #232]	@ (80014fc <MX_TIM1_Init+0x180>)
 8001412:	f003 fa51 	bl	80048b8 <HAL_TIM_ConfigClockSource>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800141c:	f000 fb3c 	bl	8001a98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001420:	4836      	ldr	r0, [pc, #216]	@ (80014fc <MX_TIM1_Init+0x180>)
 8001422:	f002 fd2b 	bl	8003e7c <HAL_TIM_PWM_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 800142c:	f000 fb34 	bl	8001a98 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001430:	4832      	ldr	r0, [pc, #200]	@ (80014fc <MX_TIM1_Init+0x180>)
 8001432:	f002 fe45 	bl	80040c0 <HAL_TIM_IC_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800143c:	f000 fb2c 	bl	8001a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001440:	2300      	movs	r3, #0
 8001442:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001444:	2300      	movs	r3, #0
 8001446:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001448:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800144c:	4619      	mov	r1, r3
 800144e:	482b      	ldr	r0, [pc, #172]	@ (80014fc <MX_TIM1_Init+0x180>)
 8001450:	f003 ffac 	bl	80053ac <HAL_TIMEx_MasterConfigSynchronization>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM1_Init+0xe2>
  {
    Error_Handler();
 800145a:	f000 fb1d 	bl	8001a98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800145e:	2360      	movs	r3, #96	@ 0x60
 8001460:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001466:	2300      	movs	r3, #0
 8001468:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800146a:	2300      	movs	r3, #0
 800146c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800146e:	2300      	movs	r3, #0
 8001470:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001472:	2300      	movs	r3, #0
 8001474:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001476:	2300      	movs	r3, #0
 8001478:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800147a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800147e:	2200      	movs	r2, #0
 8001480:	4619      	mov	r1, r3
 8001482:	481e      	ldr	r0, [pc, #120]	@ (80014fc <MX_TIM1_Init+0x180>)
 8001484:	f003 f956 	bl	8004734 <HAL_TIM_PWM_ConfigChannel>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800148e:	f000 fb03 	bl	8001a98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001492:	230a      	movs	r3, #10
 8001494:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001496:	2301      	movs	r3, #1
 8001498:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800149a:	2300      	movs	r3, #0
 800149c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigIC.ICFilter = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80014a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014a6:	220c      	movs	r2, #12
 80014a8:	4619      	mov	r1, r3
 80014aa:	4814      	ldr	r0, [pc, #80]	@ (80014fc <MX_TIM1_Init+0x180>)
 80014ac:	f003 f8a5 	bl	80045fa <HAL_TIM_IC_ConfigChannel>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 80014b6:	f000 faef 	bl	8001a98 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014ba:	2300      	movs	r3, #0
 80014bc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014be:	2300      	movs	r3, #0
 80014c0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014c2:	2300      	movs	r3, #0
 80014c4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014ca:	2300      	movs	r3, #0
 80014cc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014d2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014d4:	2300      	movs	r3, #0
 80014d6:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	4619      	mov	r1, r3
 80014dc:	4807      	ldr	r0, [pc, #28]	@ (80014fc <MX_TIM1_Init+0x180>)
 80014de:	f003 ffe1 	bl	80054a4 <HAL_TIMEx_ConfigBreakDeadTime>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_TIM1_Init+0x170>
  {
    Error_Handler();
 80014e8:	f000 fad6 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80014ec:	4803      	ldr	r0, [pc, #12]	@ (80014fc <MX_TIM1_Init+0x180>)
 80014ee:	f001 f82b 	bl	8002548 <HAL_TIM_MspPostInit>

}
 80014f2:	bf00      	nop
 80014f4:	3768      	adds	r7, #104	@ 0x68
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	2000024c 	.word	0x2000024c
 8001500:	40010000 	.word	0x40010000

08001504 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08c      	sub	sp, #48	@ 0x30
 8001508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800150a:	f107 030c 	add.w	r3, r7, #12
 800150e:	2224      	movs	r2, #36	@ 0x24
 8001510:	2100      	movs	r1, #0
 8001512:	4618      	mov	r0, r3
 8001514:	f005 fd1d 	bl	8006f52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001518:	1d3b      	adds	r3, r7, #4
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001520:	4b21      	ldr	r3, [pc, #132]	@ (80015a8 <MX_TIM2_Init+0xa4>)
 8001522:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001526:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001528:	4b1f      	ldr	r3, [pc, #124]	@ (80015a8 <MX_TIM2_Init+0xa4>)
 800152a:	2200      	movs	r2, #0
 800152c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800152e:	4b1e      	ldr	r3, [pc, #120]	@ (80015a8 <MX_TIM2_Init+0xa4>)
 8001530:	2200      	movs	r2, #0
 8001532:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001534:	4b1c      	ldr	r3, [pc, #112]	@ (80015a8 <MX_TIM2_Init+0xa4>)
 8001536:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800153a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800153c:	4b1a      	ldr	r3, [pc, #104]	@ (80015a8 <MX_TIM2_Init+0xa4>)
 800153e:	2200      	movs	r2, #0
 8001540:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001542:	4b19      	ldr	r3, [pc, #100]	@ (80015a8 <MX_TIM2_Init+0xa4>)
 8001544:	2200      	movs	r2, #0
 8001546:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001548:	2303      	movs	r3, #3
 800154a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800154c:	2300      	movs	r3, #0
 800154e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001550:	2301      	movs	r3, #1
 8001552:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001554:	2300      	movs	r3, #0
 8001556:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800155c:	2300      	movs	r3, #0
 800155e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001560:	2301      	movs	r3, #1
 8001562:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001564:	2300      	movs	r3, #0
 8001566:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800156c:	f107 030c 	add.w	r3, r7, #12
 8001570:	4619      	mov	r1, r3
 8001572:	480d      	ldr	r0, [pc, #52]	@ (80015a8 <MX_TIM2_Init+0xa4>)
 8001574:	f002 fdfd 	bl	8004172 <HAL_TIM_Encoder_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800157e:	f000 fa8b 	bl	8001a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001582:	2300      	movs	r3, #0
 8001584:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001586:	2300      	movs	r3, #0
 8001588:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	4619      	mov	r1, r3
 800158e:	4806      	ldr	r0, [pc, #24]	@ (80015a8 <MX_TIM2_Init+0xa4>)
 8001590:	f003 ff0c 	bl	80053ac <HAL_TIMEx_MasterConfigSynchronization>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800159a:	f000 fa7d 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800159e:	bf00      	nop
 80015a0:	3730      	adds	r7, #48	@ 0x30
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000294 	.word	0x20000294

080015ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08c      	sub	sp, #48	@ 0x30
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015b2:	f107 030c 	add.w	r3, r7, #12
 80015b6:	2224      	movs	r2, #36	@ 0x24
 80015b8:	2100      	movs	r1, #0
 80015ba:	4618      	mov	r0, r3
 80015bc:	f005 fcc9 	bl	8006f52 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c0:	1d3b      	adds	r3, r7, #4
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015c8:	4b20      	ldr	r3, [pc, #128]	@ (800164c <MX_TIM3_Init+0xa0>)
 80015ca:	4a21      	ldr	r2, [pc, #132]	@ (8001650 <MX_TIM3_Init+0xa4>)
 80015cc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80015ce:	4b1f      	ldr	r3, [pc, #124]	@ (800164c <MX_TIM3_Init+0xa0>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d4:	4b1d      	ldr	r3, [pc, #116]	@ (800164c <MX_TIM3_Init+0xa0>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80015da:	4b1c      	ldr	r3, [pc, #112]	@ (800164c <MX_TIM3_Init+0xa0>)
 80015dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015e0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e2:	4b1a      	ldr	r3, [pc, #104]	@ (800164c <MX_TIM3_Init+0xa0>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015e8:	4b18      	ldr	r3, [pc, #96]	@ (800164c <MX_TIM3_Init+0xa0>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015ee:	2303      	movs	r3, #3
 80015f0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015f6:	2301      	movs	r3, #1
 80015f8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80015fe:	2300      	movs	r3, #0
 8001600:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001602:	2300      	movs	r3, #0
 8001604:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001606:	2301      	movs	r3, #1
 8001608:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800160a:	2300      	movs	r3, #0
 800160c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800160e:	2300      	movs	r3, #0
 8001610:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001612:	f107 030c 	add.w	r3, r7, #12
 8001616:	4619      	mov	r1, r3
 8001618:	480c      	ldr	r0, [pc, #48]	@ (800164c <MX_TIM3_Init+0xa0>)
 800161a:	f002 fdaa 	bl	8004172 <HAL_TIM_Encoder_Init>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001624:	f000 fa38 	bl	8001a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001628:	2300      	movs	r3, #0
 800162a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162c:	2300      	movs	r3, #0
 800162e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001630:	1d3b      	adds	r3, r7, #4
 8001632:	4619      	mov	r1, r3
 8001634:	4805      	ldr	r0, [pc, #20]	@ (800164c <MX_TIM3_Init+0xa0>)
 8001636:	f003 feb9 	bl	80053ac <HAL_TIMEx_MasterConfigSynchronization>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001640:	f000 fa2a 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001644:	bf00      	nop
 8001646:	3730      	adds	r7, #48	@ 0x30
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	200002dc 	.word	0x200002dc
 8001650:	40000400 	.word	0x40000400

08001654 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b08a      	sub	sp, #40	@ 0x28
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800165a:	f107 0318 	add.w	r3, r7, #24
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	605a      	str	r2, [r3, #4]
 8001664:	609a      	str	r2, [r3, #8]
 8001666:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001668:	f107 0310 	add.w	r3, r7, #16
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001672:	463b      	mov	r3, r7
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	605a      	str	r2, [r3, #4]
 800167a:	609a      	str	r2, [r3, #8]
 800167c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800167e:	4b2b      	ldr	r3, [pc, #172]	@ (800172c <MX_TIM4_Init+0xd8>)
 8001680:	4a2b      	ldr	r2, [pc, #172]	@ (8001730 <MX_TIM4_Init+0xdc>)
 8001682:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16-1;
 8001684:	4b29      	ldr	r3, [pc, #164]	@ (800172c <MX_TIM4_Init+0xd8>)
 8001686:	220f      	movs	r2, #15
 8001688:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800168a:	4b28      	ldr	r3, [pc, #160]	@ (800172c <MX_TIM4_Init+0xd8>)
 800168c:	2200      	movs	r2, #0
 800168e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001690:	4b26      	ldr	r3, [pc, #152]	@ (800172c <MX_TIM4_Init+0xd8>)
 8001692:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001696:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001698:	4b24      	ldr	r3, [pc, #144]	@ (800172c <MX_TIM4_Init+0xd8>)
 800169a:	2200      	movs	r2, #0
 800169c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800169e:	4b23      	ldr	r3, [pc, #140]	@ (800172c <MX_TIM4_Init+0xd8>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80016a4:	4821      	ldr	r0, [pc, #132]	@ (800172c <MX_TIM4_Init+0xd8>)
 80016a6:	f002 fb31 	bl	8003d0c <HAL_TIM_Base_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 80016b0:	f000 f9f2 	bl	8001a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016b8:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80016ba:	f107 0318 	add.w	r3, r7, #24
 80016be:	4619      	mov	r1, r3
 80016c0:	481a      	ldr	r0, [pc, #104]	@ (800172c <MX_TIM4_Init+0xd8>)
 80016c2:	f003 f8f9 	bl	80048b8 <HAL_TIM_ConfigClockSource>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80016cc:	f000 f9e4 	bl	8001a98 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80016d0:	4816      	ldr	r0, [pc, #88]	@ (800172c <MX_TIM4_Init+0xd8>)
 80016d2:	f002 fcf5 	bl	80040c0 <HAL_TIM_IC_Init>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80016dc:	f000 f9dc 	bl	8001a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e0:	2300      	movs	r3, #0
 80016e2:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80016e8:	f107 0310 	add.w	r3, r7, #16
 80016ec:	4619      	mov	r1, r3
 80016ee:	480f      	ldr	r0, [pc, #60]	@ (800172c <MX_TIM4_Init+0xd8>)
 80016f0:	f003 fe5c 	bl	80053ac <HAL_TIMEx_MasterConfigSynchronization>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 80016fa:	f000 f9cd 	bl	8001a98 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80016fe:	230a      	movs	r3, #10
 8001700:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001702:	2301      	movs	r3, #1
 8001704:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001706:	2300      	movs	r3, #0
 8001708:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800170a:	2300      	movs	r3, #0
 800170c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800170e:	463b      	mov	r3, r7
 8001710:	2200      	movs	r2, #0
 8001712:	4619      	mov	r1, r3
 8001714:	4805      	ldr	r0, [pc, #20]	@ (800172c <MX_TIM4_Init+0xd8>)
 8001716:	f002 ff70 	bl	80045fa <HAL_TIM_IC_ConfigChannel>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8001720:	f000 f9ba 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001724:	bf00      	nop
 8001726:	3728      	adds	r7, #40	@ 0x28
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000324 	.word	0x20000324
 8001730:	40000800 	.word	0x40000800

08001734 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800173a:	463b      	mov	r3, r7
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001742:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <MX_TIM6_Init+0x64>)
 8001744:	4a15      	ldr	r2, [pc, #84]	@ (800179c <MX_TIM6_Init+0x68>)
 8001746:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16-1;
 8001748:	4b13      	ldr	r3, [pc, #76]	@ (8001798 <MX_TIM6_Init+0x64>)
 800174a:	220f      	movs	r2, #15
 800174c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800174e:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <MX_TIM6_Init+0x64>)
 8001750:	2200      	movs	r2, #0
 8001752:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001754:	4b10      	ldr	r3, [pc, #64]	@ (8001798 <MX_TIM6_Init+0x64>)
 8001756:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800175a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800175c:	4b0e      	ldr	r3, [pc, #56]	@ (8001798 <MX_TIM6_Init+0x64>)
 800175e:	2200      	movs	r2, #0
 8001760:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001762:	480d      	ldr	r0, [pc, #52]	@ (8001798 <MX_TIM6_Init+0x64>)
 8001764:	f002 fad2 	bl	8003d0c <HAL_TIM_Base_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800176e:	f000 f993 	bl	8001a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001772:	2300      	movs	r3, #0
 8001774:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800177a:	463b      	mov	r3, r7
 800177c:	4619      	mov	r1, r3
 800177e:	4806      	ldr	r0, [pc, #24]	@ (8001798 <MX_TIM6_Init+0x64>)
 8001780:	f003 fe14 	bl	80053ac <HAL_TIMEx_MasterConfigSynchronization>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800178a:	f000 f985 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	2000036c 	.word	0x2000036c
 800179c:	40001000 	.word	0x40001000

080017a0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b096      	sub	sp, #88	@ 0x58
 80017a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017a6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
 80017c8:	609a      	str	r2, [r3, #8]
 80017ca:	60da      	str	r2, [r3, #12]
 80017cc:	611a      	str	r2, [r3, #16]
 80017ce:	615a      	str	r2, [r3, #20]
 80017d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	2220      	movs	r2, #32
 80017d6:	2100      	movs	r1, #0
 80017d8:	4618      	mov	r0, r3
 80017da:	f005 fbba 	bl	8006f52 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80017de:	4b44      	ldr	r3, [pc, #272]	@ (80018f0 <MX_TIM8_Init+0x150>)
 80017e0:	4a44      	ldr	r2, [pc, #272]	@ (80018f4 <MX_TIM8_Init+0x154>)
 80017e2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80017e4:	4b42      	ldr	r3, [pc, #264]	@ (80018f0 <MX_TIM8_Init+0x150>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017ea:	4b41      	ldr	r3, [pc, #260]	@ (80018f0 <MX_TIM8_Init+0x150>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7200-1;
 80017f0:	4b3f      	ldr	r3, [pc, #252]	@ (80018f0 <MX_TIM8_Init+0x150>)
 80017f2:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80017f6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f8:	4b3d      	ldr	r3, [pc, #244]	@ (80018f0 <MX_TIM8_Init+0x150>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80017fe:	4b3c      	ldr	r3, [pc, #240]	@ (80018f0 <MX_TIM8_Init+0x150>)
 8001800:	2200      	movs	r2, #0
 8001802:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001804:	4b3a      	ldr	r3, [pc, #232]	@ (80018f0 <MX_TIM8_Init+0x150>)
 8001806:	2200      	movs	r2, #0
 8001808:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800180a:	4839      	ldr	r0, [pc, #228]	@ (80018f0 <MX_TIM8_Init+0x150>)
 800180c:	f002 fa7e 	bl	8003d0c <HAL_TIM_Base_Init>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001816:	f000 f93f 	bl	8001a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800181a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800181e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001820:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001824:	4619      	mov	r1, r3
 8001826:	4832      	ldr	r0, [pc, #200]	@ (80018f0 <MX_TIM8_Init+0x150>)
 8001828:	f003 f846 	bl	80048b8 <HAL_TIM_ConfigClockSource>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001832:	f000 f931 	bl	8001a98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001836:	482e      	ldr	r0, [pc, #184]	@ (80018f0 <MX_TIM8_Init+0x150>)
 8001838:	f002 fb20 	bl	8003e7c <HAL_TIM_PWM_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001842:	f000 f929 	bl	8001a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001846:	2300      	movs	r3, #0
 8001848:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800184a:	2300      	movs	r3, #0
 800184c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800184e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001852:	4619      	mov	r1, r3
 8001854:	4826      	ldr	r0, [pc, #152]	@ (80018f0 <MX_TIM8_Init+0x150>)
 8001856:	f003 fda9 	bl	80053ac <HAL_TIMEx_MasterConfigSynchronization>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001860:	f000 f91a 	bl	8001a98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001864:	2360      	movs	r3, #96	@ 0x60
 8001866:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001868:	2300      	movs	r3, #0
 800186a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800186c:	2300      	movs	r3, #0
 800186e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001870:	2300      	movs	r3, #0
 8001872:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001874:	2300      	movs	r3, #0
 8001876:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001878:	2300      	movs	r3, #0
 800187a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800187c:	2300      	movs	r3, #0
 800187e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001880:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001884:	2200      	movs	r2, #0
 8001886:	4619      	mov	r1, r3
 8001888:	4819      	ldr	r0, [pc, #100]	@ (80018f0 <MX_TIM8_Init+0x150>)
 800188a:	f002 ff53 	bl	8004734 <HAL_TIM_PWM_ConfigChannel>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001894:	f000 f900 	bl	8001a98 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001898:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800189c:	2204      	movs	r2, #4
 800189e:	4619      	mov	r1, r3
 80018a0:	4813      	ldr	r0, [pc, #76]	@ (80018f0 <MX_TIM8_Init+0x150>)
 80018a2:	f002 ff47 	bl	8004734 <HAL_TIM_PWM_ConfigChannel>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d001      	beq.n	80018b0 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 80018ac:	f000 f8f4 	bl	8001a98 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018b0:	2300      	movs	r3, #0
 80018b2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018b4:	2300      	movs	r3, #0
 80018b6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018b8:	2300      	movs	r3, #0
 80018ba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018bc:	2300      	movs	r3, #0
 80018be:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018c0:	2300      	movs	r3, #0
 80018c2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018ca:	2300      	movs	r3, #0
 80018cc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	4619      	mov	r1, r3
 80018d2:	4807      	ldr	r0, [pc, #28]	@ (80018f0 <MX_TIM8_Init+0x150>)
 80018d4:	f003 fde6 	bl	80054a4 <HAL_TIMEx_ConfigBreakDeadTime>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 80018de:	f000 f8db 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80018e2:	4803      	ldr	r0, [pc, #12]	@ (80018f0 <MX_TIM8_Init+0x150>)
 80018e4:	f000 fe30 	bl	8002548 <HAL_TIM_MspPostInit>

}
 80018e8:	bf00      	nop
 80018ea:	3758      	adds	r7, #88	@ 0x58
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	200003b4 	.word	0x200003b4
 80018f4:	40010400 	.word	0x40010400

080018f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80018fc:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <MX_USART3_UART_Init+0x4c>)
 80018fe:	4a12      	ldr	r2, [pc, #72]	@ (8001948 <MX_USART3_UART_Init+0x50>)
 8001900:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001902:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <MX_USART3_UART_Init+0x4c>)
 8001904:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001908:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800190a:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <MX_USART3_UART_Init+0x4c>)
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001910:	4b0c      	ldr	r3, [pc, #48]	@ (8001944 <MX_USART3_UART_Init+0x4c>)
 8001912:	2200      	movs	r2, #0
 8001914:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001916:	4b0b      	ldr	r3, [pc, #44]	@ (8001944 <MX_USART3_UART_Init+0x4c>)
 8001918:	2200      	movs	r2, #0
 800191a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800191c:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <MX_USART3_UART_Init+0x4c>)
 800191e:	220c      	movs	r2, #12
 8001920:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001922:	4b08      	ldr	r3, [pc, #32]	@ (8001944 <MX_USART3_UART_Init+0x4c>)
 8001924:	2200      	movs	r2, #0
 8001926:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001928:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <MX_USART3_UART_Init+0x4c>)
 800192a:	2200      	movs	r2, #0
 800192c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800192e:	4805      	ldr	r0, [pc, #20]	@ (8001944 <MX_USART3_UART_Init+0x4c>)
 8001930:	f003 fe1e 	bl	8005570 <HAL_UART_Init>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800193a:	f000 f8ad 	bl	8001a98 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	200003fc 	.word	0x200003fc
 8001948:	40004800 	.word	0x40004800

0800194c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	@ 0x28
 8001950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001952:	f107 0314 	add.w	r3, r7, #20
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]
 800195e:	60da      	str	r2, [r3, #12]
 8001960:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	4b48      	ldr	r3, [pc, #288]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	4a47      	ldr	r2, [pc, #284]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 800196c:	f043 0310 	orr.w	r3, r3, #16
 8001970:	6313      	str	r3, [r2, #48]	@ 0x30
 8001972:	4b45      	ldr	r3, [pc, #276]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	f003 0310 	and.w	r3, r3, #16
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	4b41      	ldr	r3, [pc, #260]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001986:	4a40      	ldr	r2, [pc, #256]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6313      	str	r3, [r2, #48]	@ 0x30
 800198e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	4a39      	ldr	r2, [pc, #228]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 80019a4:	f043 0308 	orr.w	r3, r3, #8
 80019a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019aa:	4b37      	ldr	r3, [pc, #220]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	f003 0308 	and.w	r3, r3, #8
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	607b      	str	r3, [r7, #4]
 80019ba:	4b33      	ldr	r3, [pc, #204]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 80019bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019be:	4a32      	ldr	r2, [pc, #200]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 80019c0:	f043 0304 	orr.w	r3, r3, #4
 80019c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c6:	4b30      	ldr	r3, [pc, #192]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	f003 0304 	and.w	r3, r3, #4
 80019ce:	607b      	str	r3, [r7, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	603b      	str	r3, [r7, #0]
 80019d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4a2b      	ldr	r2, [pc, #172]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 80019dc:	f043 0302 	orr.w	r3, r3, #2
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4b29      	ldr	r3, [pc, #164]	@ (8001a88 <MX_GPIO_Init+0x13c>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	603b      	str	r3, [r7, #0]
 80019ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCLK_Pin|OLED_SDIN_Pin|OLED_RESET_Pin|OLED_DC_Pin
 80019ee:	2200      	movs	r2, #0
 80019f0:	f44f 61bc 	mov.w	r1, #1504	@ 0x5e0
 80019f4:	4825      	ldr	r0, [pc, #148]	@ (8001a8c <MX_GPIO_Init+0x140>)
 80019f6:	f001 fbab 	bl	8003150 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOTOR_A_IN2_Pin|MOTOR_A_IN1_Pin|MOTOR_B_IN1_Pin|MOTOR_B_IN2_Pin, GPIO_PIN_RESET);
 80019fa:	2200      	movs	r2, #0
 80019fc:	213c      	movs	r1, #60	@ 0x3c
 80019fe:	4824      	ldr	r0, [pc, #144]	@ (8001a90 <MX_GPIO_Init+0x144>)
 8001a00:	f001 fba6 	bl	8003150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(US_TRIG_GPIO_Port, US_TRIG_Pin, GPIO_PIN_RESET);
 8001a04:	2200      	movs	r2, #0
 8001a06:	2180      	movs	r1, #128	@ 0x80
 8001a08:	4822      	ldr	r0, [pc, #136]	@ (8001a94 <MX_GPIO_Init+0x148>)
 8001a0a:	f001 fba1 	bl	8003150 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCLK_Pin OLED_SDIN_Pin OLED_RESET_Pin OLED_DC_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = OLED_SCLK_Pin|OLED_SDIN_Pin|OLED_RESET_Pin|OLED_DC_Pin
 8001a0e:	f44f 63bc 	mov.w	r3, #1504	@ 0x5e0
 8001a12:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a14:	2301      	movs	r3, #1
 8001a16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	4619      	mov	r1, r3
 8001a26:	4819      	ldr	r0, [pc, #100]	@ (8001a8c <MX_GPIO_Init+0x140>)
 8001a28:	f001 f9de 	bl	8002de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_A_IN2_Pin MOTOR_A_IN1_Pin MOTOR_B_IN1_Pin MOTOR_B_IN2_Pin */
  GPIO_InitStruct.Pin = MOTOR_A_IN2_Pin|MOTOR_A_IN1_Pin|MOTOR_B_IN1_Pin|MOTOR_B_IN2_Pin;
 8001a2c:	233c      	movs	r3, #60	@ 0x3c
 8001a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a30:	2301      	movs	r3, #1
 8001a32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	4619      	mov	r1, r3
 8001a42:	4813      	ldr	r0, [pc, #76]	@ (8001a90 <MX_GPIO_Init+0x144>)
 8001a44:	f001 f9d0 	bl	8002de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8001a48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001a56:	f107 0314 	add.w	r3, r7, #20
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	480d      	ldr	r0, [pc, #52]	@ (8001a94 <MX_GPIO_Init+0x148>)
 8001a5e:	f001 f9c3 	bl	8002de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : US_TRIG_Pin */
  GPIO_InitStruct.Pin = US_TRIG_Pin;
 8001a62:	2380      	movs	r3, #128	@ 0x80
 8001a64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a66:	2301      	movs	r3, #1
 8001a68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(US_TRIG_GPIO_Port, &GPIO_InitStruct);
 8001a72:	f107 0314 	add.w	r3, r7, #20
 8001a76:	4619      	mov	r1, r3
 8001a78:	4806      	ldr	r0, [pc, #24]	@ (8001a94 <MX_GPIO_Init+0x148>)
 8001a7a:	f001 f9b5 	bl	8002de8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a7e:	bf00      	nop
 8001a80:	3728      	adds	r7, #40	@ 0x28
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	40020000 	.word	0x40020000
 8001a94:	40020c00 	.word	0x40020c00

08001a98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a9c:	b672      	cpsid	i
}
 8001a9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <Error_Handler+0x8>

08001aa4 <motor_init>:
        return(r_pwm_val);

    }
}

void motor_init(TIM_HandleTypeDef* pwm, TIM_HandleTypeDef* l_enc, TIM_HandleTypeDef* r_enc) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	607a      	str	r2, [r7, #4]
    // Assign timer pointers
    motor_pwm_tim = pwm;
 8001ab0:	4a3f      	ldr	r2, [pc, #252]	@ (8001bb0 <motor_init+0x10c>)
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	6013      	str	r3, [r2, #0]
    l_enc_tim = l_enc;
 8001ab6:	4a3f      	ldr	r2, [pc, #252]	@ (8001bb4 <motor_init+0x110>)
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	6013      	str	r3, [r2, #0]
    r_enc_tim = r_enc;
 8001abc:	4a3e      	ldr	r2, [pc, #248]	@ (8001bb8 <motor_init+0x114>)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6013      	str	r3, [r2, #0]

    // Start Encoders and PWM for L, R motors
    HAL_TIM_Encoder_Start_IT(l_enc, TIM_CHANNEL_ALL);
 8001ac2:	213c      	movs	r1, #60	@ 0x3c
 8001ac4:	68b8      	ldr	r0, [r7, #8]
 8001ac6:	f002 fbfa 	bl	80042be <HAL_TIM_Encoder_Start_IT>
    HAL_TIM_Encoder_Start_IT(r_enc, TIM_CHANNEL_ALL);
 8001aca:	213c      	movs	r1, #60	@ 0x3c
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f002 fbf6 	bl	80042be <HAL_TIM_Encoder_Start_IT>
    HAL_TIM_PWM_Start(pwm, L_CHANNEL);
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	68f8      	ldr	r0, [r7, #12]
 8001ad6:	f002 fa2b 	bl	8003f30 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(pwm, R_CHANNEL);
 8001ada:	2104      	movs	r1, #4
 8001adc:	68f8      	ldr	r0, [r7, #12]
 8001ade:	f002 fa27 	bl	8003f30 <HAL_TIM_PWM_Start>

    l_rpm = (int)((1000/no_of_tick) * 60/1550);
 8001ae2:	4b36      	ldr	r3, [pc, #216]	@ (8001bbc <motor_init+0x118>)
 8001ae4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ae8:	461a      	mov	r2, r3
 8001aea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aee:	fb93 f2f2 	sdiv	r2, r3, r2
 8001af2:	4613      	mov	r3, r2
 8001af4:	011b      	lsls	r3, r3, #4
 8001af6:	1a9b      	subs	r3, r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	4a31      	ldr	r2, [pc, #196]	@ (8001bc0 <motor_init+0x11c>)
 8001afc:	fb82 1203 	smull	r1, r2, r2, r3
 8001b00:	441a      	add	r2, r3
 8001b02:	1292      	asrs	r2, r2, #10
 8001b04:	17db      	asrs	r3, r3, #31
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	b21a      	sxth	r2, r3
 8001b0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001bc4 <motor_init+0x120>)
 8001b0c:	801a      	strh	r2, [r3, #0]
    r_rpm = (int)((1000/no_of_tick) * 60/1550);
 8001b0e:	4b2b      	ldr	r3, [pc, #172]	@ (8001bbc <motor_init+0x118>)
 8001b10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b14:	461a      	mov	r2, r3
 8001b16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b1a:	fb93 f2f2 	sdiv	r2, r3, r2
 8001b1e:	4613      	mov	r3, r2
 8001b20:	011b      	lsls	r3, r3, #4
 8001b22:	1a9b      	subs	r3, r3, r2
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	4a26      	ldr	r2, [pc, #152]	@ (8001bc0 <motor_init+0x11c>)
 8001b28:	fb82 1203 	smull	r1, r2, r2, r3
 8001b2c:	441a      	add	r2, r3
 8001b2e:	1292      	asrs	r2, r2, #10
 8001b30:	17db      	asrs	r3, r3, #31
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	b21a      	sxth	r2, r3
 8001b36:	4b24      	ldr	r3, [pc, #144]	@ (8001bc8 <motor_init+0x124>)
 8001b38:	801a      	strh	r2, [r3, #0]

    l_speed = 0, r_speed = 0;
 8001b3a:	4b24      	ldr	r3, [pc, #144]	@ (8001bcc <motor_init+0x128>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	801a      	strh	r2, [r3, #0]
 8001b40:	4b23      	ldr	r3, [pc, #140]	@ (8001bd0 <motor_init+0x12c>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	801a      	strh	r2, [r3, #0]
    l_position = 0, r_position = 0;  // see SysTick_Handler in stm32f4xx_it.c
 8001b46:	4b23      	ldr	r3, [pc, #140]	@ (8001bd4 <motor_init+0x130>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	801a      	strh	r2, [r3, #0]
 8001b4c:	4b22      	ldr	r3, [pc, #136]	@ (8001bd8 <motor_init+0x134>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	801a      	strh	r2, [r3, #0]
    l_oldpos = 0, r_oldpos = 0; // see SysTick_Handler in stm32f4xx_it.c
 8001b52:	4b22      	ldr	r3, [pc, #136]	@ (8001bdc <motor_init+0x138>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	801a      	strh	r2, [r3, #0]
 8001b58:	4b21      	ldr	r3, [pc, #132]	@ (8001be0 <motor_init+0x13c>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	801a      	strh	r2, [r3, #0]
    l_angle = 0, r_angle = 0;
 8001b5e:	4b21      	ldr	r3, [pc, #132]	@ (8001be4 <motor_init+0x140>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	801a      	strh	r2, [r3, #0]
 8001b64:	4b20      	ldr	r3, [pc, #128]	@ (8001be8 <motor_init+0x144>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	801a      	strh	r2, [r3, #0]
    l_pwm_val = 0, r_pwm_val = 0;
 8001b6a:	4b20      	ldr	r3, [pc, #128]	@ (8001bec <motor_init+0x148>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	801a      	strh	r2, [r3, #0]
 8001b70:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf0 <motor_init+0x14c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	801a      	strh	r2, [r3, #0]

    start = 0;
 8001b76:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf4 <motor_init+0x150>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]

    Kp = 5;       // 10
 8001b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8001bf8 <motor_init+0x154>)
 8001b7e:	2205      	movs	r2, #5
 8001b80:	801a      	strh	r2, [r3, #0]
    Ki = 0.0005;   // 0.001
 8001b82:	4b1e      	ldr	r3, [pc, #120]	@ (8001bfc <motor_init+0x158>)
 8001b84:	4a1e      	ldr	r2, [pc, #120]	@ (8001c00 <motor_init+0x15c>)
 8001b86:	601a      	str	r2, [r3, #0]
    Kd = 1200;
 8001b88:	4b1e      	ldr	r3, [pc, #120]	@ (8001c04 <motor_init+0x160>)
 8001b8a:	4a1f      	ldr	r2, [pc, #124]	@ (8001c08 <motor_init+0x164>)
 8001b8c:	601a      	str	r2, [r3, #0]
    l_millisOld = HAL_GetTick();
 8001b8e:	f000 ff57 	bl	8002a40 <HAL_GetTick>
 8001b92:	4603      	mov	r3, r0
 8001b94:	461a      	mov	r2, r3
 8001b96:	4b1d      	ldr	r3, [pc, #116]	@ (8001c0c <motor_init+0x168>)
 8001b98:	601a      	str	r2, [r3, #0]
    r_millisOld = HAL_GetTick();
 8001b9a:	f000 ff51 	bl	8002a40 <HAL_GetTick>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8001c10 <motor_init+0x16c>)
 8001ba4:	601a      	str	r2, [r3, #0]
}
 8001ba6:	bf00      	nop
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000848 	.word	0x20000848
 8001bb4:	2000084c 	.word	0x2000084c
 8001bb8:	20000850 	.word	0x20000850
 8001bbc:	20000004 	.word	0x20000004
 8001bc0:	a9200a93 	.word	0xa9200a93
 8001bc4:	2000085e 	.word	0x2000085e
 8001bc8:	20000860 	.word	0x20000860
 8001bcc:	2000085a 	.word	0x2000085a
 8001bd0:	2000085c 	.word	0x2000085c
 8001bd4:	20000868 	.word	0x20000868
 8001bd8:	2000086a 	.word	0x2000086a
 8001bdc:	20000c88 	.word	0x20000c88
 8001be0:	20000c8a 	.word	0x20000c8a
 8001be4:	2000086c 	.word	0x2000086c
 8001be8:	2000086e 	.word	0x2000086e
 8001bec:	20000856 	.word	0x20000856
 8001bf0:	20000858 	.word	0x20000858
 8001bf4:	20000864 	.word	0x20000864
 8001bf8:	20000878 	.word	0x20000878
 8001bfc:	20000880 	.word	0x20000880
 8001c00:	3a03126f 	.word	0x3a03126f
 8001c04:	2000087c 	.word	0x2000087c
 8001c08:	44960000 	.word	0x44960000
 8001c0c:	20000870 	.word	0x20000870
 8001c10:	20000874 	.word	0x20000874

08001c14 <get_speed_pwm>:
    HAL_GPIO_WritePin(MOTOR_A_IN2_GPIO_Port, MOTOR_A_IN2_Pin, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(MOTOR_B_IN1_GPIO_Port, MOTOR_B_IN1_Pin, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(MOTOR_B_IN2_GPIO_Port, MOTOR_B_IN2_Pin, GPIO_PIN_RESET);
}

int16_t get_speed_pwm(uint8_t speed) {
 8001c14:	b480      	push	{r7}
 8001c16:	b085      	sub	sp, #20
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
    int16_t val = (int16_t)(MOTOR_PWM_MAX / 100 * speed);
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	461a      	mov	r2, r3
 8001c24:	0112      	lsls	r2, r2, #4
 8001c26:	1ad3      	subs	r3, r2, r3
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	81fb      	strh	r3, [r7, #14]
    return val;
 8001c2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3714      	adds	r7, #20
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
	...

08001c40 <motor_set_speed>:

// Speed: 0 - 100
void motor_set_speed(uint8_t speed) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	71fb      	strb	r3, [r7, #7]
    pwm_val_target = get_speed_pwm(speed);
 8001c4a:	79fb      	ldrb	r3, [r7, #7]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff ffe1 	bl	8001c14 <get_speed_pwm>
 8001c52:	4603      	mov	r3, r0
 8001c54:	461a      	mov	r2, r3
 8001c56:	4b09      	ldr	r3, [pc, #36]	@ (8001c7c <motor_set_speed+0x3c>)
 8001c58:	801a      	strh	r2, [r3, #0]
    l_pwm_val = pwm_val_target;
 8001c5a:	4b08      	ldr	r3, [pc, #32]	@ (8001c7c <motor_set_speed+0x3c>)
 8001c5c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c60:	4b07      	ldr	r3, [pc, #28]	@ (8001c80 <motor_set_speed+0x40>)
 8001c62:	801a      	strh	r2, [r3, #0]
    r_pwm_val = pwm_val_target;
 8001c64:	4b05      	ldr	r3, [pc, #20]	@ (8001c7c <motor_set_speed+0x3c>)
 8001c66:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001c6a:	4b06      	ldr	r3, [pc, #24]	@ (8001c84 <motor_set_speed+0x44>)
 8001c6c:	801a      	strh	r2, [r3, #0]
    set_pwm_LR();
 8001c6e:	f000 f80b 	bl	8001c88 <set_pwm_LR>
}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000854 	.word	0x20000854
 8001c80:	20000856 	.word	0x20000856
 8001c84:	20000858 	.word	0x20000858

08001c88 <set_pwm_LR>:
    // Reset timers
    __HAL_TIM_SET_COUNTER(l_enc_tim, 0);
    __HAL_TIM_SET_COUNTER(r_enc_tim, 0);
}

void set_pwm_LR() {
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
    // Set L, R channels
    int16_t l_temp = l_pwm_val, r_temp = r_pwm_val;
 8001c8e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d04 <set_pwm_LR+0x7c>)
 8001c90:	881b      	ldrh	r3, [r3, #0]
 8001c92:	80fb      	strh	r3, [r7, #6]
 8001c94:	4b1c      	ldr	r3, [pc, #112]	@ (8001d08 <set_pwm_LR+0x80>)
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	80bb      	strh	r3, [r7, #4]

    if (l_temp > MOTOR_PWM_MAX) {
 8001c9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c9e:	f241 7270 	movw	r2, #6000	@ 0x1770
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	dd03      	ble.n	8001cae <set_pwm_LR+0x26>
        l_temp = MOTOR_PWM_MAX;
 8001ca6:	f241 7370 	movw	r3, #6000	@ 0x1770
 8001caa:	80fb      	strh	r3, [r7, #6]
 8001cac:	e005      	b.n	8001cba <set_pwm_LR+0x32>
    } else if (l_temp < MOTOR_PWM_MIN) {
 8001cae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	da01      	bge.n	8001cba <set_pwm_LR+0x32>
        l_temp = MOTOR_PWM_MIN;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	80fb      	strh	r3, [r7, #6]
    } 

    if (r_temp > MOTOR_PWM_MAX) {
 8001cba:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001cbe:	f241 7270 	movw	r2, #6000	@ 0x1770
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	dd03      	ble.n	8001cce <set_pwm_LR+0x46>
        r_temp = MOTOR_PWM_MAX;
 8001cc6:	f241 7370 	movw	r3, #6000	@ 0x1770
 8001cca:	80bb      	strh	r3, [r7, #4]
 8001ccc:	e005      	b.n	8001cda <set_pwm_LR+0x52>
    } else if (r_temp < MOTOR_PWM_MIN) {
 8001cce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	da01      	bge.n	8001cda <set_pwm_LR+0x52>
        r_temp = MOTOR_PWM_MIN;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	80bb      	strh	r3, [r7, #4]
    }

    __HAL_TIM_SET_COMPARE(motor_pwm_tim, L_CHANNEL, l_pwm_val);
 8001cda:	4b0a      	ldr	r3, [pc, #40]	@ (8001d04 <set_pwm_LR+0x7c>)
 8001cdc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8001d0c <set_pwm_LR+0x84>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(motor_pwm_tim, R_CHANNEL, r_pwm_val);
 8001ce8:	4b07      	ldr	r3, [pc, #28]	@ (8001d08 <set_pwm_LR+0x80>)
 8001cea:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001cee:	4b07      	ldr	r3, [pc, #28]	@ (8001d0c <set_pwm_LR+0x84>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001cf6:	bf00      	nop
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	20000856 	.word	0x20000856
 8001d08:	20000858 	.word	0x20000858
 8001d0c:	20000848 	.word	0x20000848

08001d10 <OLED_WR_Byte>:
			   1 => sending data
			   0 => sending command
Output  : none

**************************************************************************/
void OLED_WR_Byte(uint8_t dat, uint8_t DataCmd) {
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	460a      	mov	r2, r1
 8001d1a:	71fb      	strb	r3, [r7, #7]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	if (DataCmd == 1) {		// Data write
 8001d20:	79bb      	ldrb	r3, [r7, #6]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d106      	bne.n	8001d34 <OLED_WR_Byte+0x24>
		OLED_RS_Set();		// Set the D/C# line
 8001d26:	2201      	movs	r2, #1
 8001d28:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d2c:	481c      	ldr	r0, [pc, #112]	@ (8001da0 <OLED_WR_Byte+0x90>)
 8001d2e:	f001 fa0f 	bl	8003150 <HAL_GPIO_WritePin>
 8001d32:	e005      	b.n	8001d40 <OLED_WR_Byte+0x30>
	} else {				// Command write
		OLED_RS_Clr();
 8001d34:	2200      	movs	r2, #0
 8001d36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d3a:	4819      	ldr	r0, [pc, #100]	@ (8001da0 <OLED_WR_Byte+0x90>)
 8001d3c:	f001 fa08 	bl	8003150 <HAL_GPIO_WritePin>
	}						// Clear the D/C# line

	for(i = 0; i < 8 ; i++) {
 8001d40:	2300      	movs	r3, #0
 8001d42:	73fb      	strb	r3, [r7, #15]
 8001d44:	e01e      	b.n	8001d84 <OLED_WR_Byte+0x74>
		OLED_SCLK_Clr();
 8001d46:	2200      	movs	r2, #0
 8001d48:	2120      	movs	r1, #32
 8001d4a:	4815      	ldr	r0, [pc, #84]	@ (8001da0 <OLED_WR_Byte+0x90>)
 8001d4c:	f001 fa00 	bl	8003150 <HAL_GPIO_WritePin>
		(dat & 0x80) ? OLED_SDIN_Set(): OLED_SDIN_Clr();
 8001d50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	da05      	bge.n	8001d64 <OLED_WR_Byte+0x54>
 8001d58:	2201      	movs	r2, #1
 8001d5a:	2140      	movs	r1, #64	@ 0x40
 8001d5c:	4810      	ldr	r0, [pc, #64]	@ (8001da0 <OLED_WR_Byte+0x90>)
 8001d5e:	f001 f9f7 	bl	8003150 <HAL_GPIO_WritePin>
 8001d62:	e004      	b.n	8001d6e <OLED_WR_Byte+0x5e>
 8001d64:	2200      	movs	r2, #0
 8001d66:	2140      	movs	r1, #64	@ 0x40
 8001d68:	480d      	ldr	r0, [pc, #52]	@ (8001da0 <OLED_WR_Byte+0x90>)
 8001d6a:	f001 f9f1 	bl	8003150 <HAL_GPIO_WritePin>
		dat <<= 1;
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	71fb      	strb	r3, [r7, #7]
		OLED_SCLK_Set();
 8001d74:	2201      	movs	r2, #1
 8001d76:	2120      	movs	r1, #32
 8001d78:	4809      	ldr	r0, [pc, #36]	@ (8001da0 <OLED_WR_Byte+0x90>)
 8001d7a:	f001 f9e9 	bl	8003150 <HAL_GPIO_WritePin>
	for(i = 0; i < 8 ; i++) {
 8001d7e:	7bfb      	ldrb	r3, [r7, #15]
 8001d80:	3301      	adds	r3, #1
 8001d82:	73fb      	strb	r3, [r7, #15]
 8001d84:	7bfb      	ldrb	r3, [r7, #15]
 8001d86:	2b07      	cmp	r3, #7
 8001d88:	d9dd      	bls.n	8001d46 <OLED_WR_Byte+0x36>
	}

	OLED_RS_Set();			// Keep the D/C# line high upon exit
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d90:	4803      	ldr	r0, [pc, #12]	@ (8001da0 <OLED_WR_Byte+0x90>)
 8001d92:	f001 f9dd 	bl	8003150 <HAL_GPIO_WritePin>
}
 8001d96:	bf00      	nop
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40021000 	.word	0x40021000

08001da4 <OLED_Refresh_Gram>:

// **************************************************************************
// Refresh the GRAM
uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram() {
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i = 0; i < 8; i++){
 8001daa:	2300      	movs	r3, #0
 8001dac:	71fb      	strb	r3, [r7, #7]
 8001dae:	e026      	b.n	8001dfe <OLED_Refresh_Gram+0x5a>
		OLED_WR_Byte(0xb0 + i, OLED_CMD);
 8001db0:	79fb      	ldrb	r3, [r7, #7]
 8001db2:	3b50      	subs	r3, #80	@ 0x50
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	2100      	movs	r1, #0
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff ffa9 	bl	8001d10 <OLED_WR_Byte>
		OLED_WR_Byte(0x00, OLED_CMD);
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	f7ff ffa5 	bl	8001d10 <OLED_WR_Byte>
		OLED_WR_Byte(0x10, OLED_CMD);
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	2010      	movs	r0, #16
 8001dca:	f7ff ffa1 	bl	8001d10 <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 8001dce:	2300      	movs	r3, #0
 8001dd0:	71bb      	strb	r3, [r7, #6]
 8001dd2:	e00d      	b.n	8001df0 <OLED_Refresh_Gram+0x4c>
			OLED_WR_Byte(OLED_GRAM[n][i], OLED_DATA);
 8001dd4:	79ba      	ldrb	r2, [r7, #6]
 8001dd6:	79fb      	ldrb	r3, [r7, #7]
 8001dd8:	490d      	ldr	r1, [pc, #52]	@ (8001e10 <OLED_Refresh_Gram+0x6c>)
 8001dda:	00d2      	lsls	r2, r2, #3
 8001ddc:	440a      	add	r2, r1
 8001dde:	4413      	add	r3, r2
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2101      	movs	r1, #1
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff ff93 	bl	8001d10 <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 8001dea:	79bb      	ldrb	r3, [r7, #6]
 8001dec:	3301      	adds	r3, #1
 8001dee:	71bb      	strb	r3, [r7, #6]
 8001df0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	daed      	bge.n	8001dd4 <OLED_Refresh_Gram+0x30>
	for(i = 0; i < 8; i++){
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	71fb      	strb	r3, [r7, #7]
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	2b07      	cmp	r3, #7
 8001e02:	d9d5      	bls.n	8001db0 <OLED_Refresh_Gram+0xc>
	}
}
 8001e04:	bf00      	nop
 8001e06:	bf00      	nop
 8001e08:	3708      	adds	r7, #8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	20000884 	.word	0x20000884

08001e14 <OLED_Clear>:

// **************************************************************************
// Clear OLED
void OLED_Clear() {
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for(i = 0; i < 8; i++)
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	71fb      	strb	r3, [r7, #7]
 8001e1e:	e014      	b.n	8001e4a <OLED_Clear+0x36>
		for(n = 0; n < 128; n++)
 8001e20:	2300      	movs	r3, #0
 8001e22:	71bb      	strb	r3, [r7, #6]
 8001e24:	e00a      	b.n	8001e3c <OLED_Clear+0x28>
			OLED_GRAM[n][i] = 0X00;
 8001e26:	79ba      	ldrb	r2, [r7, #6]
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	490c      	ldr	r1, [pc, #48]	@ (8001e5c <OLED_Clear+0x48>)
 8001e2c:	00d2      	lsls	r2, r2, #3
 8001e2e:	440a      	add	r2, r1
 8001e30:	4413      	add	r3, r2
 8001e32:	2200      	movs	r2, #0
 8001e34:	701a      	strb	r2, [r3, #0]
		for(n = 0; n < 128; n++)
 8001e36:	79bb      	ldrb	r3, [r7, #6]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	71bb      	strb	r3, [r7, #6]
 8001e3c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	daf0      	bge.n	8001e26 <OLED_Clear+0x12>
	for(i = 0; i < 8; i++)
 8001e44:	79fb      	ldrb	r3, [r7, #7]
 8001e46:	3301      	adds	r3, #1
 8001e48:	71fb      	strb	r3, [r7, #7]
 8001e4a:	79fb      	ldrb	r3, [r7, #7]
 8001e4c:	2b07      	cmp	r3, #7
 8001e4e:	d9e7      	bls.n	8001e20 <OLED_Clear+0xc>
	OLED_Refresh_Gram();	// Refresh
 8001e50:	f7ff ffa8 	bl	8001da4 <OLED_Refresh_Gram>
}
 8001e54:	bf00      	nop
 8001e56:	3708      	adds	r7, #8
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	20000884 	.word	0x20000884

08001e60 <OLED_DrawPoint>:
	OLED_WR_Byte(0XAE, OLED_CMD);	// DISPLAY OFF
}

// **************************************************************************
// Draw A Point
void OLED_DrawPoint(uint8_t x, uint8_t y, uint8_t t) {
 8001e60:	b480      	push	{r7}
 8001e62:	b085      	sub	sp, #20
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	71bb      	strb	r3, [r7, #6]
 8001e6e:	4613      	mov	r3, r2
 8001e70:	717b      	strb	r3, [r7, #5]
	uint8_t pos, bx, temp = 0;
 8001e72:	2300      	movs	r3, #0
 8001e74:	73fb      	strb	r3, [r7, #15]

	if (x > 127 || y > 63)
 8001e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	db41      	blt.n	8001f02 <OLED_DrawPoint+0xa2>
 8001e7e:	79bb      	ldrb	r3, [r7, #6]
 8001e80:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e82:	d83e      	bhi.n	8001f02 <OLED_DrawPoint+0xa2>
		return;		// Out of reach

	pos = 7 - y/8;
 8001e84:	79bb      	ldrb	r3, [r7, #6]
 8001e86:	08db      	lsrs	r3, r3, #3
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	f1c3 0307 	rsb	r3, r3, #7
 8001e8e:	73bb      	strb	r3, [r7, #14]
	bx = y % 8;
 8001e90:	79bb      	ldrb	r3, [r7, #6]
 8001e92:	f003 0307 	and.w	r3, r3, #7
 8001e96:	737b      	strb	r3, [r7, #13]
	temp = 1 << (7-bx);
 8001e98:	7b7b      	ldrb	r3, [r7, #13]
 8001e9a:	f1c3 0307 	rsb	r3, r3, #7
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	73fb      	strb	r3, [r7, #15]

	if (t) {
 8001ea6:	797b      	ldrb	r3, [r7, #5]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d012      	beq.n	8001ed2 <OLED_DrawPoint+0x72>
		OLED_GRAM[x][pos] |= temp;
 8001eac:	79fa      	ldrb	r2, [r7, #7]
 8001eae:	7bbb      	ldrb	r3, [r7, #14]
 8001eb0:	4917      	ldr	r1, [pc, #92]	@ (8001f10 <OLED_DrawPoint+0xb0>)
 8001eb2:	00d2      	lsls	r2, r2, #3
 8001eb4:	440a      	add	r2, r1
 8001eb6:	4413      	add	r3, r2
 8001eb8:	7818      	ldrb	r0, [r3, #0]
 8001eba:	79fa      	ldrb	r2, [r7, #7]
 8001ebc:	7bbb      	ldrb	r3, [r7, #14]
 8001ebe:	7bf9      	ldrb	r1, [r7, #15]
 8001ec0:	4301      	orrs	r1, r0
 8001ec2:	b2c8      	uxtb	r0, r1
 8001ec4:	4912      	ldr	r1, [pc, #72]	@ (8001f10 <OLED_DrawPoint+0xb0>)
 8001ec6:	00d2      	lsls	r2, r2, #3
 8001ec8:	440a      	add	r2, r1
 8001eca:	4413      	add	r3, r2
 8001ecc:	4602      	mov	r2, r0
 8001ece:	701a      	strb	r2, [r3, #0]
 8001ed0:	e018      	b.n	8001f04 <OLED_DrawPoint+0xa4>
	} else {
		OLED_GRAM[x][pos] &= ~temp;
 8001ed2:	79fa      	ldrb	r2, [r7, #7]
 8001ed4:	7bbb      	ldrb	r3, [r7, #14]
 8001ed6:	490e      	ldr	r1, [pc, #56]	@ (8001f10 <OLED_DrawPoint+0xb0>)
 8001ed8:	00d2      	lsls	r2, r2, #3
 8001eda:	440a      	add	r2, r1
 8001edc:	4413      	add	r3, r2
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	b25a      	sxtb	r2, r3
 8001ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	b25b      	sxtb	r3, r3
 8001eea:	4013      	ands	r3, r2
 8001eec:	b259      	sxtb	r1, r3
 8001eee:	79fa      	ldrb	r2, [r7, #7]
 8001ef0:	7bbb      	ldrb	r3, [r7, #14]
 8001ef2:	b2c8      	uxtb	r0, r1
 8001ef4:	4906      	ldr	r1, [pc, #24]	@ (8001f10 <OLED_DrawPoint+0xb0>)
 8001ef6:	00d2      	lsls	r2, r2, #3
 8001ef8:	440a      	add	r2, r1
 8001efa:	4413      	add	r3, r2
 8001efc:	4602      	mov	r2, r0
 8001efe:	701a      	strb	r2, [r3, #0]
 8001f00:	e000      	b.n	8001f04 <OLED_DrawPoint+0xa4>
		return;		// Out of reach
 8001f02:	bf00      	nop
	}
}
 8001f04:	3714      	adds	r7, #20
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	20000884 	.word	0x20000884

08001f14 <OLED_ShowChar>:

// **************************************************************************
// Show Char
void OLED_ShowChar(uint8_t x, uint8_t y, uint8_t chr, uint8_t size, uint8_t mode) {
 8001f14:	b590      	push	{r4, r7, lr}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4604      	mov	r4, r0
 8001f1c:	4608      	mov	r0, r1
 8001f1e:	4611      	mov	r1, r2
 8001f20:	461a      	mov	r2, r3
 8001f22:	4623      	mov	r3, r4
 8001f24:	71fb      	strb	r3, [r7, #7]
 8001f26:	4603      	mov	r3, r0
 8001f28:	71bb      	strb	r3, [r7, #6]
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	717b      	strb	r3, [r7, #5]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	713b      	strb	r3, [r7, #4]
	uint8_t temp, t, t1;
	uint8_t y0 = y;
 8001f32:	79bb      	ldrb	r3, [r7, #6]
 8001f34:	733b      	strb	r3, [r7, #12]

	chr = chr - ' ';
 8001f36:	797b      	ldrb	r3, [r7, #5]
 8001f38:	3b20      	subs	r3, #32
 8001f3a:	717b      	strb	r3, [r7, #5]
    for(t = 0; t < size; t++) {
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	73bb      	strb	r3, [r7, #14]
 8001f40:	e04d      	b.n	8001fde <OLED_ShowChar+0xca>
		if (size == 12)
 8001f42:	793b      	ldrb	r3, [r7, #4]
 8001f44:	2b0c      	cmp	r3, #12
 8001f46:	d10b      	bne.n	8001f60 <OLED_ShowChar+0x4c>
			temp = oled_asc2_1206[chr][t];		// 1206 Size
 8001f48:	797a      	ldrb	r2, [r7, #5]
 8001f4a:	7bb9      	ldrb	r1, [r7, #14]
 8001f4c:	4828      	ldr	r0, [pc, #160]	@ (8001ff0 <OLED_ShowChar+0xdc>)
 8001f4e:	4613      	mov	r3, r2
 8001f50:	005b      	lsls	r3, r3, #1
 8001f52:	4413      	add	r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	4403      	add	r3, r0
 8001f58:	440b      	add	r3, r1
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	73fb      	strb	r3, [r7, #15]
 8001f5e:	e007      	b.n	8001f70 <OLED_ShowChar+0x5c>
		else
			temp = oled_asc2_1608[chr][t];		// 1608 Size
 8001f60:	797a      	ldrb	r2, [r7, #5]
 8001f62:	7bbb      	ldrb	r3, [r7, #14]
 8001f64:	4923      	ldr	r1, [pc, #140]	@ (8001ff4 <OLED_ShowChar+0xe0>)
 8001f66:	0112      	lsls	r2, r2, #4
 8001f68:	440a      	add	r2, r1
 8001f6a:	4413      	add	r3, r2
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	73fb      	strb	r3, [r7, #15]

        for(t1 = 0; t1 < 8; t1++) {
 8001f70:	2300      	movs	r3, #0
 8001f72:	737b      	strb	r3, [r7, #13]
 8001f74:	e02d      	b.n	8001fd2 <OLED_ShowChar+0xbe>
			if (temp & 0x80) {
 8001f76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	da07      	bge.n	8001f8e <OLED_ShowChar+0x7a>
				OLED_DrawPoint(x, y, mode);
 8001f7e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001f82:	79b9      	ldrb	r1, [r7, #6]
 8001f84:	79fb      	ldrb	r3, [r7, #7]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff ff6a 	bl	8001e60 <OLED_DrawPoint>
 8001f8c:	e00c      	b.n	8001fa8 <OLED_ShowChar+0x94>
			} else {
				OLED_DrawPoint(x, y, !mode);
 8001f8e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	bf0c      	ite	eq
 8001f96:	2301      	moveq	r3, #1
 8001f98:	2300      	movne	r3, #0
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	79b9      	ldrb	r1, [r7, #6]
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff ff5c 	bl	8001e60 <OLED_DrawPoint>
			}

			temp <<= 1;
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	73fb      	strb	r3, [r7, #15]
			y++;
 8001fae:	79bb      	ldrb	r3, [r7, #6]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	71bb      	strb	r3, [r7, #6]

			if((y - y0) == size) {
 8001fb4:	79ba      	ldrb	r2, [r7, #6]
 8001fb6:	7b3b      	ldrb	r3, [r7, #12]
 8001fb8:	1ad2      	subs	r2, r2, r3
 8001fba:	793b      	ldrb	r3, [r7, #4]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d105      	bne.n	8001fcc <OLED_ShowChar+0xb8>
				y = y0;
 8001fc0:	7b3b      	ldrb	r3, [r7, #12]
 8001fc2:	71bb      	strb	r3, [r7, #6]
				x++;
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	3301      	adds	r3, #1
 8001fc8:	71fb      	strb	r3, [r7, #7]
				break;
 8001fca:	e005      	b.n	8001fd8 <OLED_ShowChar+0xc4>
        for(t1 = 0; t1 < 8; t1++) {
 8001fcc:	7b7b      	ldrb	r3, [r7, #13]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	737b      	strb	r3, [r7, #13]
 8001fd2:	7b7b      	ldrb	r3, [r7, #13]
 8001fd4:	2b07      	cmp	r3, #7
 8001fd6:	d9ce      	bls.n	8001f76 <OLED_ShowChar+0x62>
    for(t = 0; t < size; t++) {
 8001fd8:	7bbb      	ldrb	r3, [r7, #14]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	73bb      	strb	r3, [r7, #14]
 8001fde:	7bba      	ldrb	r2, [r7, #14]
 8001fe0:	793b      	ldrb	r3, [r7, #4]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d3ad      	bcc.n	8001f42 <OLED_ShowChar+0x2e>
			}
		}
    }
}
 8001fe6:	bf00      	nop
 8001fe8:	bf00      	nop
 8001fea:	3714      	adds	r7, #20
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd90      	pop	{r4, r7, pc}
 8001ff0:	0800917c 	.word	0x0800917c
 8001ff4:	080095f0 	.word	0x080095f0

08001ff8 <OLED_ShowString>:
	}
}

// **************************************************************************
// Show The String
void OLED_ShowString(uint8_t x, uint8_t y, const uint8_t *p) {
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af02      	add	r7, sp, #8
 8001ffe:	4603      	mov	r3, r0
 8002000:	603a      	str	r2, [r7, #0]
 8002002:	71fb      	strb	r3, [r7, #7]
 8002004:	460b      	mov	r3, r1
 8002006:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58
    while (*p != '\0') {
 8002008:	e01f      	b.n	800204a <OLED_ShowString+0x52>
        if (x > MAX_CHAR_POSX){
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	2b7a      	cmp	r3, #122	@ 0x7a
 800200e:	d904      	bls.n	800201a <OLED_ShowString+0x22>
        	x = 0;
 8002010:	2300      	movs	r3, #0
 8002012:	71fb      	strb	r3, [r7, #7]
        	y += 16;
 8002014:	79bb      	ldrb	r3, [r7, #6]
 8002016:	3310      	adds	r3, #16
 8002018:	71bb      	strb	r3, [r7, #6]
        }

        if (y > MAX_CHAR_POSY) {
 800201a:	79bb      	ldrb	r3, [r7, #6]
 800201c:	2b3a      	cmp	r3, #58	@ 0x3a
 800201e:	d905      	bls.n	800202c <OLED_ShowString+0x34>
        	y = x = 0;
 8002020:	2300      	movs	r3, #0
 8002022:	71fb      	strb	r3, [r7, #7]
 8002024:	79fb      	ldrb	r3, [r7, #7]
 8002026:	71bb      	strb	r3, [r7, #6]
        	OLED_Clear();
 8002028:	f7ff fef4 	bl	8001e14 <OLED_Clear>
        }

        OLED_ShowChar(x, y, *p, 12, 1);
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	781a      	ldrb	r2, [r3, #0]
 8002030:	79b9      	ldrb	r1, [r7, #6]
 8002032:	79f8      	ldrb	r0, [r7, #7]
 8002034:	2301      	movs	r3, #1
 8002036:	9300      	str	r3, [sp, #0]
 8002038:	230c      	movs	r3, #12
 800203a:	f7ff ff6b 	bl	8001f14 <OLED_ShowChar>
        x += 8;
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	3308      	adds	r3, #8
 8002042:	71fb      	strb	r3, [r7, #7]
        p++;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	3301      	adds	r3, #1
 8002048:	603b      	str	r3, [r7, #0]
    while (*p != '\0') {
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d1db      	bne.n	800200a <OLED_ShowString+0x12>
    }
}
 8002052:	bf00      	nop
 8002054:	bf00      	nop
 8002056:	3708      	adds	r7, #8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <OLED_Init>:

void OLED_Init() {
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8002060:	f001 f9d4 	bl	800340c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);	// turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles
 8002064:	4b41      	ldr	r3, [pc, #260]	@ (800216c <OLED_Init+0x110>)
 8002066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002068:	4a40      	ldr	r2, [pc, #256]	@ (800216c <OLED_Init+0x110>)
 800206a:	f023 0301 	bic.w	r3, r3, #1
 800206e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002070:	4b3e      	ldr	r3, [pc, #248]	@ (800216c <OLED_Init+0x110>)
 8002072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002074:	4a3d      	ldr	r2, [pc, #244]	@ (800216c <OLED_Init+0x110>)
 8002076:	f023 0304 	bic.w	r3, r3, #4
 800207a:	6713      	str	r3, [r2, #112]	@ 0x70
										// LSE oscillator switch off to let PC13 PC14 PC15 be IO


	HAL_PWR_DisableBkUpAccess();
 800207c:	f001 f9da 	bl	8003434 <HAL_PWR_DisableBkUpAccess>

	OLED_RST_Clr();
 8002080:	2200      	movs	r2, #0
 8002082:	2180      	movs	r1, #128	@ 0x80
 8002084:	483a      	ldr	r0, [pc, #232]	@ (8002170 <OLED_Init+0x114>)
 8002086:	f001 f863 	bl	8003150 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800208a:	2064      	movs	r0, #100	@ 0x64
 800208c:	f000 fce4 	bl	8002a58 <HAL_Delay>
	OLED_RST_Set();
 8002090:	2201      	movs	r2, #1
 8002092:	2180      	movs	r1, #128	@ 0x80
 8002094:	4836      	ldr	r0, [pc, #216]	@ (8002170 <OLED_Init+0x114>)
 8002096:	f001 f85b 	bl	8003150 <HAL_GPIO_WritePin>

	OLED_WR_Byte(0xAE, OLED_CMD);	// Off Display
 800209a:	2100      	movs	r1, #0
 800209c:	20ae      	movs	r0, #174	@ 0xae
 800209e:	f7ff fe37 	bl	8001d10 <OLED_WR_Byte>

	OLED_WR_Byte(0xD5, OLED_CMD);	// Set Oscillator Division
 80020a2:	2100      	movs	r1, #0
 80020a4:	20d5      	movs	r0, #213	@ 0xd5
 80020a6:	f7ff fe33 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(80, OLED_CMD);		// [3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 80020aa:	2100      	movs	r1, #0
 80020ac:	2050      	movs	r0, #80	@ 0x50
 80020ae:	f7ff fe2f 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8, OLED_CMD);	// multiplex ratio
 80020b2:	2100      	movs	r1, #0
 80020b4:	20a8      	movs	r0, #168	@ 0xa8
 80020b6:	f7ff fe2b 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F, OLED_CMD);	// duty = 0X3F(1/64)
 80020ba:	2100      	movs	r1, #0
 80020bc:	203f      	movs	r0, #63	@ 0x3f
 80020be:	f7ff fe27 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3, OLED_CMD);	// set display offset
 80020c2:	2100      	movs	r1, #0
 80020c4:	20d3      	movs	r0, #211	@ 0xd3
 80020c6:	f7ff fe23 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0X00, OLED_CMD);	// 0
 80020ca:	2100      	movs	r1, #0
 80020cc:	2000      	movs	r0, #0
 80020ce:	f7ff fe1f 	bl	8001d10 <OLED_WR_Byte>

	OLED_WR_Byte(0x40, OLED_CMD);	// set display start line [5:0]- from 0-63. RESET
 80020d2:	2100      	movs	r1, #0
 80020d4:	2040      	movs	r0, #64	@ 0x40
 80020d6:	f7ff fe1b 	bl	8001d10 <OLED_WR_Byte>

	OLED_WR_Byte(0x8D, OLED_CMD);	// Set charge pump
 80020da:	2100      	movs	r1, #0
 80020dc:	208d      	movs	r0, #141	@ 0x8d
 80020de:	f7ff fe17 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0x14, OLED_CMD); 	// Enable Charge Pump
 80020e2:	2100      	movs	r1, #0
 80020e4:	2014      	movs	r0, #20
 80020e6:	f7ff fe13 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0x20, OLED_CMD);	// Set Memory Addressing Mode
 80020ea:	2100      	movs	r1, #0
 80020ec:	2020      	movs	r0, #32
 80020ee:	f7ff fe0f 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0x02, OLED_CMD);	// Page Addressing Mode (RESET)
 80020f2:	2100      	movs	r1, #0
 80020f4:	2002      	movs	r0, #2
 80020f6:	f7ff fe0b 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1, OLED_CMD);	// Set segment remap, bit0:0,0->0;1,0->127;
 80020fa:	2100      	movs	r1, #0
 80020fc:	20a1      	movs	r0, #161	@ 0xa1
 80020fe:	f7ff fe07 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0, OLED_CMD);	// Set COM Output Scan Direction
 8002102:	2100      	movs	r1, #0
 8002104:	20c0      	movs	r0, #192	@ 0xc0
 8002106:	f7ff fe03 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA, OLED_CMD);	// Set COM Pins
 800210a:	2100      	movs	r1, #0
 800210c:	20da      	movs	r0, #218	@ 0xda
 800210e:	f7ff fdff 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0x12, OLED_CMD);	// [5:4] setting
 8002112:	2100      	movs	r1, #0
 8002114:	2012      	movs	r0, #18
 8002116:	f7ff fdfb 	bl	8001d10 <OLED_WR_Byte>

	OLED_WR_Byte(0x81, OLED_CMD);	// Contrast Control
 800211a:	2100      	movs	r1, #0
 800211c:	2081      	movs	r0, #129	@ 0x81
 800211e:	f7ff fdf7 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF, OLED_CMD);	// 1~256; Default: 0X7F
 8002122:	2100      	movs	r1, #0
 8002124:	20ef      	movs	r0, #239	@ 0xef
 8002126:	f7ff fdf3 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9, OLED_CMD);	// Set Pre-charge Period
 800212a:	2100      	movs	r1, #0
 800212c:	20d9      	movs	r0, #217	@ 0xd9
 800212e:	f7ff fdef 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1, OLED_CMD);	// [3:0],PHASE 1;[7:4],PHASE 2;
 8002132:	2100      	movs	r1, #0
 8002134:	20f1      	movs	r0, #241	@ 0xf1
 8002136:	f7ff fdeb 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB, OLED_CMD);	// Set VCOMH
 800213a:	2100      	movs	r1, #0
 800213c:	20db      	movs	r0, #219	@ 0xdb
 800213e:	f7ff fde7 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0x30, OLED_CMD);	// [6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8002142:	2100      	movs	r1, #0
 8002144:	2030      	movs	r0, #48	@ 0x30
 8002146:	f7ff fde3 	bl	8001d10 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4, OLED_CMD);	// Enable display outputs according to the GDDRAM contents
 800214a:	2100      	movs	r1, #0
 800214c:	20a4      	movs	r0, #164	@ 0xa4
 800214e:	f7ff fddf 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6, OLED_CMD);	// Set normal display
 8002152:	2100      	movs	r1, #0
 8002154:	20a6      	movs	r0, #166	@ 0xa6
 8002156:	f7ff fddb 	bl	8001d10 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF, OLED_CMD);	// DISPLAY ON
 800215a:	2100      	movs	r1, #0
 800215c:	20af      	movs	r0, #175	@ 0xaf
 800215e:	f7ff fdd7 	bl	8001d10 <OLED_WR_Byte>
	OLED_Clear();
 8002162:	f7ff fe57 	bl	8001e14 <OLED_Clear>
}
 8002166:	bf00      	nop
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	40023800 	.word	0x40023800
 8002170:	40021000 	.word	0x40021000

08002174 <servo_init>:
#include "servo.h"


TIM_HandleTypeDef* pwm_tim;

void servo_init(TIM_HandleTypeDef* pwm) {
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
	pwm_tim = pwm;
 800217c:	4a05      	ldr	r2, [pc, #20]	@ (8002194 <servo_init+0x20>)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6013      	str	r3, [r2, #0]
	HAL_TIM_PWM_Start(pwm, SERVO_PWM_CHANNEL);
 8002182:	2100      	movs	r1, #0
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f001 fed3 	bl	8003f30 <HAL_TIM_PWM_Start>
}
 800218a:	bf00      	nop
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000c84 	.word	0x20000c84

08002198 <servo_set_dir>:

void servo_set_dir(uint32_t val) {
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
	HAL_Delay(200);
 80021a0:	20c8      	movs	r0, #200	@ 0xc8
 80021a2:	f000 fc59 	bl	8002a58 <HAL_Delay>
	pwm_tim->Instance->CCR1 = val;
 80021a6:	4b04      	ldr	r3, [pc, #16]	@ (80021b8 <servo_set_dir+0x20>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80021b0:	bf00      	nop
 80021b2:	3708      	adds	r7, #8
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	20000c84 	.word	0x20000c84

080021bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c2:	2300      	movs	r3, #0
 80021c4:	607b      	str	r3, [r7, #4]
 80021c6:	4b10      	ldr	r3, [pc, #64]	@ (8002208 <HAL_MspInit+0x4c>)
 80021c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ca:	4a0f      	ldr	r2, [pc, #60]	@ (8002208 <HAL_MspInit+0x4c>)
 80021cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80021d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002208 <HAL_MspInit+0x4c>)
 80021d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021da:	607b      	str	r3, [r7, #4]
 80021dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	603b      	str	r3, [r7, #0]
 80021e2:	4b09      	ldr	r3, [pc, #36]	@ (8002208 <HAL_MspInit+0x4c>)
 80021e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e6:	4a08      	ldr	r2, [pc, #32]	@ (8002208 <HAL_MspInit+0x4c>)
 80021e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ee:	4b06      	ldr	r3, [pc, #24]	@ (8002208 <HAL_MspInit+0x4c>)
 80021f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021f6:	603b      	str	r3, [r7, #0]
 80021f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	40023800 	.word	0x40023800

0800220c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b08a      	sub	sp, #40	@ 0x28
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002214:	f107 0314 	add.w	r3, r7, #20
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a19      	ldr	r2, [pc, #100]	@ (8002290 <HAL_I2C_MspInit+0x84>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d12c      	bne.n	8002288 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
 8002232:	4b18      	ldr	r3, [pc, #96]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	4a17      	ldr	r2, [pc, #92]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 8002238:	f043 0302 	orr.w	r3, r3, #2
 800223c:	6313      	str	r3, [r2, #48]	@ 0x30
 800223e:	4b15      	ldr	r3, [pc, #84]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	613b      	str	r3, [r7, #16]
 8002248:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ICM_SCL_Pin|ICM_SDA_Pin;
 800224a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800224e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002250:	2312      	movs	r3, #18
 8002252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002258:	2303      	movs	r3, #3
 800225a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800225c:	2304      	movs	r3, #4
 800225e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	480c      	ldr	r0, [pc, #48]	@ (8002298 <HAL_I2C_MspInit+0x8c>)
 8002268:	f000 fdbe 	bl	8002de8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800226c:	2300      	movs	r3, #0
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	4b08      	ldr	r3, [pc, #32]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 8002272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002274:	4a07      	ldr	r2, [pc, #28]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 8002276:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800227a:	6413      	str	r3, [r2, #64]	@ 0x40
 800227c:	4b05      	ldr	r3, [pc, #20]	@ (8002294 <HAL_I2C_MspInit+0x88>)
 800227e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002280:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002288:	bf00      	nop
 800228a:	3728      	adds	r7, #40	@ 0x28
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40005400 	.word	0x40005400
 8002294:	40023800 	.word	0x40023800
 8002298:	40020400 	.word	0x40020400

0800229c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08e      	sub	sp, #56	@ 0x38
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a4f      	ldr	r2, [pc, #316]	@ (80023f8 <HAL_TIM_Base_MspInit+0x15c>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d135      	bne.n	800232a <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	623b      	str	r3, [r7, #32]
 80022c2:	4b4e      	ldr	r3, [pc, #312]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c6:	4a4d      	ldr	r2, [pc, #308]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ce:	4b4b      	ldr	r3, [pc, #300]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d2:	f003 0301 	and.w	r3, r3, #1
 80022d6:	623b      	str	r3, [r7, #32]
 80022d8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	61fb      	str	r3, [r7, #28]
 80022de:	4b47      	ldr	r3, [pc, #284]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e2:	4a46      	ldr	r2, [pc, #280]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80022e4:	f043 0310 	orr.w	r3, r3, #16
 80022e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022ea:	4b44      	ldr	r3, [pc, #272]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	f003 0310 	and.w	r3, r3, #16
 80022f2:	61fb      	str	r3, [r7, #28]
 80022f4:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80022f6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80022fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fc:	2302      	movs	r3, #2
 80022fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002304:	2300      	movs	r3, #0
 8002306:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002308:	2301      	movs	r3, #1
 800230a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800230c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002310:	4619      	mov	r1, r3
 8002312:	483b      	ldr	r0, [pc, #236]	@ (8002400 <HAL_TIM_Base_MspInit+0x164>)
 8002314:	f000 fd68 	bl	8002de8 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002318:	2200      	movs	r2, #0
 800231a:	2100      	movs	r1, #0
 800231c:	201b      	movs	r0, #27
 800231e:	f000 fc9a 	bl	8002c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002322:	201b      	movs	r0, #27
 8002324:	f000 fcb3 	bl	8002c8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002328:	e061      	b.n	80023ee <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM4)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a35      	ldr	r2, [pc, #212]	@ (8002404 <HAL_TIM_Base_MspInit+0x168>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d135      	bne.n	80023a0 <HAL_TIM_Base_MspInit+0x104>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002334:	2300      	movs	r3, #0
 8002336:	61bb      	str	r3, [r7, #24]
 8002338:	4b30      	ldr	r3, [pc, #192]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 800233a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233c:	4a2f      	ldr	r2, [pc, #188]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 800233e:	f043 0304 	orr.w	r3, r3, #4
 8002342:	6413      	str	r3, [r2, #64]	@ 0x40
 8002344:	4b2d      	ldr	r3, [pc, #180]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 8002346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	61bb      	str	r3, [r7, #24]
 800234e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002350:	2300      	movs	r3, #0
 8002352:	617b      	str	r3, [r7, #20]
 8002354:	4b29      	ldr	r3, [pc, #164]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 8002356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002358:	4a28      	ldr	r2, [pc, #160]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 800235a:	f043 0308 	orr.w	r3, r3, #8
 800235e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002360:	4b26      	ldr	r3, [pc, #152]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 8002362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002364:	f003 0308 	and.w	r3, r3, #8
 8002368:	617b      	str	r3, [r7, #20]
 800236a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800236c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002370:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002372:	2302      	movs	r3, #2
 8002374:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002376:	2300      	movs	r3, #0
 8002378:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237a:	2300      	movs	r3, #0
 800237c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800237e:	2302      	movs	r3, #2
 8002380:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002382:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002386:	4619      	mov	r1, r3
 8002388:	481f      	ldr	r0, [pc, #124]	@ (8002408 <HAL_TIM_Base_MspInit+0x16c>)
 800238a:	f000 fd2d 	bl	8002de8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800238e:	2200      	movs	r2, #0
 8002390:	2100      	movs	r1, #0
 8002392:	201e      	movs	r0, #30
 8002394:	f000 fc5f 	bl	8002c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002398:	201e      	movs	r0, #30
 800239a:	f000 fc78 	bl	8002c8e <HAL_NVIC_EnableIRQ>
}
 800239e:	e026      	b.n	80023ee <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM6)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a19      	ldr	r2, [pc, #100]	@ (800240c <HAL_TIM_Base_MspInit+0x170>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d10e      	bne.n	80023c8 <HAL_TIM_Base_MspInit+0x12c>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	4b13      	ldr	r3, [pc, #76]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80023b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b2:	4a12      	ldr	r2, [pc, #72]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80023b4:	f043 0310 	orr.w	r3, r3, #16
 80023b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ba:	4b10      	ldr	r3, [pc, #64]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80023bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023be:	f003 0310 	and.w	r3, r3, #16
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	693b      	ldr	r3, [r7, #16]
}
 80023c6:	e012      	b.n	80023ee <HAL_TIM_Base_MspInit+0x152>
  else if(htim_base->Instance==TIM8)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a10      	ldr	r2, [pc, #64]	@ (8002410 <HAL_TIM_Base_MspInit+0x174>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d10d      	bne.n	80023ee <HAL_TIM_Base_MspInit+0x152>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	4b09      	ldr	r3, [pc, #36]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80023d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023da:	4a08      	ldr	r2, [pc, #32]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80023dc:	f043 0302 	orr.w	r3, r3, #2
 80023e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80023e2:	4b06      	ldr	r3, [pc, #24]	@ (80023fc <HAL_TIM_Base_MspInit+0x160>)
 80023e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	68fb      	ldr	r3, [r7, #12]
}
 80023ee:	bf00      	nop
 80023f0:	3738      	adds	r7, #56	@ 0x38
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40010000 	.word	0x40010000
 80023fc:	40023800 	.word	0x40023800
 8002400:	40021000 	.word	0x40021000
 8002404:	40000800 	.word	0x40000800
 8002408:	40020c00 	.word	0x40020c00
 800240c:	40001000 	.word	0x40001000
 8002410:	40010400 	.word	0x40010400

08002414 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b08c      	sub	sp, #48	@ 0x30
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800241c:	f107 031c 	add.w	r3, r7, #28
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
 8002426:	609a      	str	r2, [r3, #8]
 8002428:	60da      	str	r2, [r3, #12]
 800242a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002434:	d14b      	bne.n	80024ce <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002436:	2300      	movs	r3, #0
 8002438:	61bb      	str	r3, [r7, #24]
 800243a:	4b3f      	ldr	r3, [pc, #252]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 800243c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243e:	4a3e      	ldr	r2, [pc, #248]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 8002440:	f043 0301 	orr.w	r3, r3, #1
 8002444:	6413      	str	r3, [r2, #64]	@ 0x40
 8002446:	4b3c      	ldr	r3, [pc, #240]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 8002448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	61bb      	str	r3, [r7, #24]
 8002450:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
 8002456:	4b38      	ldr	r3, [pc, #224]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245a:	4a37      	ldr	r2, [pc, #220]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 800245c:	f043 0301 	orr.w	r3, r3, #1
 8002460:	6313      	str	r3, [r2, #48]	@ 0x30
 8002462:	4b35      	ldr	r3, [pc, #212]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	617b      	str	r3, [r7, #20]
 800246c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	613b      	str	r3, [r7, #16]
 8002472:	4b31      	ldr	r3, [pc, #196]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 8002474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002476:	4a30      	ldr	r2, [pc, #192]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 8002478:	f043 0302 	orr.w	r3, r3, #2
 800247c:	6313      	str	r3, [r2, #48]	@ 0x30
 800247e:	4b2e      	ldr	r3, [pc, #184]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	613b      	str	r3, [r7, #16]
 8002488:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_A_CH1_Pin;
 800248a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800248e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002490:	2302      	movs	r3, #2
 8002492:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002494:	2300      	movs	r3, #0
 8002496:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002498:	2300      	movs	r3, #0
 800249a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800249c:	2301      	movs	r3, #1
 800249e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MOTOR_A_CH1_GPIO_Port, &GPIO_InitStruct);
 80024a0:	f107 031c 	add.w	r3, r7, #28
 80024a4:	4619      	mov	r1, r3
 80024a6:	4825      	ldr	r0, [pc, #148]	@ (800253c <HAL_TIM_Encoder_MspInit+0x128>)
 80024a8:	f000 fc9e 	bl	8002de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_A_CH2_Pin;
 80024ac:	2308      	movs	r3, #8
 80024ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b0:	2302      	movs	r3, #2
 80024b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b4:	2300      	movs	r3, #0
 80024b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b8:	2300      	movs	r3, #0
 80024ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80024bc:	2301      	movs	r3, #1
 80024be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MOTOR_A_CH2_GPIO_Port, &GPIO_InitStruct);
 80024c0:	f107 031c 	add.w	r3, r7, #28
 80024c4:	4619      	mov	r1, r3
 80024c6:	481e      	ldr	r0, [pc, #120]	@ (8002540 <HAL_TIM_Encoder_MspInit+0x12c>)
 80024c8:	f000 fc8e 	bl	8002de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80024cc:	e030      	b.n	8002530 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a1c      	ldr	r2, [pc, #112]	@ (8002544 <HAL_TIM_Encoder_MspInit+0x130>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d12b      	bne.n	8002530 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024d8:	2300      	movs	r3, #0
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	4b16      	ldr	r3, [pc, #88]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 80024de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e0:	4a15      	ldr	r2, [pc, #84]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 80024e2:	f043 0302 	orr.w	r3, r3, #2
 80024e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80024e8:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 80024ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024f4:	2300      	movs	r3, #0
 80024f6:	60bb      	str	r3, [r7, #8]
 80024f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 80024fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fc:	4a0e      	ldr	r2, [pc, #56]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 80024fe:	f043 0301 	orr.w	r3, r3, #1
 8002502:	6313      	str	r3, [r2, #48]	@ 0x30
 8002504:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <HAL_TIM_Encoder_MspInit+0x124>)
 8002506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_B_CH1_Pin|MOTOR_B_CH2_Pin;
 8002510:	23c0      	movs	r3, #192	@ 0xc0
 8002512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002514:	2302      	movs	r3, #2
 8002516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002518:	2300      	movs	r3, #0
 800251a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800251c:	2300      	movs	r3, #0
 800251e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002520:	2302      	movs	r3, #2
 8002522:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002524:	f107 031c 	add.w	r3, r7, #28
 8002528:	4619      	mov	r1, r3
 800252a:	4804      	ldr	r0, [pc, #16]	@ (800253c <HAL_TIM_Encoder_MspInit+0x128>)
 800252c:	f000 fc5c 	bl	8002de8 <HAL_GPIO_Init>
}
 8002530:	bf00      	nop
 8002532:	3730      	adds	r7, #48	@ 0x30
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	40023800 	.word	0x40023800
 800253c:	40020000 	.word	0x40020000
 8002540:	40020400 	.word	0x40020400
 8002544:	40000400 	.word	0x40000400

08002548 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b08a      	sub	sp, #40	@ 0x28
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a24      	ldr	r2, [pc, #144]	@ (80025f8 <HAL_TIM_MspPostInit+0xb0>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d11f      	bne.n	80025aa <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	613b      	str	r3, [r7, #16]
 800256e:	4b23      	ldr	r3, [pc, #140]	@ (80025fc <HAL_TIM_MspPostInit+0xb4>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	4a22      	ldr	r2, [pc, #136]	@ (80025fc <HAL_TIM_MspPostInit+0xb4>)
 8002574:	f043 0310 	orr.w	r3, r3, #16
 8002578:	6313      	str	r3, [r2, #48]	@ 0x30
 800257a:	4b20      	ldr	r3, [pc, #128]	@ (80025fc <HAL_TIM_MspPostInit+0xb4>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	f003 0310 	and.w	r3, r3, #16
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = SERVO_PWM_Pin;
 8002586:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800258a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800258c:	2302      	movs	r3, #2
 800258e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002590:	2300      	movs	r3, #0
 8002592:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002594:	2300      	movs	r3, #0
 8002596:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002598:	2301      	movs	r3, #1
 800259a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SERVO_PWM_GPIO_Port, &GPIO_InitStruct);
 800259c:	f107 0314 	add.w	r3, r7, #20
 80025a0:	4619      	mov	r1, r3
 80025a2:	4817      	ldr	r0, [pc, #92]	@ (8002600 <HAL_TIM_MspPostInit+0xb8>)
 80025a4:	f000 fc20 	bl	8002de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80025a8:	e022      	b.n	80025f0 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM8)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a15      	ldr	r2, [pc, #84]	@ (8002604 <HAL_TIM_MspPostInit+0xbc>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d11d      	bne.n	80025f0 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025b4:	2300      	movs	r3, #0
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	4b10      	ldr	r3, [pc, #64]	@ (80025fc <HAL_TIM_MspPostInit+0xb4>)
 80025ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025bc:	4a0f      	ldr	r2, [pc, #60]	@ (80025fc <HAL_TIM_MspPostInit+0xb4>)
 80025be:	f043 0304 	orr.w	r3, r3, #4
 80025c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80025c4:	4b0d      	ldr	r3, [pc, #52]	@ (80025fc <HAL_TIM_MspPostInit+0xb4>)
 80025c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c8:	f003 0304 	and.w	r3, r3, #4
 80025cc:	60fb      	str	r3, [r7, #12]
 80025ce:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR_A_PWM_Pin|MOTOR_B_PWM_Pin;
 80025d0:	23c0      	movs	r3, #192	@ 0xc0
 80025d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025d4:	2302      	movs	r3, #2
 80025d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d8:	2300      	movs	r3, #0
 80025da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025dc:	2300      	movs	r3, #0
 80025de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80025e0:	2303      	movs	r3, #3
 80025e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025e4:	f107 0314 	add.w	r3, r7, #20
 80025e8:	4619      	mov	r1, r3
 80025ea:	4807      	ldr	r0, [pc, #28]	@ (8002608 <HAL_TIM_MspPostInit+0xc0>)
 80025ec:	f000 fbfc 	bl	8002de8 <HAL_GPIO_Init>
}
 80025f0:	bf00      	nop
 80025f2:	3728      	adds	r7, #40	@ 0x28
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40010000 	.word	0x40010000
 80025fc:	40023800 	.word	0x40023800
 8002600:	40021000 	.word	0x40021000
 8002604:	40010400 	.word	0x40010400
 8002608:	40020800 	.word	0x40020800

0800260c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b08a      	sub	sp, #40	@ 0x28
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002614:	f107 0314 	add.w	r3, r7, #20
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
 800261c:	605a      	str	r2, [r3, #4]
 800261e:	609a      	str	r2, [r3, #8]
 8002620:	60da      	str	r2, [r3, #12]
 8002622:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a1d      	ldr	r2, [pc, #116]	@ (80026a0 <HAL_UART_MspInit+0x94>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d134      	bne.n	8002698 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	613b      	str	r3, [r7, #16]
 8002632:	4b1c      	ldr	r3, [pc, #112]	@ (80026a4 <HAL_UART_MspInit+0x98>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	4a1b      	ldr	r2, [pc, #108]	@ (80026a4 <HAL_UART_MspInit+0x98>)
 8002638:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800263c:	6413      	str	r3, [r2, #64]	@ 0x40
 800263e:	4b19      	ldr	r3, [pc, #100]	@ (80026a4 <HAL_UART_MspInit+0x98>)
 8002640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002642:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002646:	613b      	str	r3, [r7, #16]
 8002648:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	4b15      	ldr	r3, [pc, #84]	@ (80026a4 <HAL_UART_MspInit+0x98>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	4a14      	ldr	r2, [pc, #80]	@ (80026a4 <HAL_UART_MspInit+0x98>)
 8002654:	f043 0304 	orr.w	r3, r3, #4
 8002658:	6313      	str	r3, [r2, #48]	@ 0x30
 800265a:	4b12      	ldr	r3, [pc, #72]	@ (80026a4 <HAL_UART_MspInit+0x98>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265e:	f003 0304 	and.w	r3, r3, #4
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002666:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800266a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266c:	2302      	movs	r3, #2
 800266e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002670:	2300      	movs	r3, #0
 8002672:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002674:	2303      	movs	r3, #3
 8002676:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002678:	2307      	movs	r3, #7
 800267a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800267c:	f107 0314 	add.w	r3, r7, #20
 8002680:	4619      	mov	r1, r3
 8002682:	4809      	ldr	r0, [pc, #36]	@ (80026a8 <HAL_UART_MspInit+0x9c>)
 8002684:	f000 fbb0 	bl	8002de8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002688:	2200      	movs	r2, #0
 800268a:	2100      	movs	r1, #0
 800268c:	2027      	movs	r0, #39	@ 0x27
 800268e:	f000 fae2 	bl	8002c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002692:	2027      	movs	r0, #39	@ 0x27
 8002694:	f000 fafb 	bl	8002c8e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8002698:	bf00      	nop
 800269a:	3728      	adds	r7, #40	@ 0x28
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	40004800 	.word	0x40004800
 80026a4:	40023800 	.word	0x40023800
 80026a8:	40020800 	.word	0x40020800

080026ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <NMI_Handler+0x4>

080026b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026b8:	bf00      	nop
 80026ba:	e7fd      	b.n	80026b8 <HardFault_Handler+0x4>

080026bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026c0:	bf00      	nop
 80026c2:	e7fd      	b.n	80026c0 <MemManage_Handler+0x4>

080026c4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026c8:	bf00      	nop
 80026ca:	e7fd      	b.n	80026c8 <BusFault_Handler+0x4>

080026cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026d0:	bf00      	nop
 80026d2:	e7fd      	b.n	80026d0 <UsageFault_Handler+0x4>

080026d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026d8:	bf00      	nop
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026e2:	b480      	push	{r7}
 80026e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026e6:	bf00      	nop
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026f4:	bf00      	nop
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr

080026fe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026fe:	b580      	push	{r7, lr}
 8002700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002702:	f000 f989 	bl	8002a18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
	...

0800270c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002710:	4802      	ldr	r0, [pc, #8]	@ (800271c <TIM1_CC_IRQHandler+0x10>)
 8002712:	f001 fe82 	bl	800441a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002716:	bf00      	nop
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	2000024c 	.word	0x2000024c

08002720 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002724:	4802      	ldr	r0, [pc, #8]	@ (8002730 <TIM4_IRQHandler+0x10>)
 8002726:	f001 fe78 	bl	800441a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800272a:	bf00      	nop
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000324 	.word	0x20000324

08002734 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002738:	4802      	ldr	r0, [pc, #8]	@ (8002744 <USART3_IRQHandler+0x10>)
 800273a:	f002 ff8f 	bl	800565c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800273e:	bf00      	nop
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	200003fc 	.word	0x200003fc

08002748 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  return 1;
 800274c:	2301      	movs	r3, #1
}
 800274e:	4618      	mov	r0, r3
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <_kill>:

int _kill(int pid, int sig)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002762:	f004 fc49 	bl	8006ff8 <__errno>
 8002766:	4603      	mov	r3, r0
 8002768:	2216      	movs	r2, #22
 800276a:	601a      	str	r2, [r3, #0]
  return -1;
 800276c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002770:	4618      	mov	r0, r3
 8002772:	3708      	adds	r7, #8
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <_exit>:

void _exit (int status)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002780:	f04f 31ff 	mov.w	r1, #4294967295
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f7ff ffe7 	bl	8002758 <_kill>
  while (1) {}    /* Make sure we hang here */
 800278a:	bf00      	nop
 800278c:	e7fd      	b.n	800278a <_exit+0x12>

0800278e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b086      	sub	sp, #24
 8002792:	af00      	add	r7, sp, #0
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	e00a      	b.n	80027b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80027a0:	f3af 8000 	nop.w
 80027a4:	4601      	mov	r1, r0
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	1c5a      	adds	r2, r3, #1
 80027aa:	60ba      	str	r2, [r7, #8]
 80027ac:	b2ca      	uxtb	r2, r1
 80027ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	3301      	adds	r3, #1
 80027b4:	617b      	str	r3, [r7, #20]
 80027b6:	697a      	ldr	r2, [r7, #20]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	dbf0      	blt.n	80027a0 <_read+0x12>
  }

  return len;
 80027be:	687b      	ldr	r3, [r7, #4]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3718      	adds	r7, #24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]
 80027d8:	e009      	b.n	80027ee <_write+0x26>
  {
    __io_putchar(*ptr++);
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	1c5a      	adds	r2, r3, #1
 80027de:	60ba      	str	r2, [r7, #8]
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	3301      	adds	r3, #1
 80027ec:	617b      	str	r3, [r7, #20]
 80027ee:	697a      	ldr	r2, [r7, #20]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	dbf1      	blt.n	80027da <_write+0x12>
  }
  return len;
 80027f6:	687b      	ldr	r3, [r7, #4]
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	3718      	adds	r7, #24
 80027fc:	46bd      	mov	sp, r7
 80027fe:	bd80      	pop	{r7, pc}

08002800 <_close>:

int _close(int file)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002808:	f04f 33ff 	mov.w	r3, #4294967295
}
 800280c:	4618      	mov	r0, r3
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002828:	605a      	str	r2, [r3, #4]
  return 0;
 800282a:	2300      	movs	r3, #0
}
 800282c:	4618      	mov	r0, r3
 800282e:	370c      	adds	r7, #12
 8002830:	46bd      	mov	sp, r7
 8002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002836:	4770      	bx	lr

08002838 <_isatty>:

int _isatty(int file)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002840:	2301      	movs	r3, #1
}
 8002842:	4618      	mov	r0, r3
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800284e:	b480      	push	{r7}
 8002850:	b085      	sub	sp, #20
 8002852:	af00      	add	r7, sp, #0
 8002854:	60f8      	str	r0, [r7, #12]
 8002856:	60b9      	str	r1, [r7, #8]
 8002858:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800285a:	2300      	movs	r3, #0
}
 800285c:	4618      	mov	r0, r3
 800285e:	3714      	adds	r7, #20
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002870:	4a14      	ldr	r2, [pc, #80]	@ (80028c4 <_sbrk+0x5c>)
 8002872:	4b15      	ldr	r3, [pc, #84]	@ (80028c8 <_sbrk+0x60>)
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800287c:	4b13      	ldr	r3, [pc, #76]	@ (80028cc <_sbrk+0x64>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d102      	bne.n	800288a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002884:	4b11      	ldr	r3, [pc, #68]	@ (80028cc <_sbrk+0x64>)
 8002886:	4a12      	ldr	r2, [pc, #72]	@ (80028d0 <_sbrk+0x68>)
 8002888:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800288a:	4b10      	ldr	r3, [pc, #64]	@ (80028cc <_sbrk+0x64>)
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4413      	add	r3, r2
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	429a      	cmp	r2, r3
 8002896:	d207      	bcs.n	80028a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002898:	f004 fbae 	bl	8006ff8 <__errno>
 800289c:	4603      	mov	r3, r0
 800289e:	220c      	movs	r2, #12
 80028a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028a2:	f04f 33ff 	mov.w	r3, #4294967295
 80028a6:	e009      	b.n	80028bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028a8:	4b08      	ldr	r3, [pc, #32]	@ (80028cc <_sbrk+0x64>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028ae:	4b07      	ldr	r3, [pc, #28]	@ (80028cc <_sbrk+0x64>)
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4413      	add	r3, r2
 80028b6:	4a05      	ldr	r2, [pc, #20]	@ (80028cc <_sbrk+0x64>)
 80028b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028ba:	68fb      	ldr	r3, [r7, #12]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20020000 	.word	0x20020000
 80028c8:	00000400 	.word	0x00000400
 80028cc:	20000c8c 	.word	0x20000c8c
 80028d0:	20000de0 	.word	0x20000de0

080028d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028d8:	4b06      	ldr	r3, [pc, #24]	@ (80028f4 <SystemInit+0x20>)
 80028da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028de:	4a05      	ldr	r2, [pc, #20]	@ (80028f4 <SystemInit+0x20>)
 80028e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028e8:	bf00      	nop
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	e000ed00 	.word	0xe000ed00

080028f8 <gyroscope_task>:

void accelerometer_task() {

}

void gyroscope_task() {
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af02      	add	r7, sp, #8
	print_OLED(50, 0, "%hd", true, gyroZ);
 80028fe:	4b06      	ldr	r3, [pc, #24]	@ (8002918 <gyroscope_task+0x20>)
 8002900:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	2301      	movs	r3, #1
 8002908:	4a04      	ldr	r2, [pc, #16]	@ (800291c <gyroscope_task+0x24>)
 800290a:	2100      	movs	r1, #0
 800290c:	2032      	movs	r0, #50	@ 0x32
 800290e:	f7fe fb25 	bl	8000f5c <print_OLED>
}
 8002912:	bf00      	nop
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	20000456 	.word	0x20000456
 800291c:	0800916c 	.word	0x0800916c

08002920 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002920:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002958 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002924:	f7ff ffd6 	bl	80028d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002928:	480c      	ldr	r0, [pc, #48]	@ (800295c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800292a:	490d      	ldr	r1, [pc, #52]	@ (8002960 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800292c:	4a0d      	ldr	r2, [pc, #52]	@ (8002964 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800292e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002930:	e002      	b.n	8002938 <LoopCopyDataInit>

08002932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002936:	3304      	adds	r3, #4

08002938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800293a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800293c:	d3f9      	bcc.n	8002932 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800293e:	4a0a      	ldr	r2, [pc, #40]	@ (8002968 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002940:	4c0a      	ldr	r4, [pc, #40]	@ (800296c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002944:	e001      	b.n	800294a <LoopFillZerobss>

08002946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002948:	3204      	adds	r2, #4

0800294a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800294a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800294c:	d3fb      	bcc.n	8002946 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800294e:	f004 fb59 	bl	8007004 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002952:	f7fe fc11 	bl	8001178 <main>
  bx  lr    
 8002956:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002958:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800295c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002960:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002964:	08009f78 	.word	0x08009f78
  ldr r2, =_sbss
 8002968:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800296c:	20000de0 	.word	0x20000de0

08002970 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002970:	e7fe      	b.n	8002970 <ADC_IRQHandler>
	...

08002974 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002978:	4b0e      	ldr	r3, [pc, #56]	@ (80029b4 <HAL_Init+0x40>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a0d      	ldr	r2, [pc, #52]	@ (80029b4 <HAL_Init+0x40>)
 800297e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002982:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002984:	4b0b      	ldr	r3, [pc, #44]	@ (80029b4 <HAL_Init+0x40>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a0a      	ldr	r2, [pc, #40]	@ (80029b4 <HAL_Init+0x40>)
 800298a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800298e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002990:	4b08      	ldr	r3, [pc, #32]	@ (80029b4 <HAL_Init+0x40>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a07      	ldr	r2, [pc, #28]	@ (80029b4 <HAL_Init+0x40>)
 8002996:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800299a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800299c:	2003      	movs	r0, #3
 800299e:	f000 f94f 	bl	8002c40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029a2:	200f      	movs	r0, #15
 80029a4:	f000 f808 	bl	80029b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029a8:	f7ff fc08 	bl	80021bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	40023c00 	.word	0x40023c00

080029b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029c0:	4b12      	ldr	r3, [pc, #72]	@ (8002a0c <HAL_InitTick+0x54>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	4b12      	ldr	r3, [pc, #72]	@ (8002a10 <HAL_InitTick+0x58>)
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	4619      	mov	r1, r3
 80029ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80029d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 f967 	bl	8002caa <HAL_SYSTICK_Config>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e00e      	b.n	8002a04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2b0f      	cmp	r3, #15
 80029ea:	d80a      	bhi.n	8002a02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029ec:	2200      	movs	r2, #0
 80029ee:	6879      	ldr	r1, [r7, #4]
 80029f0:	f04f 30ff 	mov.w	r0, #4294967295
 80029f4:	f000 f92f 	bl	8002c56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029f8:	4a06      	ldr	r2, [pc, #24]	@ (8002a14 <HAL_InitTick+0x5c>)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
 8002a00:	e000      	b.n	8002a04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3708      	adds	r7, #8
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	20000008 	.word	0x20000008
 8002a10:	20000010 	.word	0x20000010
 8002a14:	2000000c 	.word	0x2000000c

08002a18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a1c:	4b06      	ldr	r3, [pc, #24]	@ (8002a38 <HAL_IncTick+0x20>)
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	461a      	mov	r2, r3
 8002a22:	4b06      	ldr	r3, [pc, #24]	@ (8002a3c <HAL_IncTick+0x24>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4413      	add	r3, r2
 8002a28:	4a04      	ldr	r2, [pc, #16]	@ (8002a3c <HAL_IncTick+0x24>)
 8002a2a:	6013      	str	r3, [r2, #0]
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	20000010 	.word	0x20000010
 8002a3c:	20000c90 	.word	0x20000c90

08002a40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  return uwTick;
 8002a44:	4b03      	ldr	r3, [pc, #12]	@ (8002a54 <HAL_GetTick+0x14>)
 8002a46:	681b      	ldr	r3, [r3, #0]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	20000c90 	.word	0x20000c90

08002a58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a60:	f7ff ffee 	bl	8002a40 <HAL_GetTick>
 8002a64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a70:	d005      	beq.n	8002a7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a72:	4b0a      	ldr	r3, [pc, #40]	@ (8002a9c <HAL_Delay+0x44>)
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	461a      	mov	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a7e:	bf00      	nop
 8002a80:	f7ff ffde 	bl	8002a40 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d8f7      	bhi.n	8002a80 <HAL_Delay+0x28>
  {
  }
}
 8002a90:	bf00      	nop
 8002a92:	bf00      	nop
 8002a94:	3710      	adds	r7, #16
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000010 	.word	0x20000010

08002aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002abc:	4013      	ands	r3, r2
 8002abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ac8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ad2:	4a04      	ldr	r2, [pc, #16]	@ (8002ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	60d3      	str	r3, [r2, #12]
}
 8002ad8:	bf00      	nop
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	e000ed00 	.word	0xe000ed00

08002ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002aec:	4b04      	ldr	r3, [pc, #16]	@ (8002b00 <__NVIC_GetPriorityGrouping+0x18>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	0a1b      	lsrs	r3, r3, #8
 8002af2:	f003 0307 	and.w	r3, r3, #7
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	db0b      	blt.n	8002b2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	f003 021f 	and.w	r2, r3, #31
 8002b1c:	4907      	ldr	r1, [pc, #28]	@ (8002b3c <__NVIC_EnableIRQ+0x38>)
 8002b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b22:	095b      	lsrs	r3, r3, #5
 8002b24:	2001      	movs	r0, #1
 8002b26:	fa00 f202 	lsl.w	r2, r0, r2
 8002b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	e000e100 	.word	0xe000e100

08002b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	6039      	str	r1, [r7, #0]
 8002b4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	db0a      	blt.n	8002b6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	b2da      	uxtb	r2, r3
 8002b58:	490c      	ldr	r1, [pc, #48]	@ (8002b8c <__NVIC_SetPriority+0x4c>)
 8002b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5e:	0112      	lsls	r2, r2, #4
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	440b      	add	r3, r1
 8002b64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b68:	e00a      	b.n	8002b80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	4908      	ldr	r1, [pc, #32]	@ (8002b90 <__NVIC_SetPriority+0x50>)
 8002b70:	79fb      	ldrb	r3, [r7, #7]
 8002b72:	f003 030f 	and.w	r3, r3, #15
 8002b76:	3b04      	subs	r3, #4
 8002b78:	0112      	lsls	r2, r2, #4
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	761a      	strb	r2, [r3, #24]
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	e000e100 	.word	0xe000e100
 8002b90:	e000ed00 	.word	0xe000ed00

08002b94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b089      	sub	sp, #36	@ 0x24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f1c3 0307 	rsb	r3, r3, #7
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	bf28      	it	cs
 8002bb2:	2304      	movcs	r3, #4
 8002bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3304      	adds	r3, #4
 8002bba:	2b06      	cmp	r3, #6
 8002bbc:	d902      	bls.n	8002bc4 <NVIC_EncodePriority+0x30>
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	3b03      	subs	r3, #3
 8002bc2:	e000      	b.n	8002bc6 <NVIC_EncodePriority+0x32>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43da      	mvns	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	401a      	ands	r2, r3
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	fa01 f303 	lsl.w	r3, r1, r3
 8002be6:	43d9      	mvns	r1, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bec:	4313      	orrs	r3, r2
         );
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3724      	adds	r7, #36	@ 0x24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
	...

08002bfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	3b01      	subs	r3, #1
 8002c08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c0c:	d301      	bcc.n	8002c12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e00f      	b.n	8002c32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c12:	4a0a      	ldr	r2, [pc, #40]	@ (8002c3c <SysTick_Config+0x40>)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3b01      	subs	r3, #1
 8002c18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c1a:	210f      	movs	r1, #15
 8002c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c20:	f7ff ff8e 	bl	8002b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c24:	4b05      	ldr	r3, [pc, #20]	@ (8002c3c <SysTick_Config+0x40>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c2a:	4b04      	ldr	r3, [pc, #16]	@ (8002c3c <SysTick_Config+0x40>)
 8002c2c:	2207      	movs	r2, #7
 8002c2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	e000e010 	.word	0xe000e010

08002c40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7ff ff29 	bl	8002aa0 <__NVIC_SetPriorityGrouping>
}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b086      	sub	sp, #24
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	607a      	str	r2, [r7, #4]
 8002c62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c68:	f7ff ff3e 	bl	8002ae8 <__NVIC_GetPriorityGrouping>
 8002c6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	68b9      	ldr	r1, [r7, #8]
 8002c72:	6978      	ldr	r0, [r7, #20]
 8002c74:	f7ff ff8e 	bl	8002b94 <NVIC_EncodePriority>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c7e:	4611      	mov	r1, r2
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff ff5d 	bl	8002b40 <__NVIC_SetPriority>
}
 8002c86:	bf00      	nop
 8002c88:	3718      	adds	r7, #24
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b082      	sub	sp, #8
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	4603      	mov	r3, r0
 8002c96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff ff31 	bl	8002b04 <__NVIC_EnableIRQ>
}
 8002ca2:	bf00      	nop
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b082      	sub	sp, #8
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7ff ffa2 	bl	8002bfc <SysTick_Config>
 8002cb8:	4603      	mov	r3, r0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b084      	sub	sp, #16
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cce:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002cd0:	f7ff feb6 	bl	8002a40 <HAL_GetTick>
 8002cd4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d008      	beq.n	8002cf4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2280      	movs	r2, #128	@ 0x80
 8002ce6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	e052      	b.n	8002d9a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 0216 	bic.w	r2, r2, #22
 8002d02:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	695a      	ldr	r2, [r3, #20]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d12:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d103      	bne.n	8002d24 <HAL_DMA_Abort+0x62>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d007      	beq.n	8002d34 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f022 0208 	bic.w	r2, r2, #8
 8002d32:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f022 0201 	bic.w	r2, r2, #1
 8002d42:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d44:	e013      	b.n	8002d6e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d46:	f7ff fe7b 	bl	8002a40 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	2b05      	cmp	r3, #5
 8002d52:	d90c      	bls.n	8002d6e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2220      	movs	r2, #32
 8002d58:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2203      	movs	r2, #3
 8002d5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e015      	b.n	8002d9a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1e4      	bne.n	8002d46 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d80:	223f      	movs	r2, #63	@ 0x3f
 8002d82:	409a      	lsls	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002da2:	b480      	push	{r7}
 8002da4:	b083      	sub	sp, #12
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d004      	beq.n	8002dc0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2280      	movs	r2, #128	@ 0x80
 8002dba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e00c      	b.n	8002dda <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2205      	movs	r2, #5
 8002dc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 0201 	bic.w	r2, r2, #1
 8002dd6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
	...

08002de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b089      	sub	sp, #36	@ 0x24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002df6:	2300      	movs	r3, #0
 8002df8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dfe:	2300      	movs	r3, #0
 8002e00:	61fb      	str	r3, [r7, #28]
 8002e02:	e16b      	b.n	80030dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e04:	2201      	movs	r2, #1
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	4013      	ands	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e18:	693a      	ldr	r2, [r7, #16]
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	f040 815a 	bne.w	80030d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f003 0303 	and.w	r3, r3, #3
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d005      	beq.n	8002e3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d130      	bne.n	8002e9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	2203      	movs	r2, #3
 8002e46:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4a:	43db      	mvns	r3, r3
 8002e4c:	69ba      	ldr	r2, [r7, #24]
 8002e4e:	4013      	ands	r3, r2
 8002e50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	68da      	ldr	r2, [r3, #12]
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e70:	2201      	movs	r2, #1
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	43db      	mvns	r3, r3
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	091b      	lsrs	r3, r3, #4
 8002e86:	f003 0201 	and.w	r2, r3, #1
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f003 0303 	and.w	r3, r3, #3
 8002ea4:	2b03      	cmp	r3, #3
 8002ea6:	d017      	beq.n	8002ed8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eae:	69fb      	ldr	r3, [r7, #28]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	2203      	movs	r2, #3
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	69ba      	ldr	r2, [r7, #24]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	689a      	ldr	r2, [r3, #8]
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f003 0303 	and.w	r3, r3, #3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d123      	bne.n	8002f2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	08da      	lsrs	r2, r3, #3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	3208      	adds	r2, #8
 8002eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	f003 0307 	and.w	r3, r3, #7
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	220f      	movs	r2, #15
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	43db      	mvns	r3, r3
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	4013      	ands	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	691a      	ldr	r2, [r3, #16]
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	f003 0307 	and.w	r3, r3, #7
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	08da      	lsrs	r2, r3, #3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	3208      	adds	r2, #8
 8002f26:	69b9      	ldr	r1, [r7, #24]
 8002f28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	005b      	lsls	r3, r3, #1
 8002f36:	2203      	movs	r2, #3
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4013      	ands	r3, r2
 8002f42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f003 0203 	and.w	r2, r3, #3
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f000 80b4 	beq.w	80030d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f6e:	2300      	movs	r3, #0
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	4b60      	ldr	r3, [pc, #384]	@ (80030f4 <HAL_GPIO_Init+0x30c>)
 8002f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f76:	4a5f      	ldr	r2, [pc, #380]	@ (80030f4 <HAL_GPIO_Init+0x30c>)
 8002f78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f7e:	4b5d      	ldr	r3, [pc, #372]	@ (80030f4 <HAL_GPIO_Init+0x30c>)
 8002f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f86:	60fb      	str	r3, [r7, #12]
 8002f88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f8a:	4a5b      	ldr	r2, [pc, #364]	@ (80030f8 <HAL_GPIO_Init+0x310>)
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	089b      	lsrs	r3, r3, #2
 8002f90:	3302      	adds	r3, #2
 8002f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	f003 0303 	and.w	r3, r3, #3
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	220f      	movs	r2, #15
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4013      	ands	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a52      	ldr	r2, [pc, #328]	@ (80030fc <HAL_GPIO_Init+0x314>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d02b      	beq.n	800300e <HAL_GPIO_Init+0x226>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a51      	ldr	r2, [pc, #324]	@ (8003100 <HAL_GPIO_Init+0x318>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d025      	beq.n	800300a <HAL_GPIO_Init+0x222>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a50      	ldr	r2, [pc, #320]	@ (8003104 <HAL_GPIO_Init+0x31c>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d01f      	beq.n	8003006 <HAL_GPIO_Init+0x21e>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a4f      	ldr	r2, [pc, #316]	@ (8003108 <HAL_GPIO_Init+0x320>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d019      	beq.n	8003002 <HAL_GPIO_Init+0x21a>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a4e      	ldr	r2, [pc, #312]	@ (800310c <HAL_GPIO_Init+0x324>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d013      	beq.n	8002ffe <HAL_GPIO_Init+0x216>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a4d      	ldr	r2, [pc, #308]	@ (8003110 <HAL_GPIO_Init+0x328>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d00d      	beq.n	8002ffa <HAL_GPIO_Init+0x212>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a4c      	ldr	r2, [pc, #304]	@ (8003114 <HAL_GPIO_Init+0x32c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d007      	beq.n	8002ff6 <HAL_GPIO_Init+0x20e>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a4b      	ldr	r2, [pc, #300]	@ (8003118 <HAL_GPIO_Init+0x330>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d101      	bne.n	8002ff2 <HAL_GPIO_Init+0x20a>
 8002fee:	2307      	movs	r3, #7
 8002ff0:	e00e      	b.n	8003010 <HAL_GPIO_Init+0x228>
 8002ff2:	2308      	movs	r3, #8
 8002ff4:	e00c      	b.n	8003010 <HAL_GPIO_Init+0x228>
 8002ff6:	2306      	movs	r3, #6
 8002ff8:	e00a      	b.n	8003010 <HAL_GPIO_Init+0x228>
 8002ffa:	2305      	movs	r3, #5
 8002ffc:	e008      	b.n	8003010 <HAL_GPIO_Init+0x228>
 8002ffe:	2304      	movs	r3, #4
 8003000:	e006      	b.n	8003010 <HAL_GPIO_Init+0x228>
 8003002:	2303      	movs	r3, #3
 8003004:	e004      	b.n	8003010 <HAL_GPIO_Init+0x228>
 8003006:	2302      	movs	r3, #2
 8003008:	e002      	b.n	8003010 <HAL_GPIO_Init+0x228>
 800300a:	2301      	movs	r3, #1
 800300c:	e000      	b.n	8003010 <HAL_GPIO_Init+0x228>
 800300e:	2300      	movs	r3, #0
 8003010:	69fa      	ldr	r2, [r7, #28]
 8003012:	f002 0203 	and.w	r2, r2, #3
 8003016:	0092      	lsls	r2, r2, #2
 8003018:	4093      	lsls	r3, r2
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	4313      	orrs	r3, r2
 800301e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003020:	4935      	ldr	r1, [pc, #212]	@ (80030f8 <HAL_GPIO_Init+0x310>)
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	089b      	lsrs	r3, r3, #2
 8003026:	3302      	adds	r3, #2
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800302e:	4b3b      	ldr	r3, [pc, #236]	@ (800311c <HAL_GPIO_Init+0x334>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	43db      	mvns	r3, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4013      	ands	r3, r2
 800303c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	4313      	orrs	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003052:	4a32      	ldr	r2, [pc, #200]	@ (800311c <HAL_GPIO_Init+0x334>)
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003058:	4b30      	ldr	r3, [pc, #192]	@ (800311c <HAL_GPIO_Init+0x334>)
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	43db      	mvns	r3, r3
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	4013      	ands	r3, r2
 8003066:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d003      	beq.n	800307c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003074:	69ba      	ldr	r2, [r7, #24]
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	4313      	orrs	r3, r2
 800307a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800307c:	4a27      	ldr	r2, [pc, #156]	@ (800311c <HAL_GPIO_Init+0x334>)
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003082:	4b26      	ldr	r3, [pc, #152]	@ (800311c <HAL_GPIO_Init+0x334>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	43db      	mvns	r3, r3
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	4013      	ands	r3, r2
 8003090:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d003      	beq.n	80030a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800309e:	69ba      	ldr	r2, [r7, #24]
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030a6:	4a1d      	ldr	r2, [pc, #116]	@ (800311c <HAL_GPIO_Init+0x334>)
 80030a8:	69bb      	ldr	r3, [r7, #24]
 80030aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030ac:	4b1b      	ldr	r3, [pc, #108]	@ (800311c <HAL_GPIO_Init+0x334>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	43db      	mvns	r3, r3
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	4013      	ands	r3, r2
 80030ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d003      	beq.n	80030d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030d0:	4a12      	ldr	r2, [pc, #72]	@ (800311c <HAL_GPIO_Init+0x334>)
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	3301      	adds	r3, #1
 80030da:	61fb      	str	r3, [r7, #28]
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	2b0f      	cmp	r3, #15
 80030e0:	f67f ae90 	bls.w	8002e04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030e4:	bf00      	nop
 80030e6:	bf00      	nop
 80030e8:	3724      	adds	r7, #36	@ 0x24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	40023800 	.word	0x40023800
 80030f8:	40013800 	.word	0x40013800
 80030fc:	40020000 	.word	0x40020000
 8003100:	40020400 	.word	0x40020400
 8003104:	40020800 	.word	0x40020800
 8003108:	40020c00 	.word	0x40020c00
 800310c:	40021000 	.word	0x40021000
 8003110:	40021400 	.word	0x40021400
 8003114:	40021800 	.word	0x40021800
 8003118:	40021c00 	.word	0x40021c00
 800311c:	40013c00 	.word	0x40013c00

08003120 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	460b      	mov	r3, r1
 800312a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	691a      	ldr	r2, [r3, #16]
 8003130:	887b      	ldrh	r3, [r7, #2]
 8003132:	4013      	ands	r3, r2
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003138:	2301      	movs	r3, #1
 800313a:	73fb      	strb	r3, [r7, #15]
 800313c:	e001      	b.n	8003142 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800313e:	2300      	movs	r3, #0
 8003140:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003142:	7bfb      	ldrb	r3, [r7, #15]
}
 8003144:	4618      	mov	r0, r3
 8003146:	3714      	adds	r7, #20
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	460b      	mov	r3, r1
 800315a:	807b      	strh	r3, [r7, #2]
 800315c:	4613      	mov	r3, r2
 800315e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003160:	787b      	ldrb	r3, [r7, #1]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d003      	beq.n	800316e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003166:	887a      	ldrh	r2, [r7, #2]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800316c:	e003      	b.n	8003176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800316e:	887b      	ldrh	r3, [r7, #2]
 8003170:	041a      	lsls	r2, r3, #16
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	619a      	str	r2, [r3, #24]
}
 8003176:	bf00      	nop
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
	...

08003184 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e12b      	b.n	80033ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d106      	bne.n	80031b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7ff f82e 	bl	800220c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2224      	movs	r2, #36	@ 0x24
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f022 0201 	bic.w	r2, r2, #1
 80031c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80031d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80031e8:	f000 fd68 	bl	8003cbc <HAL_RCC_GetPCLK1Freq>
 80031ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	4a81      	ldr	r2, [pc, #516]	@ (80033f8 <HAL_I2C_Init+0x274>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d807      	bhi.n	8003208 <HAL_I2C_Init+0x84>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	4a80      	ldr	r2, [pc, #512]	@ (80033fc <HAL_I2C_Init+0x278>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	bf94      	ite	ls
 8003200:	2301      	movls	r3, #1
 8003202:	2300      	movhi	r3, #0
 8003204:	b2db      	uxtb	r3, r3
 8003206:	e006      	b.n	8003216 <HAL_I2C_Init+0x92>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	4a7d      	ldr	r2, [pc, #500]	@ (8003400 <HAL_I2C_Init+0x27c>)
 800320c:	4293      	cmp	r3, r2
 800320e:	bf94      	ite	ls
 8003210:	2301      	movls	r3, #1
 8003212:	2300      	movhi	r3, #0
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d001      	beq.n	800321e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e0e7      	b.n	80033ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	4a78      	ldr	r2, [pc, #480]	@ (8003404 <HAL_I2C_Init+0x280>)
 8003222:	fba2 2303 	umull	r2, r3, r2, r3
 8003226:	0c9b      	lsrs	r3, r3, #18
 8003228:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	68ba      	ldr	r2, [r7, #8]
 800323a:	430a      	orrs	r2, r1
 800323c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	4a6a      	ldr	r2, [pc, #424]	@ (80033f8 <HAL_I2C_Init+0x274>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d802      	bhi.n	8003258 <HAL_I2C_Init+0xd4>
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	3301      	adds	r3, #1
 8003256:	e009      	b.n	800326c <HAL_I2C_Init+0xe8>
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800325e:	fb02 f303 	mul.w	r3, r2, r3
 8003262:	4a69      	ldr	r2, [pc, #420]	@ (8003408 <HAL_I2C_Init+0x284>)
 8003264:	fba2 2303 	umull	r2, r3, r2, r3
 8003268:	099b      	lsrs	r3, r3, #6
 800326a:	3301      	adds	r3, #1
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6812      	ldr	r2, [r2, #0]
 8003270:	430b      	orrs	r3, r1
 8003272:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800327e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	495c      	ldr	r1, [pc, #368]	@ (80033f8 <HAL_I2C_Init+0x274>)
 8003288:	428b      	cmp	r3, r1
 800328a:	d819      	bhi.n	80032c0 <HAL_I2C_Init+0x13c>
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	1e59      	subs	r1, r3, #1
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	fbb1 f3f3 	udiv	r3, r1, r3
 800329a:	1c59      	adds	r1, r3, #1
 800329c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80032a0:	400b      	ands	r3, r1
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00a      	beq.n	80032bc <HAL_I2C_Init+0x138>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	1e59      	subs	r1, r3, #1
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80032b4:	3301      	adds	r3, #1
 80032b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ba:	e051      	b.n	8003360 <HAL_I2C_Init+0x1dc>
 80032bc:	2304      	movs	r3, #4
 80032be:	e04f      	b.n	8003360 <HAL_I2C_Init+0x1dc>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d111      	bne.n	80032ec <HAL_I2C_Init+0x168>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	1e58      	subs	r0, r3, #1
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6859      	ldr	r1, [r3, #4]
 80032d0:	460b      	mov	r3, r1
 80032d2:	005b      	lsls	r3, r3, #1
 80032d4:	440b      	add	r3, r1
 80032d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80032da:	3301      	adds	r3, #1
 80032dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	bf0c      	ite	eq
 80032e4:	2301      	moveq	r3, #1
 80032e6:	2300      	movne	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	e012      	b.n	8003312 <HAL_I2C_Init+0x18e>
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	1e58      	subs	r0, r3, #1
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6859      	ldr	r1, [r3, #4]
 80032f4:	460b      	mov	r3, r1
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	440b      	add	r3, r1
 80032fa:	0099      	lsls	r1, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003302:	3301      	adds	r3, #1
 8003304:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003308:	2b00      	cmp	r3, #0
 800330a:	bf0c      	ite	eq
 800330c:	2301      	moveq	r3, #1
 800330e:	2300      	movne	r3, #0
 8003310:	b2db      	uxtb	r3, r3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_I2C_Init+0x196>
 8003316:	2301      	movs	r3, #1
 8003318:	e022      	b.n	8003360 <HAL_I2C_Init+0x1dc>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10e      	bne.n	8003340 <HAL_I2C_Init+0x1bc>
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	1e58      	subs	r0, r3, #1
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6859      	ldr	r1, [r3, #4]
 800332a:	460b      	mov	r3, r1
 800332c:	005b      	lsls	r3, r3, #1
 800332e:	440b      	add	r3, r1
 8003330:	fbb0 f3f3 	udiv	r3, r0, r3
 8003334:	3301      	adds	r3, #1
 8003336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800333a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800333e:	e00f      	b.n	8003360 <HAL_I2C_Init+0x1dc>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	1e58      	subs	r0, r3, #1
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6859      	ldr	r1, [r3, #4]
 8003348:	460b      	mov	r3, r1
 800334a:	009b      	lsls	r3, r3, #2
 800334c:	440b      	add	r3, r1
 800334e:	0099      	lsls	r1, r3, #2
 8003350:	440b      	add	r3, r1
 8003352:	fbb0 f3f3 	udiv	r3, r0, r3
 8003356:	3301      	adds	r3, #1
 8003358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800335c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003360:	6879      	ldr	r1, [r7, #4]
 8003362:	6809      	ldr	r1, [r1, #0]
 8003364:	4313      	orrs	r3, r2
 8003366:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	69da      	ldr	r2, [r3, #28]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a1b      	ldr	r3, [r3, #32]
 800337a:	431a      	orrs	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	430a      	orrs	r2, r1
 8003382:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800338e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	6911      	ldr	r1, [r2, #16]
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	68d2      	ldr	r2, [r2, #12]
 800339a:	4311      	orrs	r1, r2
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	6812      	ldr	r2, [r2, #0]
 80033a0:	430b      	orrs	r3, r1
 80033a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	695a      	ldr	r2, [r3, #20]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	431a      	orrs	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	430a      	orrs	r2, r1
 80033be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f042 0201 	orr.w	r2, r2, #1
 80033ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2220      	movs	r2, #32
 80033da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	000186a0 	.word	0x000186a0
 80033fc:	001e847f 	.word	0x001e847f
 8003400:	003d08ff 	.word	0x003d08ff
 8003404:	431bde83 	.word	0x431bde83
 8003408:	10624dd3 	.word	0x10624dd3

0800340c <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800340c:	b480      	push	{r7}
 800340e:	b083      	sub	sp, #12
 8003410:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003412:	4b06      	ldr	r3, [pc, #24]	@ (800342c <HAL_PWR_EnableBkUpAccess+0x20>)
 8003414:	2201      	movs	r2, #1
 8003416:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003418:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <HAL_PWR_EnableBkUpAccess+0x24>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800341e:	687b      	ldr	r3, [r7, #4]
}
 8003420:	bf00      	nop
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	420e0020 	.word	0x420e0020
 8003430:	40007000 	.word	0x40007000

08003434 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 800343a:	4b06      	ldr	r3, [pc, #24]	@ (8003454 <HAL_PWR_DisableBkUpAccess+0x20>)
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003440:	4b05      	ldr	r3, [pc, #20]	@ (8003458 <HAL_PWR_DisableBkUpAccess+0x24>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003446:	687b      	ldr	r3, [r7, #4]
}
 8003448:	bf00      	nop
 800344a:	370c      	adds	r7, #12
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	420e0020 	.word	0x420e0020
 8003458:	40007000 	.word	0x40007000

0800345c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b086      	sub	sp, #24
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d101      	bne.n	800346e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e267      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0301 	and.w	r3, r3, #1
 8003476:	2b00      	cmp	r3, #0
 8003478:	d075      	beq.n	8003566 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800347a:	4b88      	ldr	r3, [pc, #544]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f003 030c 	and.w	r3, r3, #12
 8003482:	2b04      	cmp	r3, #4
 8003484:	d00c      	beq.n	80034a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003486:	4b85      	ldr	r3, [pc, #532]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800348e:	2b08      	cmp	r3, #8
 8003490:	d112      	bne.n	80034b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003492:	4b82      	ldr	r3, [pc, #520]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800349a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800349e:	d10b      	bne.n	80034b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034a0:	4b7e      	ldr	r3, [pc, #504]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d05b      	beq.n	8003564 <HAL_RCC_OscConfig+0x108>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d157      	bne.n	8003564 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e242      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034c0:	d106      	bne.n	80034d0 <HAL_RCC_OscConfig+0x74>
 80034c2:	4b76      	ldr	r3, [pc, #472]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a75      	ldr	r2, [pc, #468]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80034c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	e01d      	b.n	800350c <HAL_RCC_OscConfig+0xb0>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034d8:	d10c      	bne.n	80034f4 <HAL_RCC_OscConfig+0x98>
 80034da:	4b70      	ldr	r3, [pc, #448]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a6f      	ldr	r2, [pc, #444]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80034e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034e4:	6013      	str	r3, [r2, #0]
 80034e6:	4b6d      	ldr	r3, [pc, #436]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a6c      	ldr	r2, [pc, #432]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80034ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034f0:	6013      	str	r3, [r2, #0]
 80034f2:	e00b      	b.n	800350c <HAL_RCC_OscConfig+0xb0>
 80034f4:	4b69      	ldr	r3, [pc, #420]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a68      	ldr	r2, [pc, #416]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80034fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034fe:	6013      	str	r3, [r2, #0]
 8003500:	4b66      	ldr	r3, [pc, #408]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a65      	ldr	r2, [pc, #404]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003506:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800350a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d013      	beq.n	800353c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003514:	f7ff fa94 	bl	8002a40 <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800351a:	e008      	b.n	800352e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800351c:	f7ff fa90 	bl	8002a40 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b64      	cmp	r3, #100	@ 0x64
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e207      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800352e:	4b5b      	ldr	r3, [pc, #364]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0f0      	beq.n	800351c <HAL_RCC_OscConfig+0xc0>
 800353a:	e014      	b.n	8003566 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800353c:	f7ff fa80 	bl	8002a40 <HAL_GetTick>
 8003540:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003542:	e008      	b.n	8003556 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003544:	f7ff fa7c 	bl	8002a40 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	2b64      	cmp	r3, #100	@ 0x64
 8003550:	d901      	bls.n	8003556 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e1f3      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003556:	4b51      	ldr	r3, [pc, #324]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1f0      	bne.n	8003544 <HAL_RCC_OscConfig+0xe8>
 8003562:	e000      	b.n	8003566 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003564:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0302 	and.w	r3, r3, #2
 800356e:	2b00      	cmp	r3, #0
 8003570:	d063      	beq.n	800363a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003572:	4b4a      	ldr	r3, [pc, #296]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f003 030c 	and.w	r3, r3, #12
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00b      	beq.n	8003596 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800357e:	4b47      	ldr	r3, [pc, #284]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003586:	2b08      	cmp	r3, #8
 8003588:	d11c      	bne.n	80035c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800358a:	4b44      	ldr	r3, [pc, #272]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d116      	bne.n	80035c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003596:	4b41      	ldr	r3, [pc, #260]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d005      	beq.n	80035ae <HAL_RCC_OscConfig+0x152>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d001      	beq.n	80035ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e1c7      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ae:	4b3b      	ldr	r3, [pc, #236]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	4937      	ldr	r1, [pc, #220]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035c2:	e03a      	b.n	800363a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	68db      	ldr	r3, [r3, #12]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d020      	beq.n	800360e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035cc:	4b34      	ldr	r3, [pc, #208]	@ (80036a0 <HAL_RCC_OscConfig+0x244>)
 80035ce:	2201      	movs	r2, #1
 80035d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d2:	f7ff fa35 	bl	8002a40 <HAL_GetTick>
 80035d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d8:	e008      	b.n	80035ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035da:	f7ff fa31 	bl	8002a40 <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d901      	bls.n	80035ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e1a8      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ec:	4b2b      	ldr	r3, [pc, #172]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0302 	and.w	r3, r3, #2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d0f0      	beq.n	80035da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f8:	4b28      	ldr	r3, [pc, #160]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	691b      	ldr	r3, [r3, #16]
 8003604:	00db      	lsls	r3, r3, #3
 8003606:	4925      	ldr	r1, [pc, #148]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003608:	4313      	orrs	r3, r2
 800360a:	600b      	str	r3, [r1, #0]
 800360c:	e015      	b.n	800363a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800360e:	4b24      	ldr	r3, [pc, #144]	@ (80036a0 <HAL_RCC_OscConfig+0x244>)
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003614:	f7ff fa14 	bl	8002a40 <HAL_GetTick>
 8003618:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800361a:	e008      	b.n	800362e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800361c:	f7ff fa10 	bl	8002a40 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d901      	bls.n	800362e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e187      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800362e:	4b1b      	ldr	r3, [pc, #108]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1f0      	bne.n	800361c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0308 	and.w	r3, r3, #8
 8003642:	2b00      	cmp	r3, #0
 8003644:	d036      	beq.n	80036b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	695b      	ldr	r3, [r3, #20]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d016      	beq.n	800367c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800364e:	4b15      	ldr	r3, [pc, #84]	@ (80036a4 <HAL_RCC_OscConfig+0x248>)
 8003650:	2201      	movs	r2, #1
 8003652:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003654:	f7ff f9f4 	bl	8002a40 <HAL_GetTick>
 8003658:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800365a:	e008      	b.n	800366e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800365c:	f7ff f9f0 	bl	8002a40 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	1ad3      	subs	r3, r2, r3
 8003666:	2b02      	cmp	r3, #2
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e167      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800366e:	4b0b      	ldr	r3, [pc, #44]	@ (800369c <HAL_RCC_OscConfig+0x240>)
 8003670:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d0f0      	beq.n	800365c <HAL_RCC_OscConfig+0x200>
 800367a:	e01b      	b.n	80036b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800367c:	4b09      	ldr	r3, [pc, #36]	@ (80036a4 <HAL_RCC_OscConfig+0x248>)
 800367e:	2200      	movs	r2, #0
 8003680:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003682:	f7ff f9dd 	bl	8002a40 <HAL_GetTick>
 8003686:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003688:	e00e      	b.n	80036a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800368a:	f7ff f9d9 	bl	8002a40 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b02      	cmp	r3, #2
 8003696:	d907      	bls.n	80036a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e150      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
 800369c:	40023800 	.word	0x40023800
 80036a0:	42470000 	.word	0x42470000
 80036a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036a8:	4b88      	ldr	r3, [pc, #544]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 80036aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1ea      	bne.n	800368a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0304 	and.w	r3, r3, #4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 8097 	beq.w	80037f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036c2:	2300      	movs	r3, #0
 80036c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036c6:	4b81      	ldr	r3, [pc, #516]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 80036c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10f      	bne.n	80036f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036d2:	2300      	movs	r3, #0
 80036d4:	60bb      	str	r3, [r7, #8]
 80036d6:	4b7d      	ldr	r3, [pc, #500]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 80036d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036da:	4a7c      	ldr	r2, [pc, #496]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 80036dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80036e2:	4b7a      	ldr	r3, [pc, #488]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 80036e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ea:	60bb      	str	r3, [r7, #8]
 80036ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036ee:	2301      	movs	r3, #1
 80036f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036f2:	4b77      	ldr	r3, [pc, #476]	@ (80038d0 <HAL_RCC_OscConfig+0x474>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d118      	bne.n	8003730 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036fe:	4b74      	ldr	r3, [pc, #464]	@ (80038d0 <HAL_RCC_OscConfig+0x474>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a73      	ldr	r2, [pc, #460]	@ (80038d0 <HAL_RCC_OscConfig+0x474>)
 8003704:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003708:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800370a:	f7ff f999 	bl	8002a40 <HAL_GetTick>
 800370e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003710:	e008      	b.n	8003724 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003712:	f7ff f995 	bl	8002a40 <HAL_GetTick>
 8003716:	4602      	mov	r2, r0
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	2b02      	cmp	r3, #2
 800371e:	d901      	bls.n	8003724 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003720:	2303      	movs	r3, #3
 8003722:	e10c      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003724:	4b6a      	ldr	r3, [pc, #424]	@ (80038d0 <HAL_RCC_OscConfig+0x474>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800372c:	2b00      	cmp	r3, #0
 800372e:	d0f0      	beq.n	8003712 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	2b01      	cmp	r3, #1
 8003736:	d106      	bne.n	8003746 <HAL_RCC_OscConfig+0x2ea>
 8003738:	4b64      	ldr	r3, [pc, #400]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 800373a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800373c:	4a63      	ldr	r2, [pc, #396]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 800373e:	f043 0301 	orr.w	r3, r3, #1
 8003742:	6713      	str	r3, [r2, #112]	@ 0x70
 8003744:	e01c      	b.n	8003780 <HAL_RCC_OscConfig+0x324>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	2b05      	cmp	r3, #5
 800374c:	d10c      	bne.n	8003768 <HAL_RCC_OscConfig+0x30c>
 800374e:	4b5f      	ldr	r3, [pc, #380]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 8003750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003752:	4a5e      	ldr	r2, [pc, #376]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 8003754:	f043 0304 	orr.w	r3, r3, #4
 8003758:	6713      	str	r3, [r2, #112]	@ 0x70
 800375a:	4b5c      	ldr	r3, [pc, #368]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 800375c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800375e:	4a5b      	ldr	r2, [pc, #364]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 8003760:	f043 0301 	orr.w	r3, r3, #1
 8003764:	6713      	str	r3, [r2, #112]	@ 0x70
 8003766:	e00b      	b.n	8003780 <HAL_RCC_OscConfig+0x324>
 8003768:	4b58      	ldr	r3, [pc, #352]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 800376a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800376c:	4a57      	ldr	r2, [pc, #348]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 800376e:	f023 0301 	bic.w	r3, r3, #1
 8003772:	6713      	str	r3, [r2, #112]	@ 0x70
 8003774:	4b55      	ldr	r3, [pc, #340]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 8003776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003778:	4a54      	ldr	r2, [pc, #336]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 800377a:	f023 0304 	bic.w	r3, r3, #4
 800377e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d015      	beq.n	80037b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003788:	f7ff f95a 	bl	8002a40 <HAL_GetTick>
 800378c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800378e:	e00a      	b.n	80037a6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003790:	f7ff f956 	bl	8002a40 <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800379e:	4293      	cmp	r3, r2
 80037a0:	d901      	bls.n	80037a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e0cb      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037a6:	4b49      	ldr	r3, [pc, #292]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 80037a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d0ee      	beq.n	8003790 <HAL_RCC_OscConfig+0x334>
 80037b2:	e014      	b.n	80037de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037b4:	f7ff f944 	bl	8002a40 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037ba:	e00a      	b.n	80037d2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037bc:	f7ff f940 	bl	8002a40 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e0b5      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037d2:	4b3e      	ldr	r3, [pc, #248]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 80037d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1ee      	bne.n	80037bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80037de:	7dfb      	ldrb	r3, [r7, #23]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d105      	bne.n	80037f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037e4:	4b39      	ldr	r3, [pc, #228]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 80037e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e8:	4a38      	ldr	r2, [pc, #224]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 80037ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f000 80a1 	beq.w	800393c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037fa:	4b34      	ldr	r3, [pc, #208]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 030c 	and.w	r3, r3, #12
 8003802:	2b08      	cmp	r3, #8
 8003804:	d05c      	beq.n	80038c0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	2b02      	cmp	r3, #2
 800380c:	d141      	bne.n	8003892 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800380e:	4b31      	ldr	r3, [pc, #196]	@ (80038d4 <HAL_RCC_OscConfig+0x478>)
 8003810:	2200      	movs	r2, #0
 8003812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003814:	f7ff f914 	bl	8002a40 <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800381a:	e008      	b.n	800382e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800381c:	f7ff f910 	bl	8002a40 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b02      	cmp	r3, #2
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e087      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800382e:	4b27      	ldr	r3, [pc, #156]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d1f0      	bne.n	800381c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	69da      	ldr	r2, [r3, #28]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a1b      	ldr	r3, [r3, #32]
 8003842:	431a      	orrs	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003848:	019b      	lsls	r3, r3, #6
 800384a:	431a      	orrs	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003850:	085b      	lsrs	r3, r3, #1
 8003852:	3b01      	subs	r3, #1
 8003854:	041b      	lsls	r3, r3, #16
 8003856:	431a      	orrs	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800385c:	061b      	lsls	r3, r3, #24
 800385e:	491b      	ldr	r1, [pc, #108]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 8003860:	4313      	orrs	r3, r2
 8003862:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003864:	4b1b      	ldr	r3, [pc, #108]	@ (80038d4 <HAL_RCC_OscConfig+0x478>)
 8003866:	2201      	movs	r2, #1
 8003868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800386a:	f7ff f8e9 	bl	8002a40 <HAL_GetTick>
 800386e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003872:	f7ff f8e5 	bl	8002a40 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e05c      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003884:	4b11      	ldr	r3, [pc, #68]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0f0      	beq.n	8003872 <HAL_RCC_OscConfig+0x416>
 8003890:	e054      	b.n	800393c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003892:	4b10      	ldr	r3, [pc, #64]	@ (80038d4 <HAL_RCC_OscConfig+0x478>)
 8003894:	2200      	movs	r2, #0
 8003896:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003898:	f7ff f8d2 	bl	8002a40 <HAL_GetTick>
 800389c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800389e:	e008      	b.n	80038b2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038a0:	f7ff f8ce 	bl	8002a40 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	d901      	bls.n	80038b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80038ae:	2303      	movs	r3, #3
 80038b0:	e045      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038b2:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <HAL_RCC_OscConfig+0x470>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1f0      	bne.n	80038a0 <HAL_RCC_OscConfig+0x444>
 80038be:	e03d      	b.n	800393c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	699b      	ldr	r3, [r3, #24]
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d107      	bne.n	80038d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e038      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
 80038cc:	40023800 	.word	0x40023800
 80038d0:	40007000 	.word	0x40007000
 80038d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003948 <HAL_RCC_OscConfig+0x4ec>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	699b      	ldr	r3, [r3, #24]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d028      	beq.n	8003938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d121      	bne.n	8003938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038fe:	429a      	cmp	r2, r3
 8003900:	d11a      	bne.n	8003938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003908:	4013      	ands	r3, r2
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800390e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003910:	4293      	cmp	r3, r2
 8003912:	d111      	bne.n	8003938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391e:	085b      	lsrs	r3, r3, #1
 8003920:	3b01      	subs	r3, #1
 8003922:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003924:	429a      	cmp	r2, r3
 8003926:	d107      	bne.n	8003938 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003932:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003934:	429a      	cmp	r2, r3
 8003936:	d001      	beq.n	800393c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e000      	b.n	800393e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3718      	adds	r7, #24
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40023800 	.word	0x40023800

0800394c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e0cc      	b.n	8003afa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003960:	4b68      	ldr	r3, [pc, #416]	@ (8003b04 <HAL_RCC_ClockConfig+0x1b8>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	429a      	cmp	r2, r3
 800396c:	d90c      	bls.n	8003988 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800396e:	4b65      	ldr	r3, [pc, #404]	@ (8003b04 <HAL_RCC_ClockConfig+0x1b8>)
 8003970:	683a      	ldr	r2, [r7, #0]
 8003972:	b2d2      	uxtb	r2, r2
 8003974:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003976:	4b63      	ldr	r3, [pc, #396]	@ (8003b04 <HAL_RCC_ClockConfig+0x1b8>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0307 	and.w	r3, r3, #7
 800397e:	683a      	ldr	r2, [r7, #0]
 8003980:	429a      	cmp	r2, r3
 8003982:	d001      	beq.n	8003988 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e0b8      	b.n	8003afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d020      	beq.n	80039d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0304 	and.w	r3, r3, #4
 800399c:	2b00      	cmp	r3, #0
 800399e:	d005      	beq.n	80039ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039a0:	4b59      	ldr	r3, [pc, #356]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	4a58      	ldr	r2, [pc, #352]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 80039a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80039aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0308 	and.w	r3, r3, #8
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d005      	beq.n	80039c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039b8:	4b53      	ldr	r3, [pc, #332]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	4a52      	ldr	r2, [pc, #328]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 80039be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80039c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039c4:	4b50      	ldr	r3, [pc, #320]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	494d      	ldr	r1, [pc, #308]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 80039d2:	4313      	orrs	r3, r2
 80039d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0301 	and.w	r3, r3, #1
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d044      	beq.n	8003a6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d107      	bne.n	80039fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ea:	4b47      	ldr	r3, [pc, #284]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d119      	bne.n	8003a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e07f      	b.n	8003afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d003      	beq.n	8003a0a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a06:	2b03      	cmp	r3, #3
 8003a08:	d107      	bne.n	8003a1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a0a:	4b3f      	ldr	r3, [pc, #252]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d109      	bne.n	8003a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e06f      	b.n	8003afa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a1a:	4b3b      	ldr	r3, [pc, #236]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d101      	bne.n	8003a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e067      	b.n	8003afa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a2a:	4b37      	ldr	r3, [pc, #220]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f023 0203 	bic.w	r2, r3, #3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	4934      	ldr	r1, [pc, #208]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a3c:	f7ff f800 	bl	8002a40 <HAL_GetTick>
 8003a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a42:	e00a      	b.n	8003a5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a44:	f7fe fffc 	bl	8002a40 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e04f      	b.n	8003afa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a5a:	4b2b      	ldr	r3, [pc, #172]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 020c 	and.w	r2, r3, #12
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d1eb      	bne.n	8003a44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a6c:	4b25      	ldr	r3, [pc, #148]	@ (8003b04 <HAL_RCC_ClockConfig+0x1b8>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0307 	and.w	r3, r3, #7
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d20c      	bcs.n	8003a94 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a7a:	4b22      	ldr	r3, [pc, #136]	@ (8003b04 <HAL_RCC_ClockConfig+0x1b8>)
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	b2d2      	uxtb	r2, r2
 8003a80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a82:	4b20      	ldr	r3, [pc, #128]	@ (8003b04 <HAL_RCC_ClockConfig+0x1b8>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0307 	and.w	r3, r3, #7
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d001      	beq.n	8003a94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e032      	b.n	8003afa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0304 	and.w	r3, r3, #4
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d008      	beq.n	8003ab2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003aa0:	4b19      	ldr	r3, [pc, #100]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	4916      	ldr	r1, [pc, #88]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0308 	and.w	r3, r3, #8
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d009      	beq.n	8003ad2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003abe:	4b12      	ldr	r3, [pc, #72]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	00db      	lsls	r3, r3, #3
 8003acc:	490e      	ldr	r1, [pc, #56]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ad2:	f000 f821 	bl	8003b18 <HAL_RCC_GetSysClockFreq>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8003b08 <HAL_RCC_ClockConfig+0x1bc>)
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	091b      	lsrs	r3, r3, #4
 8003ade:	f003 030f 	and.w	r3, r3, #15
 8003ae2:	490a      	ldr	r1, [pc, #40]	@ (8003b0c <HAL_RCC_ClockConfig+0x1c0>)
 8003ae4:	5ccb      	ldrb	r3, [r1, r3]
 8003ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8003aea:	4a09      	ldr	r2, [pc, #36]	@ (8003b10 <HAL_RCC_ClockConfig+0x1c4>)
 8003aec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003aee:	4b09      	ldr	r3, [pc, #36]	@ (8003b14 <HAL_RCC_ClockConfig+0x1c8>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fe ff60 	bl	80029b8 <HAL_InitTick>

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3710      	adds	r7, #16
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	40023c00 	.word	0x40023c00
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	08009be0 	.word	0x08009be0
 8003b10:	20000008 	.word	0x20000008
 8003b14:	2000000c 	.word	0x2000000c

08003b18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b1c:	b090      	sub	sp, #64	@ 0x40
 8003b1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b20:	2300      	movs	r3, #0
 8003b22:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003b24:	2300      	movs	r3, #0
 8003b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b30:	4b59      	ldr	r3, [pc, #356]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f003 030c 	and.w	r3, r3, #12
 8003b38:	2b08      	cmp	r3, #8
 8003b3a:	d00d      	beq.n	8003b58 <HAL_RCC_GetSysClockFreq+0x40>
 8003b3c:	2b08      	cmp	r3, #8
 8003b3e:	f200 80a1 	bhi.w	8003c84 <HAL_RCC_GetSysClockFreq+0x16c>
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d002      	beq.n	8003b4c <HAL_RCC_GetSysClockFreq+0x34>
 8003b46:	2b04      	cmp	r3, #4
 8003b48:	d003      	beq.n	8003b52 <HAL_RCC_GetSysClockFreq+0x3a>
 8003b4a:	e09b      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b4c:	4b53      	ldr	r3, [pc, #332]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x184>)
 8003b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b50:	e09b      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b52:	4b53      	ldr	r3, [pc, #332]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b54:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b56:	e098      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b58:	4b4f      	ldr	r3, [pc, #316]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b60:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b62:	4b4d      	ldr	r3, [pc, #308]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d028      	beq.n	8003bc0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b6e:	4b4a      	ldr	r3, [pc, #296]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	099b      	lsrs	r3, r3, #6
 8003b74:	2200      	movs	r2, #0
 8003b76:	623b      	str	r3, [r7, #32]
 8003b78:	627a      	str	r2, [r7, #36]	@ 0x24
 8003b7a:	6a3b      	ldr	r3, [r7, #32]
 8003b7c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003b80:	2100      	movs	r1, #0
 8003b82:	4b47      	ldr	r3, [pc, #284]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b84:	fb03 f201 	mul.w	r2, r3, r1
 8003b88:	2300      	movs	r3, #0
 8003b8a:	fb00 f303 	mul.w	r3, r0, r3
 8003b8e:	4413      	add	r3, r2
 8003b90:	4a43      	ldr	r2, [pc, #268]	@ (8003ca0 <HAL_RCC_GetSysClockFreq+0x188>)
 8003b92:	fba0 1202 	umull	r1, r2, r0, r2
 8003b96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b98:	460a      	mov	r2, r1
 8003b9a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003b9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b9e:	4413      	add	r3, r2
 8003ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	61bb      	str	r3, [r7, #24]
 8003ba8:	61fa      	str	r2, [r7, #28]
 8003baa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003bb2:	f7fd f849 	bl	8000c48 <__aeabi_uldivmod>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	460b      	mov	r3, r1
 8003bba:	4613      	mov	r3, r2
 8003bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bbe:	e053      	b.n	8003c68 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bc0:	4b35      	ldr	r3, [pc, #212]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	099b      	lsrs	r3, r3, #6
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	613b      	str	r3, [r7, #16]
 8003bca:	617a      	str	r2, [r7, #20]
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003bd2:	f04f 0b00 	mov.w	fp, #0
 8003bd6:	4652      	mov	r2, sl
 8003bd8:	465b      	mov	r3, fp
 8003bda:	f04f 0000 	mov.w	r0, #0
 8003bde:	f04f 0100 	mov.w	r1, #0
 8003be2:	0159      	lsls	r1, r3, #5
 8003be4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003be8:	0150      	lsls	r0, r2, #5
 8003bea:	4602      	mov	r2, r0
 8003bec:	460b      	mov	r3, r1
 8003bee:	ebb2 080a 	subs.w	r8, r2, sl
 8003bf2:	eb63 090b 	sbc.w	r9, r3, fp
 8003bf6:	f04f 0200 	mov.w	r2, #0
 8003bfa:	f04f 0300 	mov.w	r3, #0
 8003bfe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003c02:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003c06:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003c0a:	ebb2 0408 	subs.w	r4, r2, r8
 8003c0e:	eb63 0509 	sbc.w	r5, r3, r9
 8003c12:	f04f 0200 	mov.w	r2, #0
 8003c16:	f04f 0300 	mov.w	r3, #0
 8003c1a:	00eb      	lsls	r3, r5, #3
 8003c1c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c20:	00e2      	lsls	r2, r4, #3
 8003c22:	4614      	mov	r4, r2
 8003c24:	461d      	mov	r5, r3
 8003c26:	eb14 030a 	adds.w	r3, r4, sl
 8003c2a:	603b      	str	r3, [r7, #0]
 8003c2c:	eb45 030b 	adc.w	r3, r5, fp
 8003c30:	607b      	str	r3, [r7, #4]
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	f04f 0300 	mov.w	r3, #0
 8003c3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c3e:	4629      	mov	r1, r5
 8003c40:	028b      	lsls	r3, r1, #10
 8003c42:	4621      	mov	r1, r4
 8003c44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c48:	4621      	mov	r1, r4
 8003c4a:	028a      	lsls	r2, r1, #10
 8003c4c:	4610      	mov	r0, r2
 8003c4e:	4619      	mov	r1, r3
 8003c50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c52:	2200      	movs	r2, #0
 8003c54:	60bb      	str	r3, [r7, #8]
 8003c56:	60fa      	str	r2, [r7, #12]
 8003c58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c5c:	f7fc fff4 	bl	8000c48 <__aeabi_uldivmod>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4613      	mov	r3, r2
 8003c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003c68:	4b0b      	ldr	r3, [pc, #44]	@ (8003c98 <HAL_RCC_GetSysClockFreq+0x180>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	0c1b      	lsrs	r3, r3, #16
 8003c6e:	f003 0303 	and.w	r3, r3, #3
 8003c72:	3301      	adds	r3, #1
 8003c74:	005b      	lsls	r3, r3, #1
 8003c76:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003c78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c80:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c82:	e002      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c84:	4b05      	ldr	r3, [pc, #20]	@ (8003c9c <HAL_RCC_GetSysClockFreq+0x184>)
 8003c86:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003c88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3740      	adds	r7, #64	@ 0x40
 8003c90:	46bd      	mov	sp, r7
 8003c92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c96:	bf00      	nop
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	00f42400 	.word	0x00f42400
 8003ca0:	017d7840 	.word	0x017d7840

08003ca4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ca8:	4b03      	ldr	r3, [pc, #12]	@ (8003cb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003caa:	681b      	ldr	r3, [r3, #0]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	20000008 	.word	0x20000008

08003cbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003cc0:	f7ff fff0 	bl	8003ca4 <HAL_RCC_GetHCLKFreq>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	4b05      	ldr	r3, [pc, #20]	@ (8003cdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	0a9b      	lsrs	r3, r3, #10
 8003ccc:	f003 0307 	and.w	r3, r3, #7
 8003cd0:	4903      	ldr	r1, [pc, #12]	@ (8003ce0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cd2:	5ccb      	ldrb	r3, [r1, r3]
 8003cd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40023800 	.word	0x40023800
 8003ce0:	08009bf0 	.word	0x08009bf0

08003ce4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ce8:	f7ff ffdc 	bl	8003ca4 <HAL_RCC_GetHCLKFreq>
 8003cec:	4602      	mov	r2, r0
 8003cee:	4b05      	ldr	r3, [pc, #20]	@ (8003d04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	0b5b      	lsrs	r3, r3, #13
 8003cf4:	f003 0307 	and.w	r3, r3, #7
 8003cf8:	4903      	ldr	r1, [pc, #12]	@ (8003d08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003cfa:	5ccb      	ldrb	r3, [r1, r3]
 8003cfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	40023800 	.word	0x40023800
 8003d08:	08009bf0 	.word	0x08009bf0

08003d0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e041      	b.n	8003da2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d106      	bne.n	8003d38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f7fe fab2 	bl	800229c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	3304      	adds	r3, #4
 8003d48:	4619      	mov	r1, r3
 8003d4a:	4610      	mov	r0, r2
 8003d4c:	f000 fee8 	bl	8004b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2201      	movs	r2, #1
 8003d64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
	...

08003dac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	2b01      	cmp	r3, #1
 8003dbe:	d001      	beq.n	8003dc4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e046      	b.n	8003e52 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2202      	movs	r2, #2
 8003dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a23      	ldr	r2, [pc, #140]	@ (8003e60 <HAL_TIM_Base_Start+0xb4>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d022      	beq.n	8003e1c <HAL_TIM_Base_Start+0x70>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dde:	d01d      	beq.n	8003e1c <HAL_TIM_Base_Start+0x70>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a1f      	ldr	r2, [pc, #124]	@ (8003e64 <HAL_TIM_Base_Start+0xb8>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d018      	beq.n	8003e1c <HAL_TIM_Base_Start+0x70>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a1e      	ldr	r2, [pc, #120]	@ (8003e68 <HAL_TIM_Base_Start+0xbc>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d013      	beq.n	8003e1c <HAL_TIM_Base_Start+0x70>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a1c      	ldr	r2, [pc, #112]	@ (8003e6c <HAL_TIM_Base_Start+0xc0>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d00e      	beq.n	8003e1c <HAL_TIM_Base_Start+0x70>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a1b      	ldr	r2, [pc, #108]	@ (8003e70 <HAL_TIM_Base_Start+0xc4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d009      	beq.n	8003e1c <HAL_TIM_Base_Start+0x70>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a19      	ldr	r2, [pc, #100]	@ (8003e74 <HAL_TIM_Base_Start+0xc8>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d004      	beq.n	8003e1c <HAL_TIM_Base_Start+0x70>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a18      	ldr	r2, [pc, #96]	@ (8003e78 <HAL_TIM_Base_Start+0xcc>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d111      	bne.n	8003e40 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2b06      	cmp	r3, #6
 8003e2c:	d010      	beq.n	8003e50 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f042 0201 	orr.w	r2, r2, #1
 8003e3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e3e:	e007      	b.n	8003e50 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f042 0201 	orr.w	r2, r2, #1
 8003e4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3714      	adds	r7, #20
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	40010000 	.word	0x40010000
 8003e64:	40000400 	.word	0x40000400
 8003e68:	40000800 	.word	0x40000800
 8003e6c:	40000c00 	.word	0x40000c00
 8003e70:	40010400 	.word	0x40010400
 8003e74:	40014000 	.word	0x40014000
 8003e78:	40001800 	.word	0x40001800

08003e7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b082      	sub	sp, #8
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d101      	bne.n	8003e8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e041      	b.n	8003f12 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d106      	bne.n	8003ea8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f000 f839 	bl	8003f1a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2202      	movs	r2, #2
 8003eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	3304      	adds	r3, #4
 8003eb8:	4619      	mov	r1, r3
 8003eba:	4610      	mov	r0, r2
 8003ebc:	f000 fe30 	bl	8004b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3708      	adds	r7, #8
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	b083      	sub	sp, #12
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003f22:	bf00      	nop
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
	...

08003f30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d109      	bne.n	8003f54 <HAL_TIM_PWM_Start+0x24>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	bf14      	ite	ne
 8003f4c:	2301      	movne	r3, #1
 8003f4e:	2300      	moveq	r3, #0
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	e022      	b.n	8003f9a <HAL_TIM_PWM_Start+0x6a>
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	2b04      	cmp	r3, #4
 8003f58:	d109      	bne.n	8003f6e <HAL_TIM_PWM_Start+0x3e>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	bf14      	ite	ne
 8003f66:	2301      	movne	r3, #1
 8003f68:	2300      	moveq	r3, #0
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	e015      	b.n	8003f9a <HAL_TIM_PWM_Start+0x6a>
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	2b08      	cmp	r3, #8
 8003f72:	d109      	bne.n	8003f88 <HAL_TIM_PWM_Start+0x58>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	bf14      	ite	ne
 8003f80:	2301      	movne	r3, #1
 8003f82:	2300      	moveq	r3, #0
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	e008      	b.n	8003f9a <HAL_TIM_PWM_Start+0x6a>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	bf14      	ite	ne
 8003f94:	2301      	movne	r3, #1
 8003f96:	2300      	moveq	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e07c      	b.n	800409c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d104      	bne.n	8003fb2 <HAL_TIM_PWM_Start+0x82>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fb0:	e013      	b.n	8003fda <HAL_TIM_PWM_Start+0xaa>
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	2b04      	cmp	r3, #4
 8003fb6:	d104      	bne.n	8003fc2 <HAL_TIM_PWM_Start+0x92>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2202      	movs	r2, #2
 8003fbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fc0:	e00b      	b.n	8003fda <HAL_TIM_PWM_Start+0xaa>
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d104      	bne.n	8003fd2 <HAL_TIM_PWM_Start+0xa2>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2202      	movs	r2, #2
 8003fcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fd0:	e003      	b.n	8003fda <HAL_TIM_PWM_Start+0xaa>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	6839      	ldr	r1, [r7, #0]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f001 f9bc 	bl	8005360 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a2d      	ldr	r2, [pc, #180]	@ (80040a4 <HAL_TIM_PWM_Start+0x174>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d004      	beq.n	8003ffc <HAL_TIM_PWM_Start+0xcc>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a2c      	ldr	r2, [pc, #176]	@ (80040a8 <HAL_TIM_PWM_Start+0x178>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d101      	bne.n	8004000 <HAL_TIM_PWM_Start+0xd0>
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e000      	b.n	8004002 <HAL_TIM_PWM_Start+0xd2>
 8004000:	2300      	movs	r3, #0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d007      	beq.n	8004016 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004014:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a22      	ldr	r2, [pc, #136]	@ (80040a4 <HAL_TIM_PWM_Start+0x174>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d022      	beq.n	8004066 <HAL_TIM_PWM_Start+0x136>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004028:	d01d      	beq.n	8004066 <HAL_TIM_PWM_Start+0x136>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a1f      	ldr	r2, [pc, #124]	@ (80040ac <HAL_TIM_PWM_Start+0x17c>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d018      	beq.n	8004066 <HAL_TIM_PWM_Start+0x136>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a1d      	ldr	r2, [pc, #116]	@ (80040b0 <HAL_TIM_PWM_Start+0x180>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d013      	beq.n	8004066 <HAL_TIM_PWM_Start+0x136>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a1c      	ldr	r2, [pc, #112]	@ (80040b4 <HAL_TIM_PWM_Start+0x184>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d00e      	beq.n	8004066 <HAL_TIM_PWM_Start+0x136>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a16      	ldr	r2, [pc, #88]	@ (80040a8 <HAL_TIM_PWM_Start+0x178>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d009      	beq.n	8004066 <HAL_TIM_PWM_Start+0x136>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a18      	ldr	r2, [pc, #96]	@ (80040b8 <HAL_TIM_PWM_Start+0x188>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d004      	beq.n	8004066 <HAL_TIM_PWM_Start+0x136>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a16      	ldr	r2, [pc, #88]	@ (80040bc <HAL_TIM_PWM_Start+0x18c>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d111      	bne.n	800408a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f003 0307 	and.w	r3, r3, #7
 8004070:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2b06      	cmp	r3, #6
 8004076:	d010      	beq.n	800409a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f042 0201 	orr.w	r2, r2, #1
 8004086:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004088:	e007      	b.n	800409a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f042 0201 	orr.w	r2, r2, #1
 8004098:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	40010000 	.word	0x40010000
 80040a8:	40010400 	.word	0x40010400
 80040ac:	40000400 	.word	0x40000400
 80040b0:	40000800 	.word	0x40000800
 80040b4:	40000c00 	.word	0x40000c00
 80040b8:	40014000 	.word	0x40014000
 80040bc:	40001800 	.word	0x40001800

080040c0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d101      	bne.n	80040d2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e041      	b.n	8004156 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d106      	bne.n	80040ec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f839 	bl	800415e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2202      	movs	r2, #2
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	3304      	adds	r3, #4
 80040fc:	4619      	mov	r1, r3
 80040fe:	4610      	mov	r0, r2
 8004100:	f000 fd0e 	bl	8004b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800415e:	b480      	push	{r7}
 8004160:	b083      	sub	sp, #12
 8004162:	af00      	add	r7, sp, #0
 8004164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004166:	bf00      	nop
 8004168:	370c      	adds	r7, #12
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr

08004172 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004172:	b580      	push	{r7, lr}
 8004174:	b086      	sub	sp, #24
 8004176:	af00      	add	r7, sp, #0
 8004178:	6078      	str	r0, [r7, #4]
 800417a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e097      	b.n	80042b6 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d106      	bne.n	80041a0 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7fe f93a 	bl	8002414 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2202      	movs	r2, #2
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	6812      	ldr	r2, [r2, #0]
 80041b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041b6:	f023 0307 	bic.w	r3, r3, #7
 80041ba:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	3304      	adds	r3, #4
 80041c4:	4619      	mov	r1, r3
 80041c6:	4610      	mov	r0, r2
 80041c8:	f000 fcaa 	bl	8004b20 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	699b      	ldr	r3, [r3, #24]
 80041da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
 80041e2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	697a      	ldr	r2, [r7, #20]
 80041ea:	4313      	orrs	r3, r2
 80041ec:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041f4:	f023 0303 	bic.w	r3, r3, #3
 80041f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	689a      	ldr	r2, [r3, #8]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	021b      	lsls	r3, r3, #8
 8004204:	4313      	orrs	r3, r2
 8004206:	693a      	ldr	r2, [r7, #16]
 8004208:	4313      	orrs	r3, r2
 800420a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004212:	f023 030c 	bic.w	r3, r3, #12
 8004216:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800421e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004222:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	68da      	ldr	r2, [r3, #12]
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	69db      	ldr	r3, [r3, #28]
 800422c:	021b      	lsls	r3, r3, #8
 800422e:	4313      	orrs	r3, r2
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	4313      	orrs	r3, r2
 8004234:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	011a      	lsls	r2, r3, #4
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	6a1b      	ldr	r3, [r3, #32]
 8004240:	031b      	lsls	r3, r3, #12
 8004242:	4313      	orrs	r3, r2
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	4313      	orrs	r3, r2
 8004248:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004250:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004258:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	011b      	lsls	r3, r3, #4
 8004264:	4313      	orrs	r3, r2
 8004266:	68fa      	ldr	r2, [r7, #12]
 8004268:	4313      	orrs	r3, r2
 800426a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	693a      	ldr	r2, [r7, #16]
 800427a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3718      	adds	r7, #24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}

080042be <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042be:	b580      	push	{r7, lr}
 80042c0:	b084      	sub	sp, #16
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
 80042c6:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042ce:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80042d6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042de:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80042e6:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d110      	bne.n	8004310 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042ee:	7bfb      	ldrb	r3, [r7, #15]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d102      	bne.n	80042fa <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80042f4:	7b7b      	ldrb	r3, [r7, #13]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d001      	beq.n	80042fe <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e089      	b.n	8004412 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2202      	movs	r2, #2
 8004302:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2202      	movs	r2, #2
 800430a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800430e:	e031      	b.n	8004374 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	2b04      	cmp	r3, #4
 8004314:	d110      	bne.n	8004338 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004316:	7bbb      	ldrb	r3, [r7, #14]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d102      	bne.n	8004322 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800431c:	7b3b      	ldrb	r3, [r7, #12]
 800431e:	2b01      	cmp	r3, #1
 8004320:	d001      	beq.n	8004326 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e075      	b.n	8004412 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2202      	movs	r2, #2
 800432a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2202      	movs	r2, #2
 8004332:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004336:	e01d      	b.n	8004374 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004338:	7bfb      	ldrb	r3, [r7, #15]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d108      	bne.n	8004350 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800433e:	7bbb      	ldrb	r3, [r7, #14]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d105      	bne.n	8004350 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004344:	7b7b      	ldrb	r3, [r7, #13]
 8004346:	2b01      	cmp	r3, #1
 8004348:	d102      	bne.n	8004350 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800434a:	7b3b      	ldrb	r3, [r7, #12]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d001      	beq.n	8004354 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e05e      	b.n	8004412 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2202      	movs	r2, #2
 8004358:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2202      	movs	r2, #2
 8004368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2202      	movs	r2, #2
 8004370:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d003      	beq.n	8004382 <HAL_TIM_Encoder_Start_IT+0xc4>
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	2b04      	cmp	r3, #4
 800437e:	d010      	beq.n	80043a2 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004380:	e01f      	b.n	80043c2 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2201      	movs	r2, #1
 8004388:	2100      	movs	r1, #0
 800438a:	4618      	mov	r0, r3
 800438c:	f000 ffe8 	bl	8005360 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68da      	ldr	r2, [r3, #12]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f042 0202 	orr.w	r2, r2, #2
 800439e:	60da      	str	r2, [r3, #12]
      break;
 80043a0:	e02e      	b.n	8004400 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2201      	movs	r2, #1
 80043a8:	2104      	movs	r1, #4
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 ffd8 	bl	8005360 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68da      	ldr	r2, [r3, #12]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f042 0204 	orr.w	r2, r2, #4
 80043be:	60da      	str	r2, [r3, #12]
      break;
 80043c0:	e01e      	b.n	8004400 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2201      	movs	r2, #1
 80043c8:	2100      	movs	r1, #0
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 ffc8 	bl	8005360 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2201      	movs	r2, #1
 80043d6:	2104      	movs	r1, #4
 80043d8:	4618      	mov	r0, r3
 80043da:	f000 ffc1 	bl	8005360 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68da      	ldr	r2, [r3, #12]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f042 0202 	orr.w	r2, r2, #2
 80043ec:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	68da      	ldr	r2, [r3, #12]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f042 0204 	orr.w	r2, r2, #4
 80043fc:	60da      	str	r2, [r3, #12]
      break;
 80043fe:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f042 0201 	orr.w	r2, r2, #1
 800440e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}

0800441a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800441a:	b580      	push	{r7, lr}
 800441c:	b084      	sub	sp, #16
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d020      	beq.n	800447e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d01b      	beq.n	800447e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f06f 0202 	mvn.w	r2, #2
 800444e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	f003 0303 	and.w	r3, r3, #3
 8004460:	2b00      	cmp	r3, #0
 8004462:	d003      	beq.n	800446c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f7fc fdc3 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 800446a:	e005      	b.n	8004478 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 fb39 	bl	8004ae4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 fb40 	bl	8004af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	f003 0304 	and.w	r3, r3, #4
 8004484:	2b00      	cmp	r3, #0
 8004486:	d020      	beq.n	80044ca <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b00      	cmp	r3, #0
 8004490:	d01b      	beq.n	80044ca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f06f 0204 	mvn.w	r2, #4
 800449a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2202      	movs	r2, #2
 80044a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d003      	beq.n	80044b8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	f7fc fd9d 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 80044b6:	e005      	b.n	80044c4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 fb13 	bl	8004ae4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fb1a 	bl	8004af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	f003 0308 	and.w	r3, r3, #8
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d020      	beq.n	8004516 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f003 0308 	and.w	r3, r3, #8
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d01b      	beq.n	8004516 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f06f 0208 	mvn.w	r2, #8
 80044e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2204      	movs	r2, #4
 80044ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	69db      	ldr	r3, [r3, #28]
 80044f4:	f003 0303 	and.w	r3, r3, #3
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d003      	beq.n	8004504 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f7fc fd77 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 8004502:	e005      	b.n	8004510 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 faed 	bl	8004ae4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 faf4 	bl	8004af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	f003 0310 	and.w	r3, r3, #16
 800451c:	2b00      	cmp	r3, #0
 800451e:	d020      	beq.n	8004562 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f003 0310 	and.w	r3, r3, #16
 8004526:	2b00      	cmp	r3, #0
 8004528:	d01b      	beq.n	8004562 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f06f 0210 	mvn.w	r2, #16
 8004532:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2208      	movs	r2, #8
 8004538:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	69db      	ldr	r3, [r3, #28]
 8004540:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004544:	2b00      	cmp	r3, #0
 8004546:	d003      	beq.n	8004550 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f7fc fd51 	bl	8000ff0 <HAL_TIM_IC_CaptureCallback>
 800454e:	e005      	b.n	800455c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 fac7 	bl	8004ae4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 face 	bl	8004af8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	f003 0301 	and.w	r3, r3, #1
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00c      	beq.n	8004586 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d007      	beq.n	8004586 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f06f 0201 	mvn.w	r2, #1
 800457e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 faa5 	bl	8004ad0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800458c:	2b00      	cmp	r3, #0
 800458e:	d00c      	beq.n	80045aa <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004596:	2b00      	cmp	r3, #0
 8004598:	d007      	beq.n	80045aa <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 ffd9 	bl	800555c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d00c      	beq.n	80045ce <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d007      	beq.n	80045ce <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f000 fa9f 	bl	8004b0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	f003 0320 	and.w	r3, r3, #32
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d00c      	beq.n	80045f2 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f003 0320 	and.w	r3, r3, #32
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d007      	beq.n	80045f2 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f06f 0220 	mvn.w	r2, #32
 80045ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f000 ffab 	bl	8005548 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045f2:	bf00      	nop
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}

080045fa <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b086      	sub	sp, #24
 80045fe:	af00      	add	r7, sp, #0
 8004600:	60f8      	str	r0, [r7, #12]
 8004602:	60b9      	str	r1, [r7, #8]
 8004604:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004606:	2300      	movs	r3, #0
 8004608:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004610:	2b01      	cmp	r3, #1
 8004612:	d101      	bne.n	8004618 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004614:	2302      	movs	r3, #2
 8004616:	e088      	b.n	800472a <HAL_TIM_IC_ConfigChannel+0x130>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d11b      	bne.n	800465e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004636:	f000 fccf 	bl	8004fd8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	699a      	ldr	r2, [r3, #24]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f022 020c 	bic.w	r2, r2, #12
 8004648:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	6999      	ldr	r1, [r3, #24]
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	689a      	ldr	r2, [r3, #8]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	430a      	orrs	r2, r1
 800465a:	619a      	str	r2, [r3, #24]
 800465c:	e060      	b.n	8004720 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b04      	cmp	r3, #4
 8004662:	d11c      	bne.n	800469e <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004674:	f000 fd53 	bl	800511e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699a      	ldr	r2, [r3, #24]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004686:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	6999      	ldr	r1, [r3, #24]
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	021a      	lsls	r2, r3, #8
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	430a      	orrs	r2, r1
 800469a:	619a      	str	r2, [r3, #24]
 800469c:	e040      	b.n	8004720 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2b08      	cmp	r3, #8
 80046a2:	d11b      	bne.n	80046dc <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80046b4:	f000 fda0 	bl	80051f8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	69da      	ldr	r2, [r3, #28]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f022 020c 	bic.w	r2, r2, #12
 80046c6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	69d9      	ldr	r1, [r3, #28]
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	689a      	ldr	r2, [r3, #8]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	61da      	str	r2, [r3, #28]
 80046da:	e021      	b.n	8004720 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b0c      	cmp	r3, #12
 80046e0:	d11c      	bne.n	800471c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80046f2:	f000 fdbd 	bl	8005270 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	69da      	ldr	r2, [r3, #28]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004704:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	69d9      	ldr	r1, [r3, #28]
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	021a      	lsls	r2, r3, #8
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	61da      	str	r2, [r3, #28]
 800471a:	e001      	b.n	8004720 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004728:	7dfb      	ldrb	r3, [r7, #23]
}
 800472a:	4618      	mov	r0, r3
 800472c:	3718      	adds	r7, #24
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
	...

08004734 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004740:	2300      	movs	r3, #0
 8004742:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800474a:	2b01      	cmp	r3, #1
 800474c:	d101      	bne.n	8004752 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800474e:	2302      	movs	r3, #2
 8004750:	e0ae      	b.n	80048b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2b0c      	cmp	r3, #12
 800475e:	f200 809f 	bhi.w	80048a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004762:	a201      	add	r2, pc, #4	@ (adr r2, 8004768 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004768:	0800479d 	.word	0x0800479d
 800476c:	080048a1 	.word	0x080048a1
 8004770:	080048a1 	.word	0x080048a1
 8004774:	080048a1 	.word	0x080048a1
 8004778:	080047dd 	.word	0x080047dd
 800477c:	080048a1 	.word	0x080048a1
 8004780:	080048a1 	.word	0x080048a1
 8004784:	080048a1 	.word	0x080048a1
 8004788:	0800481f 	.word	0x0800481f
 800478c:	080048a1 	.word	0x080048a1
 8004790:	080048a1 	.word	0x080048a1
 8004794:	080048a1 	.word	0x080048a1
 8004798:	0800485f 	.word	0x0800485f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	68b9      	ldr	r1, [r7, #8]
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 fa68 	bl	8004c78 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	699a      	ldr	r2, [r3, #24]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 0208 	orr.w	r2, r2, #8
 80047b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	699a      	ldr	r2, [r3, #24]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 0204 	bic.w	r2, r2, #4
 80047c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6999      	ldr	r1, [r3, #24]
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	691a      	ldr	r2, [r3, #16]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	430a      	orrs	r2, r1
 80047d8:	619a      	str	r2, [r3, #24]
      break;
 80047da:	e064      	b.n	80048a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68b9      	ldr	r1, [r7, #8]
 80047e2:	4618      	mov	r0, r3
 80047e4:	f000 fab8 	bl	8004d58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	699a      	ldr	r2, [r3, #24]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	699a      	ldr	r2, [r3, #24]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004806:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	6999      	ldr	r1, [r3, #24]
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	021a      	lsls	r2, r3, #8
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	619a      	str	r2, [r3, #24]
      break;
 800481c:	e043      	b.n	80048a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68b9      	ldr	r1, [r7, #8]
 8004824:	4618      	mov	r0, r3
 8004826:	f000 fb0d 	bl	8004e44 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	69da      	ldr	r2, [r3, #28]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f042 0208 	orr.w	r2, r2, #8
 8004838:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	69da      	ldr	r2, [r3, #28]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f022 0204 	bic.w	r2, r2, #4
 8004848:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	69d9      	ldr	r1, [r3, #28]
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	691a      	ldr	r2, [r3, #16]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	430a      	orrs	r2, r1
 800485a:	61da      	str	r2, [r3, #28]
      break;
 800485c:	e023      	b.n	80048a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	68b9      	ldr	r1, [r7, #8]
 8004864:	4618      	mov	r0, r3
 8004866:	f000 fb61 	bl	8004f2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	69da      	ldr	r2, [r3, #28]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004878:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	69da      	ldr	r2, [r3, #28]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004888:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	69d9      	ldr	r1, [r3, #28]
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	691b      	ldr	r3, [r3, #16]
 8004894:	021a      	lsls	r2, r3, #8
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	430a      	orrs	r2, r1
 800489c:	61da      	str	r2, [r3, #28]
      break;
 800489e:	e002      	b.n	80048a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	75fb      	strb	r3, [r7, #23]
      break;
 80048a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3718      	adds	r7, #24
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048c2:	2300      	movs	r3, #0
 80048c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d101      	bne.n	80048d4 <HAL_TIM_ConfigClockSource+0x1c>
 80048d0:	2302      	movs	r3, #2
 80048d2:	e0b4      	b.n	8004a3e <HAL_TIM_ConfigClockSource+0x186>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2202      	movs	r2, #2
 80048e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800490c:	d03e      	beq.n	800498c <HAL_TIM_ConfigClockSource+0xd4>
 800490e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004912:	f200 8087 	bhi.w	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 8004916:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800491a:	f000 8086 	beq.w	8004a2a <HAL_TIM_ConfigClockSource+0x172>
 800491e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004922:	d87f      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 8004924:	2b70      	cmp	r3, #112	@ 0x70
 8004926:	d01a      	beq.n	800495e <HAL_TIM_ConfigClockSource+0xa6>
 8004928:	2b70      	cmp	r3, #112	@ 0x70
 800492a:	d87b      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 800492c:	2b60      	cmp	r3, #96	@ 0x60
 800492e:	d050      	beq.n	80049d2 <HAL_TIM_ConfigClockSource+0x11a>
 8004930:	2b60      	cmp	r3, #96	@ 0x60
 8004932:	d877      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 8004934:	2b50      	cmp	r3, #80	@ 0x50
 8004936:	d03c      	beq.n	80049b2 <HAL_TIM_ConfigClockSource+0xfa>
 8004938:	2b50      	cmp	r3, #80	@ 0x50
 800493a:	d873      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 800493c:	2b40      	cmp	r3, #64	@ 0x40
 800493e:	d058      	beq.n	80049f2 <HAL_TIM_ConfigClockSource+0x13a>
 8004940:	2b40      	cmp	r3, #64	@ 0x40
 8004942:	d86f      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 8004944:	2b30      	cmp	r3, #48	@ 0x30
 8004946:	d064      	beq.n	8004a12 <HAL_TIM_ConfigClockSource+0x15a>
 8004948:	2b30      	cmp	r3, #48	@ 0x30
 800494a:	d86b      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 800494c:	2b20      	cmp	r3, #32
 800494e:	d060      	beq.n	8004a12 <HAL_TIM_ConfigClockSource+0x15a>
 8004950:	2b20      	cmp	r3, #32
 8004952:	d867      	bhi.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
 8004954:	2b00      	cmp	r3, #0
 8004956:	d05c      	beq.n	8004a12 <HAL_TIM_ConfigClockSource+0x15a>
 8004958:	2b10      	cmp	r3, #16
 800495a:	d05a      	beq.n	8004a12 <HAL_TIM_ConfigClockSource+0x15a>
 800495c:	e062      	b.n	8004a24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800496e:	f000 fcd7 	bl	8005320 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004980:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	68ba      	ldr	r2, [r7, #8]
 8004988:	609a      	str	r2, [r3, #8]
      break;
 800498a:	e04f      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800499c:	f000 fcc0 	bl	8005320 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	689a      	ldr	r2, [r3, #8]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049ae:	609a      	str	r2, [r3, #8]
      break;
 80049b0:	e03c      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049be:	461a      	mov	r2, r3
 80049c0:	f000 fb7e 	bl	80050c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2150      	movs	r1, #80	@ 0x50
 80049ca:	4618      	mov	r0, r3
 80049cc:	f000 fc8d 	bl	80052ea <TIM_ITRx_SetConfig>
      break;
 80049d0:	e02c      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049de:	461a      	mov	r2, r3
 80049e0:	f000 fbda 	bl	8005198 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2160      	movs	r1, #96	@ 0x60
 80049ea:	4618      	mov	r0, r3
 80049ec:	f000 fc7d 	bl	80052ea <TIM_ITRx_SetConfig>
      break;
 80049f0:	e01c      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049fe:	461a      	mov	r2, r3
 8004a00:	f000 fb5e 	bl	80050c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2140      	movs	r1, #64	@ 0x40
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f000 fc6d 	bl	80052ea <TIM_ITRx_SetConfig>
      break;
 8004a10:	e00c      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4619      	mov	r1, r3
 8004a1c:	4610      	mov	r0, r2
 8004a1e:	f000 fc64 	bl	80052ea <TIM_ITRx_SetConfig>
      break;
 8004a22:	e003      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	73fb      	strb	r3, [r7, #15]
      break;
 8004a28:	e000      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3710      	adds	r7, #16
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
	...

08004a48 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004a52:	2300      	movs	r3, #0
 8004a54:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	2b0c      	cmp	r3, #12
 8004a5a:	d831      	bhi.n	8004ac0 <HAL_TIM_ReadCapturedValue+0x78>
 8004a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a64 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a62:	bf00      	nop
 8004a64:	08004a99 	.word	0x08004a99
 8004a68:	08004ac1 	.word	0x08004ac1
 8004a6c:	08004ac1 	.word	0x08004ac1
 8004a70:	08004ac1 	.word	0x08004ac1
 8004a74:	08004aa3 	.word	0x08004aa3
 8004a78:	08004ac1 	.word	0x08004ac1
 8004a7c:	08004ac1 	.word	0x08004ac1
 8004a80:	08004ac1 	.word	0x08004ac1
 8004a84:	08004aad 	.word	0x08004aad
 8004a88:	08004ac1 	.word	0x08004ac1
 8004a8c:	08004ac1 	.word	0x08004ac1
 8004a90:	08004ac1 	.word	0x08004ac1
 8004a94:	08004ab7 	.word	0x08004ab7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a9e:	60fb      	str	r3, [r7, #12]

      break;
 8004aa0:	e00f      	b.n	8004ac2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa8:	60fb      	str	r3, [r7, #12]

      break;
 8004aaa:	e00a      	b.n	8004ac2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ab2:	60fb      	str	r3, [r7, #12]

      break;
 8004ab4:	e005      	b.n	8004ac2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004abc:	60fb      	str	r3, [r7, #12]

      break;
 8004abe:	e000      	b.n	8004ac2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004ac0:	bf00      	nop
  }

  return tmpreg;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3714      	adds	r7, #20
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004ad8:	bf00      	nop
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr

08004ae4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a46      	ldr	r2, [pc, #280]	@ (8004c4c <TIM_Base_SetConfig+0x12c>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d013      	beq.n	8004b60 <TIM_Base_SetConfig+0x40>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b3e:	d00f      	beq.n	8004b60 <TIM_Base_SetConfig+0x40>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a43      	ldr	r2, [pc, #268]	@ (8004c50 <TIM_Base_SetConfig+0x130>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d00b      	beq.n	8004b60 <TIM_Base_SetConfig+0x40>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a42      	ldr	r2, [pc, #264]	@ (8004c54 <TIM_Base_SetConfig+0x134>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d007      	beq.n	8004b60 <TIM_Base_SetConfig+0x40>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a41      	ldr	r2, [pc, #260]	@ (8004c58 <TIM_Base_SetConfig+0x138>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d003      	beq.n	8004b60 <TIM_Base_SetConfig+0x40>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a40      	ldr	r2, [pc, #256]	@ (8004c5c <TIM_Base_SetConfig+0x13c>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d108      	bne.n	8004b72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a35      	ldr	r2, [pc, #212]	@ (8004c4c <TIM_Base_SetConfig+0x12c>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d02b      	beq.n	8004bd2 <TIM_Base_SetConfig+0xb2>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b80:	d027      	beq.n	8004bd2 <TIM_Base_SetConfig+0xb2>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a32      	ldr	r2, [pc, #200]	@ (8004c50 <TIM_Base_SetConfig+0x130>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d023      	beq.n	8004bd2 <TIM_Base_SetConfig+0xb2>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	4a31      	ldr	r2, [pc, #196]	@ (8004c54 <TIM_Base_SetConfig+0x134>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d01f      	beq.n	8004bd2 <TIM_Base_SetConfig+0xb2>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a30      	ldr	r2, [pc, #192]	@ (8004c58 <TIM_Base_SetConfig+0x138>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d01b      	beq.n	8004bd2 <TIM_Base_SetConfig+0xb2>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a2f      	ldr	r2, [pc, #188]	@ (8004c5c <TIM_Base_SetConfig+0x13c>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d017      	beq.n	8004bd2 <TIM_Base_SetConfig+0xb2>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a2e      	ldr	r2, [pc, #184]	@ (8004c60 <TIM_Base_SetConfig+0x140>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d013      	beq.n	8004bd2 <TIM_Base_SetConfig+0xb2>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a2d      	ldr	r2, [pc, #180]	@ (8004c64 <TIM_Base_SetConfig+0x144>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d00f      	beq.n	8004bd2 <TIM_Base_SetConfig+0xb2>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a2c      	ldr	r2, [pc, #176]	@ (8004c68 <TIM_Base_SetConfig+0x148>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d00b      	beq.n	8004bd2 <TIM_Base_SetConfig+0xb2>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a2b      	ldr	r2, [pc, #172]	@ (8004c6c <TIM_Base_SetConfig+0x14c>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d007      	beq.n	8004bd2 <TIM_Base_SetConfig+0xb2>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a2a      	ldr	r2, [pc, #168]	@ (8004c70 <TIM_Base_SetConfig+0x150>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d003      	beq.n	8004bd2 <TIM_Base_SetConfig+0xb2>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a29      	ldr	r2, [pc, #164]	@ (8004c74 <TIM_Base_SetConfig+0x154>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d108      	bne.n	8004be4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	68fa      	ldr	r2, [r7, #12]
 8004bf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	689a      	ldr	r2, [r3, #8]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	681a      	ldr	r2, [r3, #0]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a10      	ldr	r2, [pc, #64]	@ (8004c4c <TIM_Base_SetConfig+0x12c>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d003      	beq.n	8004c18 <TIM_Base_SetConfig+0xf8>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a12      	ldr	r2, [pc, #72]	@ (8004c5c <TIM_Base_SetConfig+0x13c>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d103      	bne.n	8004c20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	691a      	ldr	r2, [r3, #16]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2201      	movs	r2, #1
 8004c24:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	f003 0301 	and.w	r3, r3, #1
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d105      	bne.n	8004c3e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	f023 0201 	bic.w	r2, r3, #1
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	611a      	str	r2, [r3, #16]
  }
}
 8004c3e:	bf00      	nop
 8004c40:	3714      	adds	r7, #20
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	40010000 	.word	0x40010000
 8004c50:	40000400 	.word	0x40000400
 8004c54:	40000800 	.word	0x40000800
 8004c58:	40000c00 	.word	0x40000c00
 8004c5c:	40010400 	.word	0x40010400
 8004c60:	40014000 	.word	0x40014000
 8004c64:	40014400 	.word	0x40014400
 8004c68:	40014800 	.word	0x40014800
 8004c6c:	40001800 	.word	0x40001800
 8004c70:	40001c00 	.word	0x40001c00
 8004c74:	40002000 	.word	0x40002000

08004c78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
 8004c8c:	f023 0201 	bic.w	r2, r3, #1
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	699b      	ldr	r3, [r3, #24]
 8004c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f023 0303 	bic.w	r3, r3, #3
 8004cae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f023 0302 	bic.w	r3, r3, #2
 8004cc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a20      	ldr	r2, [pc, #128]	@ (8004d50 <TIM_OC1_SetConfig+0xd8>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d003      	beq.n	8004cdc <TIM_OC1_SetConfig+0x64>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a1f      	ldr	r2, [pc, #124]	@ (8004d54 <TIM_OC1_SetConfig+0xdc>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d10c      	bne.n	8004cf6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	f023 0308 	bic.w	r3, r3, #8
 8004ce2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f023 0304 	bic.w	r3, r3, #4
 8004cf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	4a15      	ldr	r2, [pc, #84]	@ (8004d50 <TIM_OC1_SetConfig+0xd8>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d003      	beq.n	8004d06 <TIM_OC1_SetConfig+0x8e>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	4a14      	ldr	r2, [pc, #80]	@ (8004d54 <TIM_OC1_SetConfig+0xdc>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d111      	bne.n	8004d2a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	693a      	ldr	r2, [r7, #16]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	693a      	ldr	r2, [r7, #16]
 8004d26:	4313      	orrs	r3, r2
 8004d28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	693a      	ldr	r2, [r7, #16]
 8004d2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	685a      	ldr	r2, [r3, #4]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	697a      	ldr	r2, [r7, #20]
 8004d42:	621a      	str	r2, [r3, #32]
}
 8004d44:	bf00      	nop
 8004d46:	371c      	adds	r7, #28
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr
 8004d50:	40010000 	.word	0x40010000
 8004d54:	40010400 	.word	0x40010400

08004d58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b087      	sub	sp, #28
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	f023 0210 	bic.w	r2, r3, #16
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	699b      	ldr	r3, [r3, #24]
 8004d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	021b      	lsls	r3, r3, #8
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	f023 0320 	bic.w	r3, r3, #32
 8004da2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	011b      	lsls	r3, r3, #4
 8004daa:	697a      	ldr	r2, [r7, #20]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a22      	ldr	r2, [pc, #136]	@ (8004e3c <TIM_OC2_SetConfig+0xe4>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d003      	beq.n	8004dc0 <TIM_OC2_SetConfig+0x68>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a21      	ldr	r2, [pc, #132]	@ (8004e40 <TIM_OC2_SetConfig+0xe8>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d10d      	bne.n	8004ddc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004dc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	011b      	lsls	r3, r3, #4
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dda:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a17      	ldr	r2, [pc, #92]	@ (8004e3c <TIM_OC2_SetConfig+0xe4>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d003      	beq.n	8004dec <TIM_OC2_SetConfig+0x94>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a16      	ldr	r2, [pc, #88]	@ (8004e40 <TIM_OC2_SetConfig+0xe8>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d113      	bne.n	8004e14 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004df2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004dfa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	695b      	ldr	r3, [r3, #20]
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	693a      	ldr	r2, [r7, #16]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	685a      	ldr	r2, [r3, #4]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	697a      	ldr	r2, [r7, #20]
 8004e2c:	621a      	str	r2, [r3, #32]
}
 8004e2e:	bf00      	nop
 8004e30:	371c      	adds	r7, #28
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	40010000 	.word	0x40010000
 8004e40:	40010400 	.word	0x40010400

08004e44 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b087      	sub	sp, #28
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a1b      	ldr	r3, [r3, #32]
 8004e58:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f023 0303 	bic.w	r3, r3, #3
 8004e7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	021b      	lsls	r3, r3, #8
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a21      	ldr	r2, [pc, #132]	@ (8004f24 <TIM_OC3_SetConfig+0xe0>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d003      	beq.n	8004eaa <TIM_OC3_SetConfig+0x66>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a20      	ldr	r2, [pc, #128]	@ (8004f28 <TIM_OC3_SetConfig+0xe4>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d10d      	bne.n	8004ec6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004eb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	021b      	lsls	r3, r3, #8
 8004eb8:	697a      	ldr	r2, [r7, #20]
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ec4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a16      	ldr	r2, [pc, #88]	@ (8004f24 <TIM_OC3_SetConfig+0xe0>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d003      	beq.n	8004ed6 <TIM_OC3_SetConfig+0x92>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a15      	ldr	r2, [pc, #84]	@ (8004f28 <TIM_OC3_SetConfig+0xe4>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d113      	bne.n	8004efe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004edc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ee4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	695b      	ldr	r3, [r3, #20]
 8004eea:	011b      	lsls	r3, r3, #4
 8004eec:	693a      	ldr	r2, [r7, #16]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	699b      	ldr	r3, [r3, #24]
 8004ef6:	011b      	lsls	r3, r3, #4
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	685a      	ldr	r2, [r3, #4]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	621a      	str	r2, [r3, #32]
}
 8004f18:	bf00      	nop
 8004f1a:	371c      	adds	r7, #28
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr
 8004f24:	40010000 	.word	0x40010000
 8004f28:	40010400 	.word	0x40010400

08004f2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b087      	sub	sp, #28
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a1b      	ldr	r3, [r3, #32]
 8004f40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	69db      	ldr	r3, [r3, #28]
 8004f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	021b      	lsls	r3, r3, #8
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	4313      	orrs	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004f76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	031b      	lsls	r3, r3, #12
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a12      	ldr	r2, [pc, #72]	@ (8004fd0 <TIM_OC4_SetConfig+0xa4>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d003      	beq.n	8004f94 <TIM_OC4_SetConfig+0x68>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4a11      	ldr	r2, [pc, #68]	@ (8004fd4 <TIM_OC4_SetConfig+0xa8>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d109      	bne.n	8004fa8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	695b      	ldr	r3, [r3, #20]
 8004fa0:	019b      	lsls	r3, r3, #6
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	693a      	ldr	r2, [r7, #16]
 8004fc0:	621a      	str	r2, [r3, #32]
}
 8004fc2:	bf00      	nop
 8004fc4:	371c      	adds	r7, #28
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	40010000 	.word	0x40010000
 8004fd4:	40010400 	.word	0x40010400

08004fd8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b087      	sub	sp, #28
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]
 8004fe4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6a1b      	ldr	r3, [r3, #32]
 8004ff0:	f023 0201 	bic.w	r2, r3, #1
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	699b      	ldr	r3, [r3, #24]
 8004ffc:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	4a28      	ldr	r2, [pc, #160]	@ (80050a4 <TIM_TI1_SetConfig+0xcc>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d01b      	beq.n	800503e <TIM_TI1_SetConfig+0x66>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800500c:	d017      	beq.n	800503e <TIM_TI1_SetConfig+0x66>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	4a25      	ldr	r2, [pc, #148]	@ (80050a8 <TIM_TI1_SetConfig+0xd0>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d013      	beq.n	800503e <TIM_TI1_SetConfig+0x66>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	4a24      	ldr	r2, [pc, #144]	@ (80050ac <TIM_TI1_SetConfig+0xd4>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d00f      	beq.n	800503e <TIM_TI1_SetConfig+0x66>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	4a23      	ldr	r2, [pc, #140]	@ (80050b0 <TIM_TI1_SetConfig+0xd8>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d00b      	beq.n	800503e <TIM_TI1_SetConfig+0x66>
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	4a22      	ldr	r2, [pc, #136]	@ (80050b4 <TIM_TI1_SetConfig+0xdc>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d007      	beq.n	800503e <TIM_TI1_SetConfig+0x66>
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	4a21      	ldr	r2, [pc, #132]	@ (80050b8 <TIM_TI1_SetConfig+0xe0>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d003      	beq.n	800503e <TIM_TI1_SetConfig+0x66>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	4a20      	ldr	r2, [pc, #128]	@ (80050bc <TIM_TI1_SetConfig+0xe4>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d101      	bne.n	8005042 <TIM_TI1_SetConfig+0x6a>
 800503e:	2301      	movs	r3, #1
 8005040:	e000      	b.n	8005044 <TIM_TI1_SetConfig+0x6c>
 8005042:	2300      	movs	r3, #0
 8005044:	2b00      	cmp	r3, #0
 8005046:	d008      	beq.n	800505a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	f023 0303 	bic.w	r3, r3, #3
 800504e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4313      	orrs	r3, r2
 8005056:	617b      	str	r3, [r7, #20]
 8005058:	e003      	b.n	8005062 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f043 0301 	orr.w	r3, r3, #1
 8005060:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005068:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	011b      	lsls	r3, r3, #4
 800506e:	b2db      	uxtb	r3, r3
 8005070:	697a      	ldr	r2, [r7, #20]
 8005072:	4313      	orrs	r3, r2
 8005074:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005076:	693b      	ldr	r3, [r7, #16]
 8005078:	f023 030a 	bic.w	r3, r3, #10
 800507c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	f003 030a 	and.w	r3, r3, #10
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	4313      	orrs	r3, r2
 8005088:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	697a      	ldr	r2, [r7, #20]
 800508e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	621a      	str	r2, [r3, #32]
}
 8005096:	bf00      	nop
 8005098:	371c      	adds	r7, #28
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	40010000 	.word	0x40010000
 80050a8:	40000400 	.word	0x40000400
 80050ac:	40000800 	.word	0x40000800
 80050b0:	40000c00 	.word	0x40000c00
 80050b4:	40010400 	.word	0x40010400
 80050b8:	40014000 	.word	0x40014000
 80050bc:	40001800 	.word	0x40001800

080050c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b087      	sub	sp, #28
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	60f8      	str	r0, [r7, #12]
 80050c8:	60b9      	str	r1, [r7, #8]
 80050ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6a1b      	ldr	r3, [r3, #32]
 80050d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	f023 0201 	bic.w	r2, r3, #1
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	011b      	lsls	r3, r3, #4
 80050f0:	693a      	ldr	r2, [r7, #16]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f023 030a 	bic.w	r3, r3, #10
 80050fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	4313      	orrs	r3, r2
 8005104:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	621a      	str	r2, [r3, #32]
}
 8005112:	bf00      	nop
 8005114:	371c      	adds	r7, #28
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr

0800511e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800511e:	b480      	push	{r7}
 8005120:	b087      	sub	sp, #28
 8005122:	af00      	add	r7, sp, #0
 8005124:	60f8      	str	r0, [r7, #12]
 8005126:	60b9      	str	r1, [r7, #8]
 8005128:	607a      	str	r2, [r7, #4]
 800512a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	f023 0210 	bic.w	r2, r3, #16
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800514a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	021b      	lsls	r3, r3, #8
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	4313      	orrs	r3, r2
 8005154:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800515c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	031b      	lsls	r3, r3, #12
 8005162:	b29b      	uxth	r3, r3
 8005164:	693a      	ldr	r2, [r7, #16]
 8005166:	4313      	orrs	r3, r2
 8005168:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005170:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	011b      	lsls	r3, r3, #4
 8005176:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800517a:	697a      	ldr	r2, [r7, #20]
 800517c:	4313      	orrs	r3, r2
 800517e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	693a      	ldr	r2, [r7, #16]
 8005184:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	621a      	str	r2, [r3, #32]
}
 800518c:	bf00      	nop
 800518e:	371c      	adds	r7, #28
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6a1b      	ldr	r3, [r3, #32]
 80051ae:	f023 0210 	bic.w	r2, r3, #16
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	031b      	lsls	r3, r3, #12
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80051d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	011b      	lsls	r3, r3, #4
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	4313      	orrs	r3, r2
 80051de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	621a      	str	r2, [r3, #32]
}
 80051ec:	bf00      	nop
 80051ee:	371c      	adds	r7, #28
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b087      	sub	sp, #28
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
 8005204:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	69db      	ldr	r3, [r3, #28]
 800521c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	f023 0303 	bic.w	r3, r3, #3
 8005224:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005226:	693a      	ldr	r2, [r7, #16]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	4313      	orrs	r3, r2
 800522c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005234:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	011b      	lsls	r3, r3, #4
 800523a:	b2db      	uxtb	r3, r3
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	4313      	orrs	r3, r2
 8005240:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005248:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	021b      	lsls	r3, r3, #8
 800524e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005252:	697a      	ldr	r2, [r7, #20]
 8005254:	4313      	orrs	r3, r2
 8005256:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	693a      	ldr	r2, [r7, #16]
 800525c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	697a      	ldr	r2, [r7, #20]
 8005262:	621a      	str	r2, [r3, #32]
}
 8005264:	bf00      	nop
 8005266:	371c      	adds	r7, #28
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005270:	b480      	push	{r7}
 8005272:	b087      	sub	sp, #28
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
 800527c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6a1b      	ldr	r3, [r3, #32]
 8005282:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6a1b      	ldr	r3, [r3, #32]
 8005288:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	69db      	ldr	r3, [r3, #28]
 8005294:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800529c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	021b      	lsls	r3, r3, #8
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80052ae:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	031b      	lsls	r3, r3, #12
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80052c2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	031b      	lsls	r3, r3, #12
 80052c8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80052cc:	697a      	ldr	r2, [r7, #20]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	693a      	ldr	r2, [r7, #16]
 80052d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	697a      	ldr	r2, [r7, #20]
 80052dc:	621a      	str	r2, [r3, #32]
}
 80052de:	bf00      	nop
 80052e0:	371c      	adds	r7, #28
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052ea:	b480      	push	{r7}
 80052ec:	b085      	sub	sp, #20
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
 80052f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	689b      	ldr	r3, [r3, #8]
 80052f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005300:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005302:	683a      	ldr	r2, [r7, #0]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	4313      	orrs	r3, r2
 8005308:	f043 0307 	orr.w	r3, r3, #7
 800530c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	68fa      	ldr	r2, [r7, #12]
 8005312:	609a      	str	r2, [r3, #8]
}
 8005314:	bf00      	nop
 8005316:	3714      	adds	r7, #20
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005320:	b480      	push	{r7}
 8005322:	b087      	sub	sp, #28
 8005324:	af00      	add	r7, sp, #0
 8005326:	60f8      	str	r0, [r7, #12]
 8005328:	60b9      	str	r1, [r7, #8]
 800532a:	607a      	str	r2, [r7, #4]
 800532c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800533a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	021a      	lsls	r2, r3, #8
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	431a      	orrs	r2, r3
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	4313      	orrs	r3, r2
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	4313      	orrs	r3, r2
 800534c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	697a      	ldr	r2, [r7, #20]
 8005352:	609a      	str	r2, [r3, #8]
}
 8005354:	bf00      	nop
 8005356:	371c      	adds	r7, #28
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005360:	b480      	push	{r7}
 8005362:	b087      	sub	sp, #28
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	f003 031f 	and.w	r3, r3, #31
 8005372:	2201      	movs	r2, #1
 8005374:	fa02 f303 	lsl.w	r3, r2, r3
 8005378:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6a1a      	ldr	r2, [r3, #32]
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	43db      	mvns	r3, r3
 8005382:	401a      	ands	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6a1a      	ldr	r2, [r3, #32]
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	f003 031f 	and.w	r3, r3, #31
 8005392:	6879      	ldr	r1, [r7, #4]
 8005394:	fa01 f303 	lsl.w	r3, r1, r3
 8005398:	431a      	orrs	r2, r3
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	621a      	str	r2, [r3, #32]
}
 800539e:	bf00      	nop
 80053a0:	371c      	adds	r7, #28
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr
	...

080053ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b085      	sub	sp, #20
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d101      	bne.n	80053c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80053c0:	2302      	movs	r3, #2
 80053c2:	e05a      	b.n	800547a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2202      	movs	r2, #2
 80053d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	68fa      	ldr	r2, [r7, #12]
 80053fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a21      	ldr	r2, [pc, #132]	@ (8005488 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d022      	beq.n	800544e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005410:	d01d      	beq.n	800544e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a1d      	ldr	r2, [pc, #116]	@ (800548c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d018      	beq.n	800544e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a1b      	ldr	r2, [pc, #108]	@ (8005490 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d013      	beq.n	800544e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a1a      	ldr	r2, [pc, #104]	@ (8005494 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d00e      	beq.n	800544e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a18      	ldr	r2, [pc, #96]	@ (8005498 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d009      	beq.n	800544e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a17      	ldr	r2, [pc, #92]	@ (800549c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d004      	beq.n	800544e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a15      	ldr	r2, [pc, #84]	@ (80054a0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d10c      	bne.n	8005468 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005454:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	68ba      	ldr	r2, [r7, #8]
 800545c:	4313      	orrs	r3, r2
 800545e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	68ba      	ldr	r2, [r7, #8]
 8005466:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005478:	2300      	movs	r3, #0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3714      	adds	r7, #20
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	40010000 	.word	0x40010000
 800548c:	40000400 	.word	0x40000400
 8005490:	40000800 	.word	0x40000800
 8005494:	40000c00 	.word	0x40000c00
 8005498:	40010400 	.word	0x40010400
 800549c:	40014000 	.word	0x40014000
 80054a0:	40001800 	.word	0x40001800

080054a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b085      	sub	sp, #20
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80054ae:	2300      	movs	r3, #0
 80054b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054b8:	2b01      	cmp	r3, #1
 80054ba:	d101      	bne.n	80054c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80054bc:	2302      	movs	r3, #2
 80054be:	e03d      	b.n	800553c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	4313      	orrs	r3, r2
 80054f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	4313      	orrs	r3, r2
 800550c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	695b      	ldr	r3, [r3, #20]
 8005518:	4313      	orrs	r3, r2
 800551a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	69db      	ldr	r3, [r3, #28]
 8005526:	4313      	orrs	r3, r2
 8005528:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3714      	adds	r7, #20
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr

0800555c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d101      	bne.n	8005582 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e042      	b.n	8005608 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005588:	b2db      	uxtb	r3, r3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d106      	bne.n	800559c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f7fd f838 	bl	800260c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2224      	movs	r2, #36	@ 0x24
 80055a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68da      	ldr	r2, [r3, #12]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80055b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f000 fcdb 	bl	8005f70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	691a      	ldr	r2, [r3, #16]
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80055c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	695a      	ldr	r2, [r3, #20]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80055d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68da      	ldr	r2, [r3, #12]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2200      	movs	r2, #0
 80055ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2220      	movs	r2, #32
 80055f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2220      	movs	r2, #32
 80055fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3708      	adds	r7, #8
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	4613      	mov	r3, r2
 800561c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005624:	b2db      	uxtb	r3, r3
 8005626:	2b20      	cmp	r3, #32
 8005628:	d112      	bne.n	8005650 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d002      	beq.n	8005636 <HAL_UART_Receive_IT+0x26>
 8005630:	88fb      	ldrh	r3, [r7, #6]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d101      	bne.n	800563a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e00b      	b.n	8005652 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2200      	movs	r2, #0
 800563e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005640:	88fb      	ldrh	r3, [r7, #6]
 8005642:	461a      	mov	r2, r3
 8005644:	68b9      	ldr	r1, [r7, #8]
 8005646:	68f8      	ldr	r0, [r7, #12]
 8005648:	f000 faba 	bl	8005bc0 <UART_Start_Receive_IT>
 800564c:	4603      	mov	r3, r0
 800564e:	e000      	b.n	8005652 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005650:	2302      	movs	r3, #2
  }
}
 8005652:	4618      	mov	r0, r3
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
	...

0800565c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b0ba      	sub	sp, #232	@ 0xe8
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005682:	2300      	movs	r3, #0
 8005684:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005688:	2300      	movs	r3, #0
 800568a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800568e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005692:	f003 030f 	and.w	r3, r3, #15
 8005696:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800569a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10f      	bne.n	80056c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056a6:	f003 0320 	and.w	r3, r3, #32
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d009      	beq.n	80056c2 <HAL_UART_IRQHandler+0x66>
 80056ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056b2:	f003 0320 	and.w	r3, r3, #32
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d003      	beq.n	80056c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f000 fb99 	bl	8005df2 <UART_Receive_IT>
      return;
 80056c0:	e25b      	b.n	8005b7a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80056c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f000 80de 	beq.w	8005888 <HAL_UART_IRQHandler+0x22c>
 80056cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d106      	bne.n	80056e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80056d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056dc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 80d1 	beq.w	8005888 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80056e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d00b      	beq.n	800570a <HAL_UART_IRQHandler+0xae>
 80056f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d005      	beq.n	800570a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005702:	f043 0201 	orr.w	r2, r3, #1
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800570a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800570e:	f003 0304 	and.w	r3, r3, #4
 8005712:	2b00      	cmp	r3, #0
 8005714:	d00b      	beq.n	800572e <HAL_UART_IRQHandler+0xd2>
 8005716:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800571a:	f003 0301 	and.w	r3, r3, #1
 800571e:	2b00      	cmp	r3, #0
 8005720:	d005      	beq.n	800572e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005726:	f043 0202 	orr.w	r2, r3, #2
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800572e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005732:	f003 0302 	and.w	r3, r3, #2
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00b      	beq.n	8005752 <HAL_UART_IRQHandler+0xf6>
 800573a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800573e:	f003 0301 	and.w	r3, r3, #1
 8005742:	2b00      	cmp	r3, #0
 8005744:	d005      	beq.n	8005752 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800574a:	f043 0204 	orr.w	r2, r3, #4
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005756:	f003 0308 	and.w	r3, r3, #8
 800575a:	2b00      	cmp	r3, #0
 800575c:	d011      	beq.n	8005782 <HAL_UART_IRQHandler+0x126>
 800575e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005762:	f003 0320 	and.w	r3, r3, #32
 8005766:	2b00      	cmp	r3, #0
 8005768:	d105      	bne.n	8005776 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800576a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	2b00      	cmp	r3, #0
 8005774:	d005      	beq.n	8005782 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800577a:	f043 0208 	orr.w	r2, r3, #8
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005786:	2b00      	cmp	r3, #0
 8005788:	f000 81f2 	beq.w	8005b70 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800578c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005790:	f003 0320 	and.w	r3, r3, #32
 8005794:	2b00      	cmp	r3, #0
 8005796:	d008      	beq.n	80057aa <HAL_UART_IRQHandler+0x14e>
 8005798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800579c:	f003 0320 	and.w	r3, r3, #32
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d002      	beq.n	80057aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 fb24 	bl	8005df2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	695b      	ldr	r3, [r3, #20]
 80057b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057b4:	2b40      	cmp	r3, #64	@ 0x40
 80057b6:	bf0c      	ite	eq
 80057b8:	2301      	moveq	r3, #1
 80057ba:	2300      	movne	r3, #0
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057c6:	f003 0308 	and.w	r3, r3, #8
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d103      	bne.n	80057d6 <HAL_UART_IRQHandler+0x17a>
 80057ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d04f      	beq.n	8005876 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 fa2c 	bl	8005c34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	695b      	ldr	r3, [r3, #20]
 80057e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e6:	2b40      	cmp	r3, #64	@ 0x40
 80057e8:	d141      	bne.n	800586e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	3314      	adds	r3, #20
 80057f0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057f8:	e853 3f00 	ldrex	r3, [r3]
 80057fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005800:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005804:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005808:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	3314      	adds	r3, #20
 8005812:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005816:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800581a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800581e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005822:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005826:	e841 2300 	strex	r3, r2, [r1]
 800582a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800582e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d1d9      	bne.n	80057ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800583a:	2b00      	cmp	r3, #0
 800583c:	d013      	beq.n	8005866 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005842:	4a7e      	ldr	r2, [pc, #504]	@ (8005a3c <HAL_UART_IRQHandler+0x3e0>)
 8005844:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800584a:	4618      	mov	r0, r3
 800584c:	f7fd faa9 	bl	8002da2 <HAL_DMA_Abort_IT>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d016      	beq.n	8005884 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800585a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005860:	4610      	mov	r0, r2
 8005862:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005864:	e00e      	b.n	8005884 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f994 	bl	8005b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800586c:	e00a      	b.n	8005884 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 f990 	bl	8005b94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005874:	e006      	b.n	8005884 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f98c 	bl	8005b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005882:	e175      	b.n	8005b70 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005884:	bf00      	nop
    return;
 8005886:	e173      	b.n	8005b70 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800588c:	2b01      	cmp	r3, #1
 800588e:	f040 814f 	bne.w	8005b30 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005896:	f003 0310 	and.w	r3, r3, #16
 800589a:	2b00      	cmp	r3, #0
 800589c:	f000 8148 	beq.w	8005b30 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80058a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058a4:	f003 0310 	and.w	r3, r3, #16
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	f000 8141 	beq.w	8005b30 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058ae:	2300      	movs	r3, #0
 80058b0:	60bb      	str	r3, [r7, #8]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	60bb      	str	r3, [r7, #8]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	60bb      	str	r3, [r7, #8]
 80058c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ce:	2b40      	cmp	r3, #64	@ 0x40
 80058d0:	f040 80b6 	bne.w	8005a40 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80058e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 8145 	beq.w	8005b74 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80058ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058f2:	429a      	cmp	r2, r3
 80058f4:	f080 813e 	bcs.w	8005b74 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005904:	69db      	ldr	r3, [r3, #28]
 8005906:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800590a:	f000 8088 	beq.w	8005a1e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	330c      	adds	r3, #12
 8005914:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005918:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800591c:	e853 3f00 	ldrex	r3, [r3]
 8005920:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005924:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005928:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800592c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	330c      	adds	r3, #12
 8005936:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800593a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800593e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005942:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005946:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800594a:	e841 2300 	strex	r3, r2, [r1]
 800594e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005952:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005956:	2b00      	cmp	r3, #0
 8005958:	d1d9      	bne.n	800590e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	3314      	adds	r3, #20
 8005960:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005962:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005964:	e853 3f00 	ldrex	r3, [r3]
 8005968:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800596a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800596c:	f023 0301 	bic.w	r3, r3, #1
 8005970:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	3314      	adds	r3, #20
 800597a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800597e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005982:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005984:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005986:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800598a:	e841 2300 	strex	r3, r2, [r1]
 800598e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005990:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1e1      	bne.n	800595a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	3314      	adds	r3, #20
 800599c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80059a0:	e853 3f00 	ldrex	r3, [r3]
 80059a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80059a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80059a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	3314      	adds	r3, #20
 80059b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80059ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80059bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80059c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80059c2:	e841 2300 	strex	r3, r2, [r1]
 80059c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80059c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1e3      	bne.n	8005996 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2220      	movs	r2, #32
 80059d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	330c      	adds	r3, #12
 80059e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059e6:	e853 3f00 	ldrex	r3, [r3]
 80059ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80059ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059ee:	f023 0310 	bic.w	r3, r3, #16
 80059f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	330c      	adds	r3, #12
 80059fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005a00:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005a02:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a04:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005a08:	e841 2300 	strex	r3, r2, [r1]
 8005a0c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005a0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1e3      	bne.n	80059dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f7fd f952 	bl	8002cc2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2202      	movs	r2, #2
 8005a22:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	1ad3      	subs	r3, r2, r3
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	4619      	mov	r1, r3
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f8b7 	bl	8005ba8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a3a:	e09b      	b.n	8005b74 <HAL_UART_IRQHandler+0x518>
 8005a3c:	08005cfb 	.word	0x08005cfb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 808e 	beq.w	8005b78 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005a5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f000 8089 	beq.w	8005b78 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	330c      	adds	r3, #12
 8005a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a70:	e853 3f00 	ldrex	r3, [r3]
 8005a74:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a7c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	330c      	adds	r3, #12
 8005a86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005a8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a92:	e841 2300 	strex	r3, r2, [r1]
 8005a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1e3      	bne.n	8005a66 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	3314      	adds	r3, #20
 8005aa4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa8:	e853 3f00 	ldrex	r3, [r3]
 8005aac:	623b      	str	r3, [r7, #32]
   return(result);
 8005aae:	6a3b      	ldr	r3, [r7, #32]
 8005ab0:	f023 0301 	bic.w	r3, r3, #1
 8005ab4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	3314      	adds	r3, #20
 8005abe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005ac2:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ac8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005aca:	e841 2300 	strex	r3, r2, [r1]
 8005ace:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1e3      	bne.n	8005a9e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2220      	movs	r2, #32
 8005ada:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	330c      	adds	r3, #12
 8005aea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	e853 3f00 	ldrex	r3, [r3]
 8005af2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f023 0310 	bic.w	r3, r3, #16
 8005afa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	330c      	adds	r3, #12
 8005b04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005b08:	61fa      	str	r2, [r7, #28]
 8005b0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b0c:	69b9      	ldr	r1, [r7, #24]
 8005b0e:	69fa      	ldr	r2, [r7, #28]
 8005b10:	e841 2300 	strex	r3, r2, [r1]
 8005b14:	617b      	str	r3, [r7, #20]
   return(result);
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d1e3      	bne.n	8005ae4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2202      	movs	r2, #2
 8005b20:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005b26:	4619      	mov	r1, r3
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f000 f83d 	bl	8005ba8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b2e:	e023      	b.n	8005b78 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d009      	beq.n	8005b50 <HAL_UART_IRQHandler+0x4f4>
 8005b3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d003      	beq.n	8005b50 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 f8ea 	bl	8005d22 <UART_Transmit_IT>
    return;
 8005b4e:	e014      	b.n	8005b7a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00e      	beq.n	8005b7a <HAL_UART_IRQHandler+0x51e>
 8005b5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d008      	beq.n	8005b7a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f000 f92a 	bl	8005dc2 <UART_EndTransmit_IT>
    return;
 8005b6e:	e004      	b.n	8005b7a <HAL_UART_IRQHandler+0x51e>
    return;
 8005b70:	bf00      	nop
 8005b72:	e002      	b.n	8005b7a <HAL_UART_IRQHandler+0x51e>
      return;
 8005b74:	bf00      	nop
 8005b76:	e000      	b.n	8005b7a <HAL_UART_IRQHandler+0x51e>
      return;
 8005b78:	bf00      	nop
  }
}
 8005b7a:	37e8      	adds	r7, #232	@ 0xe8
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b88:	bf00      	nop
 8005b8a:	370c      	adds	r7, #12
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr

08005b94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005bb4:	bf00      	nop
 8005bb6:	370c      	adds	r7, #12
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbe:	4770      	bx	lr

08005bc0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b085      	sub	sp, #20
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	60f8      	str	r0, [r7, #12]
 8005bc8:	60b9      	str	r1, [r7, #8]
 8005bca:	4613      	mov	r3, r2
 8005bcc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	68ba      	ldr	r2, [r7, #8]
 8005bd2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	88fa      	ldrh	r2, [r7, #6]
 8005bd8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	88fa      	ldrh	r2, [r7, #6]
 8005bde:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2222      	movs	r2, #34	@ 0x22
 8005bea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d007      	beq.n	8005c06 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	68da      	ldr	r2, [r3, #12]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c04:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	695a      	ldr	r2, [r3, #20]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f042 0201 	orr.w	r2, r2, #1
 8005c14:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68da      	ldr	r2, [r3, #12]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f042 0220 	orr.w	r2, r2, #32
 8005c24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005c26:	2300      	movs	r3, #0
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	3714      	adds	r7, #20
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b095      	sub	sp, #84	@ 0x54
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	330c      	adds	r3, #12
 8005c42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c46:	e853 3f00 	ldrex	r3, [r3]
 8005c4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	330c      	adds	r3, #12
 8005c5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c5c:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c64:	e841 2300 	strex	r3, r2, [r1]
 8005c68:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1e5      	bne.n	8005c3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	3314      	adds	r3, #20
 8005c76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	6a3b      	ldr	r3, [r7, #32]
 8005c7a:	e853 3f00 	ldrex	r3, [r3]
 8005c7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	f023 0301 	bic.w	r3, r3, #1
 8005c86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	3314      	adds	r3, #20
 8005c8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c98:	e841 2300 	strex	r3, r2, [r1]
 8005c9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1e5      	bne.n	8005c70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d119      	bne.n	8005ce0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	330c      	adds	r3, #12
 8005cb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	e853 3f00 	ldrex	r3, [r3]
 8005cba:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	f023 0310 	bic.w	r3, r3, #16
 8005cc2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	330c      	adds	r3, #12
 8005cca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ccc:	61ba      	str	r2, [r7, #24]
 8005cce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd0:	6979      	ldr	r1, [r7, #20]
 8005cd2:	69ba      	ldr	r2, [r7, #24]
 8005cd4:	e841 2300 	strex	r3, r2, [r1]
 8005cd8:	613b      	str	r3, [r7, #16]
   return(result);
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d1e5      	bne.n	8005cac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005cee:	bf00      	nop
 8005cf0:	3754      	adds	r7, #84	@ 0x54
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b084      	sub	sp, #16
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d14:	68f8      	ldr	r0, [r7, #12]
 8005d16:	f7ff ff3d 	bl	8005b94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d1a:	bf00      	nop
 8005d1c:	3710      	adds	r7, #16
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}

08005d22 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d22:	b480      	push	{r7}
 8005d24:	b085      	sub	sp, #20
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	2b21      	cmp	r3, #33	@ 0x21
 8005d34:	d13e      	bne.n	8005db4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d3e:	d114      	bne.n	8005d6a <UART_Transmit_IT+0x48>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d110      	bne.n	8005d6a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a1b      	ldr	r3, [r3, #32]
 8005d4c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	881b      	ldrh	r3, [r3, #0]
 8005d52:	461a      	mov	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d5c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6a1b      	ldr	r3, [r3, #32]
 8005d62:	1c9a      	adds	r2, r3, #2
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	621a      	str	r2, [r3, #32]
 8005d68:	e008      	b.n	8005d7c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a1b      	ldr	r3, [r3, #32]
 8005d6e:	1c59      	adds	r1, r3, #1
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	6211      	str	r1, [r2, #32]
 8005d74:	781a      	ldrb	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	3b01      	subs	r3, #1
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	4619      	mov	r1, r3
 8005d8a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d10f      	bne.n	8005db0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68da      	ldr	r2, [r3, #12]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d9e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68da      	ldr	r2, [r3, #12]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005db0:	2300      	movs	r3, #0
 8005db2:	e000      	b.n	8005db6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005db4:	2302      	movs	r3, #2
  }
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3714      	adds	r7, #20
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr

08005dc2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005dc2:	b580      	push	{r7, lr}
 8005dc4:	b082      	sub	sp, #8
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68da      	ldr	r2, [r3, #12]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dd8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2220      	movs	r2, #32
 8005dde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f7ff fecc 	bl	8005b80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3708      	adds	r7, #8
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b08c      	sub	sp, #48	@ 0x30
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b22      	cmp	r3, #34	@ 0x22
 8005e04:	f040 80ae 	bne.w	8005f64 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e10:	d117      	bne.n	8005e42 <UART_Receive_IT+0x50>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d113      	bne.n	8005e42 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e22:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e30:	b29a      	uxth	r2, r3
 8005e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e34:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e3a:	1c9a      	adds	r2, r3, #2
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e40:	e026      	b.n	8005e90 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e54:	d007      	beq.n	8005e66 <UART_Receive_IT+0x74>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10a      	bne.n	8005e74 <UART_Receive_IT+0x82>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d106      	bne.n	8005e74 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	b2da      	uxtb	r2, r3
 8005e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e70:	701a      	strb	r2, [r3, #0]
 8005e72:	e008      	b.n	8005e86 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e80:	b2da      	uxtb	r2, r3
 8005e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e84:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e8a:	1c5a      	adds	r2, r3, #1
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	3b01      	subs	r3, #1
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d15d      	bne.n	8005f60 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68da      	ldr	r2, [r3, #12]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f022 0220 	bic.w	r2, r2, #32
 8005eb2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68da      	ldr	r2, [r3, #12]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ec2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	695a      	ldr	r2, [r3, #20]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f022 0201 	bic.w	r2, r2, #1
 8005ed2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2220      	movs	r2, #32
 8005ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d135      	bne.n	8005f56 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	330c      	adds	r3, #12
 8005ef6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	e853 3f00 	ldrex	r3, [r3]
 8005efe:	613b      	str	r3, [r7, #16]
   return(result);
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	f023 0310 	bic.w	r3, r3, #16
 8005f06:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	330c      	adds	r3, #12
 8005f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f10:	623a      	str	r2, [r7, #32]
 8005f12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f14:	69f9      	ldr	r1, [r7, #28]
 8005f16:	6a3a      	ldr	r2, [r7, #32]
 8005f18:	e841 2300 	strex	r3, r2, [r1]
 8005f1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1e5      	bne.n	8005ef0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0310 	and.w	r3, r3, #16
 8005f2e:	2b10      	cmp	r3, #16
 8005f30:	d10a      	bne.n	8005f48 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f32:	2300      	movs	r3, #0
 8005f34:	60fb      	str	r3, [r7, #12]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	60fb      	str	r3, [r7, #12]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	60fb      	str	r3, [r7, #12]
 8005f46:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7ff fe2a 	bl	8005ba8 <HAL_UARTEx_RxEventCallback>
 8005f54:	e002      	b.n	8005f5c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7fb f8e6 	bl	8001128 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	e002      	b.n	8005f66 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005f60:	2300      	movs	r3, #0
 8005f62:	e000      	b.n	8005f66 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005f64:	2302      	movs	r3, #2
  }
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3730      	adds	r7, #48	@ 0x30
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
	...

08005f70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f74:	b0c0      	sub	sp, #256	@ 0x100
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f8c:	68d9      	ldr	r1, [r3, #12]
 8005f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	ea40 0301 	orr.w	r3, r0, r1
 8005f98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f9e:	689a      	ldr	r2, [r3, #8]
 8005fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	431a      	orrs	r2, r3
 8005fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	431a      	orrs	r2, r3
 8005fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb4:	69db      	ldr	r3, [r3, #28]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005fc8:	f021 010c 	bic.w	r1, r1, #12
 8005fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005fd6:	430b      	orrs	r3, r1
 8005fd8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	695b      	ldr	r3, [r3, #20]
 8005fe2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fea:	6999      	ldr	r1, [r3, #24]
 8005fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	ea40 0301 	orr.w	r3, r0, r1
 8005ff6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	4b8f      	ldr	r3, [pc, #572]	@ (800623c <UART_SetConfig+0x2cc>)
 8006000:	429a      	cmp	r2, r3
 8006002:	d005      	beq.n	8006010 <UART_SetConfig+0xa0>
 8006004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	4b8d      	ldr	r3, [pc, #564]	@ (8006240 <UART_SetConfig+0x2d0>)
 800600c:	429a      	cmp	r2, r3
 800600e:	d104      	bne.n	800601a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006010:	f7fd fe68 	bl	8003ce4 <HAL_RCC_GetPCLK2Freq>
 8006014:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006018:	e003      	b.n	8006022 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800601a:	f7fd fe4f 	bl	8003cbc <HAL_RCC_GetPCLK1Freq>
 800601e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006026:	69db      	ldr	r3, [r3, #28]
 8006028:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800602c:	f040 810c 	bne.w	8006248 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006030:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006034:	2200      	movs	r2, #0
 8006036:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800603a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800603e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006042:	4622      	mov	r2, r4
 8006044:	462b      	mov	r3, r5
 8006046:	1891      	adds	r1, r2, r2
 8006048:	65b9      	str	r1, [r7, #88]	@ 0x58
 800604a:	415b      	adcs	r3, r3
 800604c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800604e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006052:	4621      	mov	r1, r4
 8006054:	eb12 0801 	adds.w	r8, r2, r1
 8006058:	4629      	mov	r1, r5
 800605a:	eb43 0901 	adc.w	r9, r3, r1
 800605e:	f04f 0200 	mov.w	r2, #0
 8006062:	f04f 0300 	mov.w	r3, #0
 8006066:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800606a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800606e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006072:	4690      	mov	r8, r2
 8006074:	4699      	mov	r9, r3
 8006076:	4623      	mov	r3, r4
 8006078:	eb18 0303 	adds.w	r3, r8, r3
 800607c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006080:	462b      	mov	r3, r5
 8006082:	eb49 0303 	adc.w	r3, r9, r3
 8006086:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800608a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	2200      	movs	r2, #0
 8006092:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006096:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800609a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800609e:	460b      	mov	r3, r1
 80060a0:	18db      	adds	r3, r3, r3
 80060a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80060a4:	4613      	mov	r3, r2
 80060a6:	eb42 0303 	adc.w	r3, r2, r3
 80060aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80060ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80060b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80060b4:	f7fa fdc8 	bl	8000c48 <__aeabi_uldivmod>
 80060b8:	4602      	mov	r2, r0
 80060ba:	460b      	mov	r3, r1
 80060bc:	4b61      	ldr	r3, [pc, #388]	@ (8006244 <UART_SetConfig+0x2d4>)
 80060be:	fba3 2302 	umull	r2, r3, r3, r2
 80060c2:	095b      	lsrs	r3, r3, #5
 80060c4:	011c      	lsls	r4, r3, #4
 80060c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060ca:	2200      	movs	r2, #0
 80060cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80060d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80060d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80060d8:	4642      	mov	r2, r8
 80060da:	464b      	mov	r3, r9
 80060dc:	1891      	adds	r1, r2, r2
 80060de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80060e0:	415b      	adcs	r3, r3
 80060e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80060e8:	4641      	mov	r1, r8
 80060ea:	eb12 0a01 	adds.w	sl, r2, r1
 80060ee:	4649      	mov	r1, r9
 80060f0:	eb43 0b01 	adc.w	fp, r3, r1
 80060f4:	f04f 0200 	mov.w	r2, #0
 80060f8:	f04f 0300 	mov.w	r3, #0
 80060fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006100:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006104:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006108:	4692      	mov	sl, r2
 800610a:	469b      	mov	fp, r3
 800610c:	4643      	mov	r3, r8
 800610e:	eb1a 0303 	adds.w	r3, sl, r3
 8006112:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006116:	464b      	mov	r3, r9
 8006118:	eb4b 0303 	adc.w	r3, fp, r3
 800611c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800612c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006130:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006134:	460b      	mov	r3, r1
 8006136:	18db      	adds	r3, r3, r3
 8006138:	643b      	str	r3, [r7, #64]	@ 0x40
 800613a:	4613      	mov	r3, r2
 800613c:	eb42 0303 	adc.w	r3, r2, r3
 8006140:	647b      	str	r3, [r7, #68]	@ 0x44
 8006142:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006146:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800614a:	f7fa fd7d 	bl	8000c48 <__aeabi_uldivmod>
 800614e:	4602      	mov	r2, r0
 8006150:	460b      	mov	r3, r1
 8006152:	4611      	mov	r1, r2
 8006154:	4b3b      	ldr	r3, [pc, #236]	@ (8006244 <UART_SetConfig+0x2d4>)
 8006156:	fba3 2301 	umull	r2, r3, r3, r1
 800615a:	095b      	lsrs	r3, r3, #5
 800615c:	2264      	movs	r2, #100	@ 0x64
 800615e:	fb02 f303 	mul.w	r3, r2, r3
 8006162:	1acb      	subs	r3, r1, r3
 8006164:	00db      	lsls	r3, r3, #3
 8006166:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800616a:	4b36      	ldr	r3, [pc, #216]	@ (8006244 <UART_SetConfig+0x2d4>)
 800616c:	fba3 2302 	umull	r2, r3, r3, r2
 8006170:	095b      	lsrs	r3, r3, #5
 8006172:	005b      	lsls	r3, r3, #1
 8006174:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006178:	441c      	add	r4, r3
 800617a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800617e:	2200      	movs	r2, #0
 8006180:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006184:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006188:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800618c:	4642      	mov	r2, r8
 800618e:	464b      	mov	r3, r9
 8006190:	1891      	adds	r1, r2, r2
 8006192:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006194:	415b      	adcs	r3, r3
 8006196:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006198:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800619c:	4641      	mov	r1, r8
 800619e:	1851      	adds	r1, r2, r1
 80061a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80061a2:	4649      	mov	r1, r9
 80061a4:	414b      	adcs	r3, r1
 80061a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80061a8:	f04f 0200 	mov.w	r2, #0
 80061ac:	f04f 0300 	mov.w	r3, #0
 80061b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80061b4:	4659      	mov	r1, fp
 80061b6:	00cb      	lsls	r3, r1, #3
 80061b8:	4651      	mov	r1, sl
 80061ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061be:	4651      	mov	r1, sl
 80061c0:	00ca      	lsls	r2, r1, #3
 80061c2:	4610      	mov	r0, r2
 80061c4:	4619      	mov	r1, r3
 80061c6:	4603      	mov	r3, r0
 80061c8:	4642      	mov	r2, r8
 80061ca:	189b      	adds	r3, r3, r2
 80061cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061d0:	464b      	mov	r3, r9
 80061d2:	460a      	mov	r2, r1
 80061d4:	eb42 0303 	adc.w	r3, r2, r3
 80061d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80061e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80061ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80061f0:	460b      	mov	r3, r1
 80061f2:	18db      	adds	r3, r3, r3
 80061f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061f6:	4613      	mov	r3, r2
 80061f8:	eb42 0303 	adc.w	r3, r2, r3
 80061fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006202:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006206:	f7fa fd1f 	bl	8000c48 <__aeabi_uldivmod>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	4b0d      	ldr	r3, [pc, #52]	@ (8006244 <UART_SetConfig+0x2d4>)
 8006210:	fba3 1302 	umull	r1, r3, r3, r2
 8006214:	095b      	lsrs	r3, r3, #5
 8006216:	2164      	movs	r1, #100	@ 0x64
 8006218:	fb01 f303 	mul.w	r3, r1, r3
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	00db      	lsls	r3, r3, #3
 8006220:	3332      	adds	r3, #50	@ 0x32
 8006222:	4a08      	ldr	r2, [pc, #32]	@ (8006244 <UART_SetConfig+0x2d4>)
 8006224:	fba2 2303 	umull	r2, r3, r2, r3
 8006228:	095b      	lsrs	r3, r3, #5
 800622a:	f003 0207 	and.w	r2, r3, #7
 800622e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4422      	add	r2, r4
 8006236:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006238:	e106      	b.n	8006448 <UART_SetConfig+0x4d8>
 800623a:	bf00      	nop
 800623c:	40011000 	.word	0x40011000
 8006240:	40011400 	.word	0x40011400
 8006244:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006248:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800624c:	2200      	movs	r2, #0
 800624e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006252:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006256:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800625a:	4642      	mov	r2, r8
 800625c:	464b      	mov	r3, r9
 800625e:	1891      	adds	r1, r2, r2
 8006260:	6239      	str	r1, [r7, #32]
 8006262:	415b      	adcs	r3, r3
 8006264:	627b      	str	r3, [r7, #36]	@ 0x24
 8006266:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800626a:	4641      	mov	r1, r8
 800626c:	1854      	adds	r4, r2, r1
 800626e:	4649      	mov	r1, r9
 8006270:	eb43 0501 	adc.w	r5, r3, r1
 8006274:	f04f 0200 	mov.w	r2, #0
 8006278:	f04f 0300 	mov.w	r3, #0
 800627c:	00eb      	lsls	r3, r5, #3
 800627e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006282:	00e2      	lsls	r2, r4, #3
 8006284:	4614      	mov	r4, r2
 8006286:	461d      	mov	r5, r3
 8006288:	4643      	mov	r3, r8
 800628a:	18e3      	adds	r3, r4, r3
 800628c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006290:	464b      	mov	r3, r9
 8006292:	eb45 0303 	adc.w	r3, r5, r3
 8006296:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800629a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80062a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80062aa:	f04f 0200 	mov.w	r2, #0
 80062ae:	f04f 0300 	mov.w	r3, #0
 80062b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80062b6:	4629      	mov	r1, r5
 80062b8:	008b      	lsls	r3, r1, #2
 80062ba:	4621      	mov	r1, r4
 80062bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062c0:	4621      	mov	r1, r4
 80062c2:	008a      	lsls	r2, r1, #2
 80062c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80062c8:	f7fa fcbe 	bl	8000c48 <__aeabi_uldivmod>
 80062cc:	4602      	mov	r2, r0
 80062ce:	460b      	mov	r3, r1
 80062d0:	4b60      	ldr	r3, [pc, #384]	@ (8006454 <UART_SetConfig+0x4e4>)
 80062d2:	fba3 2302 	umull	r2, r3, r3, r2
 80062d6:	095b      	lsrs	r3, r3, #5
 80062d8:	011c      	lsls	r4, r3, #4
 80062da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062de:	2200      	movs	r2, #0
 80062e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80062e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80062e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80062ec:	4642      	mov	r2, r8
 80062ee:	464b      	mov	r3, r9
 80062f0:	1891      	adds	r1, r2, r2
 80062f2:	61b9      	str	r1, [r7, #24]
 80062f4:	415b      	adcs	r3, r3
 80062f6:	61fb      	str	r3, [r7, #28]
 80062f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062fc:	4641      	mov	r1, r8
 80062fe:	1851      	adds	r1, r2, r1
 8006300:	6139      	str	r1, [r7, #16]
 8006302:	4649      	mov	r1, r9
 8006304:	414b      	adcs	r3, r1
 8006306:	617b      	str	r3, [r7, #20]
 8006308:	f04f 0200 	mov.w	r2, #0
 800630c:	f04f 0300 	mov.w	r3, #0
 8006310:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006314:	4659      	mov	r1, fp
 8006316:	00cb      	lsls	r3, r1, #3
 8006318:	4651      	mov	r1, sl
 800631a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800631e:	4651      	mov	r1, sl
 8006320:	00ca      	lsls	r2, r1, #3
 8006322:	4610      	mov	r0, r2
 8006324:	4619      	mov	r1, r3
 8006326:	4603      	mov	r3, r0
 8006328:	4642      	mov	r2, r8
 800632a:	189b      	adds	r3, r3, r2
 800632c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006330:	464b      	mov	r3, r9
 8006332:	460a      	mov	r2, r1
 8006334:	eb42 0303 	adc.w	r3, r2, r3
 8006338:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800633c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006346:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006348:	f04f 0200 	mov.w	r2, #0
 800634c:	f04f 0300 	mov.w	r3, #0
 8006350:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006354:	4649      	mov	r1, r9
 8006356:	008b      	lsls	r3, r1, #2
 8006358:	4641      	mov	r1, r8
 800635a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800635e:	4641      	mov	r1, r8
 8006360:	008a      	lsls	r2, r1, #2
 8006362:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006366:	f7fa fc6f 	bl	8000c48 <__aeabi_uldivmod>
 800636a:	4602      	mov	r2, r0
 800636c:	460b      	mov	r3, r1
 800636e:	4611      	mov	r1, r2
 8006370:	4b38      	ldr	r3, [pc, #224]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006372:	fba3 2301 	umull	r2, r3, r3, r1
 8006376:	095b      	lsrs	r3, r3, #5
 8006378:	2264      	movs	r2, #100	@ 0x64
 800637a:	fb02 f303 	mul.w	r3, r2, r3
 800637e:	1acb      	subs	r3, r1, r3
 8006380:	011b      	lsls	r3, r3, #4
 8006382:	3332      	adds	r3, #50	@ 0x32
 8006384:	4a33      	ldr	r2, [pc, #204]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006386:	fba2 2303 	umull	r2, r3, r2, r3
 800638a:	095b      	lsrs	r3, r3, #5
 800638c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006390:	441c      	add	r4, r3
 8006392:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006396:	2200      	movs	r2, #0
 8006398:	673b      	str	r3, [r7, #112]	@ 0x70
 800639a:	677a      	str	r2, [r7, #116]	@ 0x74
 800639c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80063a0:	4642      	mov	r2, r8
 80063a2:	464b      	mov	r3, r9
 80063a4:	1891      	adds	r1, r2, r2
 80063a6:	60b9      	str	r1, [r7, #8]
 80063a8:	415b      	adcs	r3, r3
 80063aa:	60fb      	str	r3, [r7, #12]
 80063ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063b0:	4641      	mov	r1, r8
 80063b2:	1851      	adds	r1, r2, r1
 80063b4:	6039      	str	r1, [r7, #0]
 80063b6:	4649      	mov	r1, r9
 80063b8:	414b      	adcs	r3, r1
 80063ba:	607b      	str	r3, [r7, #4]
 80063bc:	f04f 0200 	mov.w	r2, #0
 80063c0:	f04f 0300 	mov.w	r3, #0
 80063c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80063c8:	4659      	mov	r1, fp
 80063ca:	00cb      	lsls	r3, r1, #3
 80063cc:	4651      	mov	r1, sl
 80063ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063d2:	4651      	mov	r1, sl
 80063d4:	00ca      	lsls	r2, r1, #3
 80063d6:	4610      	mov	r0, r2
 80063d8:	4619      	mov	r1, r3
 80063da:	4603      	mov	r3, r0
 80063dc:	4642      	mov	r2, r8
 80063de:	189b      	adds	r3, r3, r2
 80063e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80063e2:	464b      	mov	r3, r9
 80063e4:	460a      	mov	r2, r1
 80063e6:	eb42 0303 	adc.w	r3, r2, r3
 80063ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80063ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80063f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80063f8:	f04f 0200 	mov.w	r2, #0
 80063fc:	f04f 0300 	mov.w	r3, #0
 8006400:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006404:	4649      	mov	r1, r9
 8006406:	008b      	lsls	r3, r1, #2
 8006408:	4641      	mov	r1, r8
 800640a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800640e:	4641      	mov	r1, r8
 8006410:	008a      	lsls	r2, r1, #2
 8006412:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006416:	f7fa fc17 	bl	8000c48 <__aeabi_uldivmod>
 800641a:	4602      	mov	r2, r0
 800641c:	460b      	mov	r3, r1
 800641e:	4b0d      	ldr	r3, [pc, #52]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006420:	fba3 1302 	umull	r1, r3, r3, r2
 8006424:	095b      	lsrs	r3, r3, #5
 8006426:	2164      	movs	r1, #100	@ 0x64
 8006428:	fb01 f303 	mul.w	r3, r1, r3
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	011b      	lsls	r3, r3, #4
 8006430:	3332      	adds	r3, #50	@ 0x32
 8006432:	4a08      	ldr	r2, [pc, #32]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006434:	fba2 2303 	umull	r2, r3, r2, r3
 8006438:	095b      	lsrs	r3, r3, #5
 800643a:	f003 020f 	and.w	r2, r3, #15
 800643e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4422      	add	r2, r4
 8006446:	609a      	str	r2, [r3, #8]
}
 8006448:	bf00      	nop
 800644a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800644e:	46bd      	mov	sp, r7
 8006450:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006454:	51eb851f 	.word	0x51eb851f

08006458 <__cvt>:
 8006458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800645c:	ec57 6b10 	vmov	r6, r7, d0
 8006460:	2f00      	cmp	r7, #0
 8006462:	460c      	mov	r4, r1
 8006464:	4619      	mov	r1, r3
 8006466:	463b      	mov	r3, r7
 8006468:	bfbb      	ittet	lt
 800646a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800646e:	461f      	movlt	r7, r3
 8006470:	2300      	movge	r3, #0
 8006472:	232d      	movlt	r3, #45	@ 0x2d
 8006474:	700b      	strb	r3, [r1, #0]
 8006476:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006478:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800647c:	4691      	mov	r9, r2
 800647e:	f023 0820 	bic.w	r8, r3, #32
 8006482:	bfbc      	itt	lt
 8006484:	4632      	movlt	r2, r6
 8006486:	4616      	movlt	r6, r2
 8006488:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800648c:	d005      	beq.n	800649a <__cvt+0x42>
 800648e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006492:	d100      	bne.n	8006496 <__cvt+0x3e>
 8006494:	3401      	adds	r4, #1
 8006496:	2102      	movs	r1, #2
 8006498:	e000      	b.n	800649c <__cvt+0x44>
 800649a:	2103      	movs	r1, #3
 800649c:	ab03      	add	r3, sp, #12
 800649e:	9301      	str	r3, [sp, #4]
 80064a0:	ab02      	add	r3, sp, #8
 80064a2:	9300      	str	r3, [sp, #0]
 80064a4:	ec47 6b10 	vmov	d0, r6, r7
 80064a8:	4653      	mov	r3, sl
 80064aa:	4622      	mov	r2, r4
 80064ac:	f000 fe5c 	bl	8007168 <_dtoa_r>
 80064b0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80064b4:	4605      	mov	r5, r0
 80064b6:	d119      	bne.n	80064ec <__cvt+0x94>
 80064b8:	f019 0f01 	tst.w	r9, #1
 80064bc:	d00e      	beq.n	80064dc <__cvt+0x84>
 80064be:	eb00 0904 	add.w	r9, r0, r4
 80064c2:	2200      	movs	r2, #0
 80064c4:	2300      	movs	r3, #0
 80064c6:	4630      	mov	r0, r6
 80064c8:	4639      	mov	r1, r7
 80064ca:	f7fa fafd 	bl	8000ac8 <__aeabi_dcmpeq>
 80064ce:	b108      	cbz	r0, 80064d4 <__cvt+0x7c>
 80064d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80064d4:	2230      	movs	r2, #48	@ 0x30
 80064d6:	9b03      	ldr	r3, [sp, #12]
 80064d8:	454b      	cmp	r3, r9
 80064da:	d31e      	bcc.n	800651a <__cvt+0xc2>
 80064dc:	9b03      	ldr	r3, [sp, #12]
 80064de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80064e0:	1b5b      	subs	r3, r3, r5
 80064e2:	4628      	mov	r0, r5
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	b004      	add	sp, #16
 80064e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80064f0:	eb00 0904 	add.w	r9, r0, r4
 80064f4:	d1e5      	bne.n	80064c2 <__cvt+0x6a>
 80064f6:	7803      	ldrb	r3, [r0, #0]
 80064f8:	2b30      	cmp	r3, #48	@ 0x30
 80064fa:	d10a      	bne.n	8006512 <__cvt+0xba>
 80064fc:	2200      	movs	r2, #0
 80064fe:	2300      	movs	r3, #0
 8006500:	4630      	mov	r0, r6
 8006502:	4639      	mov	r1, r7
 8006504:	f7fa fae0 	bl	8000ac8 <__aeabi_dcmpeq>
 8006508:	b918      	cbnz	r0, 8006512 <__cvt+0xba>
 800650a:	f1c4 0401 	rsb	r4, r4, #1
 800650e:	f8ca 4000 	str.w	r4, [sl]
 8006512:	f8da 3000 	ldr.w	r3, [sl]
 8006516:	4499      	add	r9, r3
 8006518:	e7d3      	b.n	80064c2 <__cvt+0x6a>
 800651a:	1c59      	adds	r1, r3, #1
 800651c:	9103      	str	r1, [sp, #12]
 800651e:	701a      	strb	r2, [r3, #0]
 8006520:	e7d9      	b.n	80064d6 <__cvt+0x7e>

08006522 <__exponent>:
 8006522:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006524:	2900      	cmp	r1, #0
 8006526:	bfba      	itte	lt
 8006528:	4249      	neglt	r1, r1
 800652a:	232d      	movlt	r3, #45	@ 0x2d
 800652c:	232b      	movge	r3, #43	@ 0x2b
 800652e:	2909      	cmp	r1, #9
 8006530:	7002      	strb	r2, [r0, #0]
 8006532:	7043      	strb	r3, [r0, #1]
 8006534:	dd29      	ble.n	800658a <__exponent+0x68>
 8006536:	f10d 0307 	add.w	r3, sp, #7
 800653a:	461d      	mov	r5, r3
 800653c:	270a      	movs	r7, #10
 800653e:	461a      	mov	r2, r3
 8006540:	fbb1 f6f7 	udiv	r6, r1, r7
 8006544:	fb07 1416 	mls	r4, r7, r6, r1
 8006548:	3430      	adds	r4, #48	@ 0x30
 800654a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800654e:	460c      	mov	r4, r1
 8006550:	2c63      	cmp	r4, #99	@ 0x63
 8006552:	f103 33ff 	add.w	r3, r3, #4294967295
 8006556:	4631      	mov	r1, r6
 8006558:	dcf1      	bgt.n	800653e <__exponent+0x1c>
 800655a:	3130      	adds	r1, #48	@ 0x30
 800655c:	1e94      	subs	r4, r2, #2
 800655e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006562:	1c41      	adds	r1, r0, #1
 8006564:	4623      	mov	r3, r4
 8006566:	42ab      	cmp	r3, r5
 8006568:	d30a      	bcc.n	8006580 <__exponent+0x5e>
 800656a:	f10d 0309 	add.w	r3, sp, #9
 800656e:	1a9b      	subs	r3, r3, r2
 8006570:	42ac      	cmp	r4, r5
 8006572:	bf88      	it	hi
 8006574:	2300      	movhi	r3, #0
 8006576:	3302      	adds	r3, #2
 8006578:	4403      	add	r3, r0
 800657a:	1a18      	subs	r0, r3, r0
 800657c:	b003      	add	sp, #12
 800657e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006580:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006584:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006588:	e7ed      	b.n	8006566 <__exponent+0x44>
 800658a:	2330      	movs	r3, #48	@ 0x30
 800658c:	3130      	adds	r1, #48	@ 0x30
 800658e:	7083      	strb	r3, [r0, #2]
 8006590:	70c1      	strb	r1, [r0, #3]
 8006592:	1d03      	adds	r3, r0, #4
 8006594:	e7f1      	b.n	800657a <__exponent+0x58>
	...

08006598 <_printf_float>:
 8006598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800659c:	b08d      	sub	sp, #52	@ 0x34
 800659e:	460c      	mov	r4, r1
 80065a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80065a4:	4616      	mov	r6, r2
 80065a6:	461f      	mov	r7, r3
 80065a8:	4605      	mov	r5, r0
 80065aa:	f000 fcdb 	bl	8006f64 <_localeconv_r>
 80065ae:	6803      	ldr	r3, [r0, #0]
 80065b0:	9304      	str	r3, [sp, #16]
 80065b2:	4618      	mov	r0, r3
 80065b4:	f7f9 fe5c 	bl	8000270 <strlen>
 80065b8:	2300      	movs	r3, #0
 80065ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80065bc:	f8d8 3000 	ldr.w	r3, [r8]
 80065c0:	9005      	str	r0, [sp, #20]
 80065c2:	3307      	adds	r3, #7
 80065c4:	f023 0307 	bic.w	r3, r3, #7
 80065c8:	f103 0208 	add.w	r2, r3, #8
 80065cc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80065d0:	f8d4 b000 	ldr.w	fp, [r4]
 80065d4:	f8c8 2000 	str.w	r2, [r8]
 80065d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80065dc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80065e0:	9307      	str	r3, [sp, #28]
 80065e2:	f8cd 8018 	str.w	r8, [sp, #24]
 80065e6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80065ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065ee:	4b9c      	ldr	r3, [pc, #624]	@ (8006860 <_printf_float+0x2c8>)
 80065f0:	f04f 32ff 	mov.w	r2, #4294967295
 80065f4:	f7fa fa9a 	bl	8000b2c <__aeabi_dcmpun>
 80065f8:	bb70      	cbnz	r0, 8006658 <_printf_float+0xc0>
 80065fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065fe:	4b98      	ldr	r3, [pc, #608]	@ (8006860 <_printf_float+0x2c8>)
 8006600:	f04f 32ff 	mov.w	r2, #4294967295
 8006604:	f7fa fa74 	bl	8000af0 <__aeabi_dcmple>
 8006608:	bb30      	cbnz	r0, 8006658 <_printf_float+0xc0>
 800660a:	2200      	movs	r2, #0
 800660c:	2300      	movs	r3, #0
 800660e:	4640      	mov	r0, r8
 8006610:	4649      	mov	r1, r9
 8006612:	f7fa fa63 	bl	8000adc <__aeabi_dcmplt>
 8006616:	b110      	cbz	r0, 800661e <_printf_float+0x86>
 8006618:	232d      	movs	r3, #45	@ 0x2d
 800661a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800661e:	4a91      	ldr	r2, [pc, #580]	@ (8006864 <_printf_float+0x2cc>)
 8006620:	4b91      	ldr	r3, [pc, #580]	@ (8006868 <_printf_float+0x2d0>)
 8006622:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006626:	bf94      	ite	ls
 8006628:	4690      	movls	r8, r2
 800662a:	4698      	movhi	r8, r3
 800662c:	2303      	movs	r3, #3
 800662e:	6123      	str	r3, [r4, #16]
 8006630:	f02b 0304 	bic.w	r3, fp, #4
 8006634:	6023      	str	r3, [r4, #0]
 8006636:	f04f 0900 	mov.w	r9, #0
 800663a:	9700      	str	r7, [sp, #0]
 800663c:	4633      	mov	r3, r6
 800663e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006640:	4621      	mov	r1, r4
 8006642:	4628      	mov	r0, r5
 8006644:	f000 f9d2 	bl	80069ec <_printf_common>
 8006648:	3001      	adds	r0, #1
 800664a:	f040 808d 	bne.w	8006768 <_printf_float+0x1d0>
 800664e:	f04f 30ff 	mov.w	r0, #4294967295
 8006652:	b00d      	add	sp, #52	@ 0x34
 8006654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006658:	4642      	mov	r2, r8
 800665a:	464b      	mov	r3, r9
 800665c:	4640      	mov	r0, r8
 800665e:	4649      	mov	r1, r9
 8006660:	f7fa fa64 	bl	8000b2c <__aeabi_dcmpun>
 8006664:	b140      	cbz	r0, 8006678 <_printf_float+0xe0>
 8006666:	464b      	mov	r3, r9
 8006668:	2b00      	cmp	r3, #0
 800666a:	bfbc      	itt	lt
 800666c:	232d      	movlt	r3, #45	@ 0x2d
 800666e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006672:	4a7e      	ldr	r2, [pc, #504]	@ (800686c <_printf_float+0x2d4>)
 8006674:	4b7e      	ldr	r3, [pc, #504]	@ (8006870 <_printf_float+0x2d8>)
 8006676:	e7d4      	b.n	8006622 <_printf_float+0x8a>
 8006678:	6863      	ldr	r3, [r4, #4]
 800667a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800667e:	9206      	str	r2, [sp, #24]
 8006680:	1c5a      	adds	r2, r3, #1
 8006682:	d13b      	bne.n	80066fc <_printf_float+0x164>
 8006684:	2306      	movs	r3, #6
 8006686:	6063      	str	r3, [r4, #4]
 8006688:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800668c:	2300      	movs	r3, #0
 800668e:	6022      	str	r2, [r4, #0]
 8006690:	9303      	str	r3, [sp, #12]
 8006692:	ab0a      	add	r3, sp, #40	@ 0x28
 8006694:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006698:	ab09      	add	r3, sp, #36	@ 0x24
 800669a:	9300      	str	r3, [sp, #0]
 800669c:	6861      	ldr	r1, [r4, #4]
 800669e:	ec49 8b10 	vmov	d0, r8, r9
 80066a2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80066a6:	4628      	mov	r0, r5
 80066a8:	f7ff fed6 	bl	8006458 <__cvt>
 80066ac:	9b06      	ldr	r3, [sp, #24]
 80066ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80066b0:	2b47      	cmp	r3, #71	@ 0x47
 80066b2:	4680      	mov	r8, r0
 80066b4:	d129      	bne.n	800670a <_printf_float+0x172>
 80066b6:	1cc8      	adds	r0, r1, #3
 80066b8:	db02      	blt.n	80066c0 <_printf_float+0x128>
 80066ba:	6863      	ldr	r3, [r4, #4]
 80066bc:	4299      	cmp	r1, r3
 80066be:	dd41      	ble.n	8006744 <_printf_float+0x1ac>
 80066c0:	f1aa 0a02 	sub.w	sl, sl, #2
 80066c4:	fa5f fa8a 	uxtb.w	sl, sl
 80066c8:	3901      	subs	r1, #1
 80066ca:	4652      	mov	r2, sl
 80066cc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80066d0:	9109      	str	r1, [sp, #36]	@ 0x24
 80066d2:	f7ff ff26 	bl	8006522 <__exponent>
 80066d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80066d8:	1813      	adds	r3, r2, r0
 80066da:	2a01      	cmp	r2, #1
 80066dc:	4681      	mov	r9, r0
 80066de:	6123      	str	r3, [r4, #16]
 80066e0:	dc02      	bgt.n	80066e8 <_printf_float+0x150>
 80066e2:	6822      	ldr	r2, [r4, #0]
 80066e4:	07d2      	lsls	r2, r2, #31
 80066e6:	d501      	bpl.n	80066ec <_printf_float+0x154>
 80066e8:	3301      	adds	r3, #1
 80066ea:	6123      	str	r3, [r4, #16]
 80066ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d0a2      	beq.n	800663a <_printf_float+0xa2>
 80066f4:	232d      	movs	r3, #45	@ 0x2d
 80066f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066fa:	e79e      	b.n	800663a <_printf_float+0xa2>
 80066fc:	9a06      	ldr	r2, [sp, #24]
 80066fe:	2a47      	cmp	r2, #71	@ 0x47
 8006700:	d1c2      	bne.n	8006688 <_printf_float+0xf0>
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1c0      	bne.n	8006688 <_printf_float+0xf0>
 8006706:	2301      	movs	r3, #1
 8006708:	e7bd      	b.n	8006686 <_printf_float+0xee>
 800670a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800670e:	d9db      	bls.n	80066c8 <_printf_float+0x130>
 8006710:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006714:	d118      	bne.n	8006748 <_printf_float+0x1b0>
 8006716:	2900      	cmp	r1, #0
 8006718:	6863      	ldr	r3, [r4, #4]
 800671a:	dd0b      	ble.n	8006734 <_printf_float+0x19c>
 800671c:	6121      	str	r1, [r4, #16]
 800671e:	b913      	cbnz	r3, 8006726 <_printf_float+0x18e>
 8006720:	6822      	ldr	r2, [r4, #0]
 8006722:	07d0      	lsls	r0, r2, #31
 8006724:	d502      	bpl.n	800672c <_printf_float+0x194>
 8006726:	3301      	adds	r3, #1
 8006728:	440b      	add	r3, r1
 800672a:	6123      	str	r3, [r4, #16]
 800672c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800672e:	f04f 0900 	mov.w	r9, #0
 8006732:	e7db      	b.n	80066ec <_printf_float+0x154>
 8006734:	b913      	cbnz	r3, 800673c <_printf_float+0x1a4>
 8006736:	6822      	ldr	r2, [r4, #0]
 8006738:	07d2      	lsls	r2, r2, #31
 800673a:	d501      	bpl.n	8006740 <_printf_float+0x1a8>
 800673c:	3302      	adds	r3, #2
 800673e:	e7f4      	b.n	800672a <_printf_float+0x192>
 8006740:	2301      	movs	r3, #1
 8006742:	e7f2      	b.n	800672a <_printf_float+0x192>
 8006744:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006748:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800674a:	4299      	cmp	r1, r3
 800674c:	db05      	blt.n	800675a <_printf_float+0x1c2>
 800674e:	6823      	ldr	r3, [r4, #0]
 8006750:	6121      	str	r1, [r4, #16]
 8006752:	07d8      	lsls	r0, r3, #31
 8006754:	d5ea      	bpl.n	800672c <_printf_float+0x194>
 8006756:	1c4b      	adds	r3, r1, #1
 8006758:	e7e7      	b.n	800672a <_printf_float+0x192>
 800675a:	2900      	cmp	r1, #0
 800675c:	bfd4      	ite	le
 800675e:	f1c1 0202 	rsble	r2, r1, #2
 8006762:	2201      	movgt	r2, #1
 8006764:	4413      	add	r3, r2
 8006766:	e7e0      	b.n	800672a <_printf_float+0x192>
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	055a      	lsls	r2, r3, #21
 800676c:	d407      	bmi.n	800677e <_printf_float+0x1e6>
 800676e:	6923      	ldr	r3, [r4, #16]
 8006770:	4642      	mov	r2, r8
 8006772:	4631      	mov	r1, r6
 8006774:	4628      	mov	r0, r5
 8006776:	47b8      	blx	r7
 8006778:	3001      	adds	r0, #1
 800677a:	d12b      	bne.n	80067d4 <_printf_float+0x23c>
 800677c:	e767      	b.n	800664e <_printf_float+0xb6>
 800677e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006782:	f240 80dd 	bls.w	8006940 <_printf_float+0x3a8>
 8006786:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800678a:	2200      	movs	r2, #0
 800678c:	2300      	movs	r3, #0
 800678e:	f7fa f99b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006792:	2800      	cmp	r0, #0
 8006794:	d033      	beq.n	80067fe <_printf_float+0x266>
 8006796:	4a37      	ldr	r2, [pc, #220]	@ (8006874 <_printf_float+0x2dc>)
 8006798:	2301      	movs	r3, #1
 800679a:	4631      	mov	r1, r6
 800679c:	4628      	mov	r0, r5
 800679e:	47b8      	blx	r7
 80067a0:	3001      	adds	r0, #1
 80067a2:	f43f af54 	beq.w	800664e <_printf_float+0xb6>
 80067a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80067aa:	4543      	cmp	r3, r8
 80067ac:	db02      	blt.n	80067b4 <_printf_float+0x21c>
 80067ae:	6823      	ldr	r3, [r4, #0]
 80067b0:	07d8      	lsls	r0, r3, #31
 80067b2:	d50f      	bpl.n	80067d4 <_printf_float+0x23c>
 80067b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067b8:	4631      	mov	r1, r6
 80067ba:	4628      	mov	r0, r5
 80067bc:	47b8      	blx	r7
 80067be:	3001      	adds	r0, #1
 80067c0:	f43f af45 	beq.w	800664e <_printf_float+0xb6>
 80067c4:	f04f 0900 	mov.w	r9, #0
 80067c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80067cc:	f104 0a1a 	add.w	sl, r4, #26
 80067d0:	45c8      	cmp	r8, r9
 80067d2:	dc09      	bgt.n	80067e8 <_printf_float+0x250>
 80067d4:	6823      	ldr	r3, [r4, #0]
 80067d6:	079b      	lsls	r3, r3, #30
 80067d8:	f100 8103 	bmi.w	80069e2 <_printf_float+0x44a>
 80067dc:	68e0      	ldr	r0, [r4, #12]
 80067de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067e0:	4298      	cmp	r0, r3
 80067e2:	bfb8      	it	lt
 80067e4:	4618      	movlt	r0, r3
 80067e6:	e734      	b.n	8006652 <_printf_float+0xba>
 80067e8:	2301      	movs	r3, #1
 80067ea:	4652      	mov	r2, sl
 80067ec:	4631      	mov	r1, r6
 80067ee:	4628      	mov	r0, r5
 80067f0:	47b8      	blx	r7
 80067f2:	3001      	adds	r0, #1
 80067f4:	f43f af2b 	beq.w	800664e <_printf_float+0xb6>
 80067f8:	f109 0901 	add.w	r9, r9, #1
 80067fc:	e7e8      	b.n	80067d0 <_printf_float+0x238>
 80067fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006800:	2b00      	cmp	r3, #0
 8006802:	dc39      	bgt.n	8006878 <_printf_float+0x2e0>
 8006804:	4a1b      	ldr	r2, [pc, #108]	@ (8006874 <_printf_float+0x2dc>)
 8006806:	2301      	movs	r3, #1
 8006808:	4631      	mov	r1, r6
 800680a:	4628      	mov	r0, r5
 800680c:	47b8      	blx	r7
 800680e:	3001      	adds	r0, #1
 8006810:	f43f af1d 	beq.w	800664e <_printf_float+0xb6>
 8006814:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006818:	ea59 0303 	orrs.w	r3, r9, r3
 800681c:	d102      	bne.n	8006824 <_printf_float+0x28c>
 800681e:	6823      	ldr	r3, [r4, #0]
 8006820:	07d9      	lsls	r1, r3, #31
 8006822:	d5d7      	bpl.n	80067d4 <_printf_float+0x23c>
 8006824:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006828:	4631      	mov	r1, r6
 800682a:	4628      	mov	r0, r5
 800682c:	47b8      	blx	r7
 800682e:	3001      	adds	r0, #1
 8006830:	f43f af0d 	beq.w	800664e <_printf_float+0xb6>
 8006834:	f04f 0a00 	mov.w	sl, #0
 8006838:	f104 0b1a 	add.w	fp, r4, #26
 800683c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800683e:	425b      	negs	r3, r3
 8006840:	4553      	cmp	r3, sl
 8006842:	dc01      	bgt.n	8006848 <_printf_float+0x2b0>
 8006844:	464b      	mov	r3, r9
 8006846:	e793      	b.n	8006770 <_printf_float+0x1d8>
 8006848:	2301      	movs	r3, #1
 800684a:	465a      	mov	r2, fp
 800684c:	4631      	mov	r1, r6
 800684e:	4628      	mov	r0, r5
 8006850:	47b8      	blx	r7
 8006852:	3001      	adds	r0, #1
 8006854:	f43f aefb 	beq.w	800664e <_printf_float+0xb6>
 8006858:	f10a 0a01 	add.w	sl, sl, #1
 800685c:	e7ee      	b.n	800683c <_printf_float+0x2a4>
 800685e:	bf00      	nop
 8006860:	7fefffff 	.word	0x7fefffff
 8006864:	08009bf8 	.word	0x08009bf8
 8006868:	08009bfc 	.word	0x08009bfc
 800686c:	08009c00 	.word	0x08009c00
 8006870:	08009c04 	.word	0x08009c04
 8006874:	08009c08 	.word	0x08009c08
 8006878:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800687a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800687e:	4553      	cmp	r3, sl
 8006880:	bfa8      	it	ge
 8006882:	4653      	movge	r3, sl
 8006884:	2b00      	cmp	r3, #0
 8006886:	4699      	mov	r9, r3
 8006888:	dc36      	bgt.n	80068f8 <_printf_float+0x360>
 800688a:	f04f 0b00 	mov.w	fp, #0
 800688e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006892:	f104 021a 	add.w	r2, r4, #26
 8006896:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006898:	9306      	str	r3, [sp, #24]
 800689a:	eba3 0309 	sub.w	r3, r3, r9
 800689e:	455b      	cmp	r3, fp
 80068a0:	dc31      	bgt.n	8006906 <_printf_float+0x36e>
 80068a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068a4:	459a      	cmp	sl, r3
 80068a6:	dc3a      	bgt.n	800691e <_printf_float+0x386>
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	07da      	lsls	r2, r3, #31
 80068ac:	d437      	bmi.n	800691e <_printf_float+0x386>
 80068ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068b0:	ebaa 0903 	sub.w	r9, sl, r3
 80068b4:	9b06      	ldr	r3, [sp, #24]
 80068b6:	ebaa 0303 	sub.w	r3, sl, r3
 80068ba:	4599      	cmp	r9, r3
 80068bc:	bfa8      	it	ge
 80068be:	4699      	movge	r9, r3
 80068c0:	f1b9 0f00 	cmp.w	r9, #0
 80068c4:	dc33      	bgt.n	800692e <_printf_float+0x396>
 80068c6:	f04f 0800 	mov.w	r8, #0
 80068ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068ce:	f104 0b1a 	add.w	fp, r4, #26
 80068d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068d4:	ebaa 0303 	sub.w	r3, sl, r3
 80068d8:	eba3 0309 	sub.w	r3, r3, r9
 80068dc:	4543      	cmp	r3, r8
 80068de:	f77f af79 	ble.w	80067d4 <_printf_float+0x23c>
 80068e2:	2301      	movs	r3, #1
 80068e4:	465a      	mov	r2, fp
 80068e6:	4631      	mov	r1, r6
 80068e8:	4628      	mov	r0, r5
 80068ea:	47b8      	blx	r7
 80068ec:	3001      	adds	r0, #1
 80068ee:	f43f aeae 	beq.w	800664e <_printf_float+0xb6>
 80068f2:	f108 0801 	add.w	r8, r8, #1
 80068f6:	e7ec      	b.n	80068d2 <_printf_float+0x33a>
 80068f8:	4642      	mov	r2, r8
 80068fa:	4631      	mov	r1, r6
 80068fc:	4628      	mov	r0, r5
 80068fe:	47b8      	blx	r7
 8006900:	3001      	adds	r0, #1
 8006902:	d1c2      	bne.n	800688a <_printf_float+0x2f2>
 8006904:	e6a3      	b.n	800664e <_printf_float+0xb6>
 8006906:	2301      	movs	r3, #1
 8006908:	4631      	mov	r1, r6
 800690a:	4628      	mov	r0, r5
 800690c:	9206      	str	r2, [sp, #24]
 800690e:	47b8      	blx	r7
 8006910:	3001      	adds	r0, #1
 8006912:	f43f ae9c 	beq.w	800664e <_printf_float+0xb6>
 8006916:	9a06      	ldr	r2, [sp, #24]
 8006918:	f10b 0b01 	add.w	fp, fp, #1
 800691c:	e7bb      	b.n	8006896 <_printf_float+0x2fe>
 800691e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006922:	4631      	mov	r1, r6
 8006924:	4628      	mov	r0, r5
 8006926:	47b8      	blx	r7
 8006928:	3001      	adds	r0, #1
 800692a:	d1c0      	bne.n	80068ae <_printf_float+0x316>
 800692c:	e68f      	b.n	800664e <_printf_float+0xb6>
 800692e:	9a06      	ldr	r2, [sp, #24]
 8006930:	464b      	mov	r3, r9
 8006932:	4442      	add	r2, r8
 8006934:	4631      	mov	r1, r6
 8006936:	4628      	mov	r0, r5
 8006938:	47b8      	blx	r7
 800693a:	3001      	adds	r0, #1
 800693c:	d1c3      	bne.n	80068c6 <_printf_float+0x32e>
 800693e:	e686      	b.n	800664e <_printf_float+0xb6>
 8006940:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006944:	f1ba 0f01 	cmp.w	sl, #1
 8006948:	dc01      	bgt.n	800694e <_printf_float+0x3b6>
 800694a:	07db      	lsls	r3, r3, #31
 800694c:	d536      	bpl.n	80069bc <_printf_float+0x424>
 800694e:	2301      	movs	r3, #1
 8006950:	4642      	mov	r2, r8
 8006952:	4631      	mov	r1, r6
 8006954:	4628      	mov	r0, r5
 8006956:	47b8      	blx	r7
 8006958:	3001      	adds	r0, #1
 800695a:	f43f ae78 	beq.w	800664e <_printf_float+0xb6>
 800695e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006962:	4631      	mov	r1, r6
 8006964:	4628      	mov	r0, r5
 8006966:	47b8      	blx	r7
 8006968:	3001      	adds	r0, #1
 800696a:	f43f ae70 	beq.w	800664e <_printf_float+0xb6>
 800696e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006972:	2200      	movs	r2, #0
 8006974:	2300      	movs	r3, #0
 8006976:	f10a 3aff 	add.w	sl, sl, #4294967295
 800697a:	f7fa f8a5 	bl	8000ac8 <__aeabi_dcmpeq>
 800697e:	b9c0      	cbnz	r0, 80069b2 <_printf_float+0x41a>
 8006980:	4653      	mov	r3, sl
 8006982:	f108 0201 	add.w	r2, r8, #1
 8006986:	4631      	mov	r1, r6
 8006988:	4628      	mov	r0, r5
 800698a:	47b8      	blx	r7
 800698c:	3001      	adds	r0, #1
 800698e:	d10c      	bne.n	80069aa <_printf_float+0x412>
 8006990:	e65d      	b.n	800664e <_printf_float+0xb6>
 8006992:	2301      	movs	r3, #1
 8006994:	465a      	mov	r2, fp
 8006996:	4631      	mov	r1, r6
 8006998:	4628      	mov	r0, r5
 800699a:	47b8      	blx	r7
 800699c:	3001      	adds	r0, #1
 800699e:	f43f ae56 	beq.w	800664e <_printf_float+0xb6>
 80069a2:	f108 0801 	add.w	r8, r8, #1
 80069a6:	45d0      	cmp	r8, sl
 80069a8:	dbf3      	blt.n	8006992 <_printf_float+0x3fa>
 80069aa:	464b      	mov	r3, r9
 80069ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80069b0:	e6df      	b.n	8006772 <_printf_float+0x1da>
 80069b2:	f04f 0800 	mov.w	r8, #0
 80069b6:	f104 0b1a 	add.w	fp, r4, #26
 80069ba:	e7f4      	b.n	80069a6 <_printf_float+0x40e>
 80069bc:	2301      	movs	r3, #1
 80069be:	4642      	mov	r2, r8
 80069c0:	e7e1      	b.n	8006986 <_printf_float+0x3ee>
 80069c2:	2301      	movs	r3, #1
 80069c4:	464a      	mov	r2, r9
 80069c6:	4631      	mov	r1, r6
 80069c8:	4628      	mov	r0, r5
 80069ca:	47b8      	blx	r7
 80069cc:	3001      	adds	r0, #1
 80069ce:	f43f ae3e 	beq.w	800664e <_printf_float+0xb6>
 80069d2:	f108 0801 	add.w	r8, r8, #1
 80069d6:	68e3      	ldr	r3, [r4, #12]
 80069d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80069da:	1a5b      	subs	r3, r3, r1
 80069dc:	4543      	cmp	r3, r8
 80069de:	dcf0      	bgt.n	80069c2 <_printf_float+0x42a>
 80069e0:	e6fc      	b.n	80067dc <_printf_float+0x244>
 80069e2:	f04f 0800 	mov.w	r8, #0
 80069e6:	f104 0919 	add.w	r9, r4, #25
 80069ea:	e7f4      	b.n	80069d6 <_printf_float+0x43e>

080069ec <_printf_common>:
 80069ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069f0:	4616      	mov	r6, r2
 80069f2:	4698      	mov	r8, r3
 80069f4:	688a      	ldr	r2, [r1, #8]
 80069f6:	690b      	ldr	r3, [r1, #16]
 80069f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80069fc:	4293      	cmp	r3, r2
 80069fe:	bfb8      	it	lt
 8006a00:	4613      	movlt	r3, r2
 8006a02:	6033      	str	r3, [r6, #0]
 8006a04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a08:	4607      	mov	r7, r0
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	b10a      	cbz	r2, 8006a12 <_printf_common+0x26>
 8006a0e:	3301      	adds	r3, #1
 8006a10:	6033      	str	r3, [r6, #0]
 8006a12:	6823      	ldr	r3, [r4, #0]
 8006a14:	0699      	lsls	r1, r3, #26
 8006a16:	bf42      	ittt	mi
 8006a18:	6833      	ldrmi	r3, [r6, #0]
 8006a1a:	3302      	addmi	r3, #2
 8006a1c:	6033      	strmi	r3, [r6, #0]
 8006a1e:	6825      	ldr	r5, [r4, #0]
 8006a20:	f015 0506 	ands.w	r5, r5, #6
 8006a24:	d106      	bne.n	8006a34 <_printf_common+0x48>
 8006a26:	f104 0a19 	add.w	sl, r4, #25
 8006a2a:	68e3      	ldr	r3, [r4, #12]
 8006a2c:	6832      	ldr	r2, [r6, #0]
 8006a2e:	1a9b      	subs	r3, r3, r2
 8006a30:	42ab      	cmp	r3, r5
 8006a32:	dc26      	bgt.n	8006a82 <_printf_common+0x96>
 8006a34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a38:	6822      	ldr	r2, [r4, #0]
 8006a3a:	3b00      	subs	r3, #0
 8006a3c:	bf18      	it	ne
 8006a3e:	2301      	movne	r3, #1
 8006a40:	0692      	lsls	r2, r2, #26
 8006a42:	d42b      	bmi.n	8006a9c <_printf_common+0xb0>
 8006a44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a48:	4641      	mov	r1, r8
 8006a4a:	4638      	mov	r0, r7
 8006a4c:	47c8      	blx	r9
 8006a4e:	3001      	adds	r0, #1
 8006a50:	d01e      	beq.n	8006a90 <_printf_common+0xa4>
 8006a52:	6823      	ldr	r3, [r4, #0]
 8006a54:	6922      	ldr	r2, [r4, #16]
 8006a56:	f003 0306 	and.w	r3, r3, #6
 8006a5a:	2b04      	cmp	r3, #4
 8006a5c:	bf02      	ittt	eq
 8006a5e:	68e5      	ldreq	r5, [r4, #12]
 8006a60:	6833      	ldreq	r3, [r6, #0]
 8006a62:	1aed      	subeq	r5, r5, r3
 8006a64:	68a3      	ldr	r3, [r4, #8]
 8006a66:	bf0c      	ite	eq
 8006a68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a6c:	2500      	movne	r5, #0
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	bfc4      	itt	gt
 8006a72:	1a9b      	subgt	r3, r3, r2
 8006a74:	18ed      	addgt	r5, r5, r3
 8006a76:	2600      	movs	r6, #0
 8006a78:	341a      	adds	r4, #26
 8006a7a:	42b5      	cmp	r5, r6
 8006a7c:	d11a      	bne.n	8006ab4 <_printf_common+0xc8>
 8006a7e:	2000      	movs	r0, #0
 8006a80:	e008      	b.n	8006a94 <_printf_common+0xa8>
 8006a82:	2301      	movs	r3, #1
 8006a84:	4652      	mov	r2, sl
 8006a86:	4641      	mov	r1, r8
 8006a88:	4638      	mov	r0, r7
 8006a8a:	47c8      	blx	r9
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	d103      	bne.n	8006a98 <_printf_common+0xac>
 8006a90:	f04f 30ff 	mov.w	r0, #4294967295
 8006a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a98:	3501      	adds	r5, #1
 8006a9a:	e7c6      	b.n	8006a2a <_printf_common+0x3e>
 8006a9c:	18e1      	adds	r1, r4, r3
 8006a9e:	1c5a      	adds	r2, r3, #1
 8006aa0:	2030      	movs	r0, #48	@ 0x30
 8006aa2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006aa6:	4422      	add	r2, r4
 8006aa8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006aac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ab0:	3302      	adds	r3, #2
 8006ab2:	e7c7      	b.n	8006a44 <_printf_common+0x58>
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	4622      	mov	r2, r4
 8006ab8:	4641      	mov	r1, r8
 8006aba:	4638      	mov	r0, r7
 8006abc:	47c8      	blx	r9
 8006abe:	3001      	adds	r0, #1
 8006ac0:	d0e6      	beq.n	8006a90 <_printf_common+0xa4>
 8006ac2:	3601      	adds	r6, #1
 8006ac4:	e7d9      	b.n	8006a7a <_printf_common+0x8e>
	...

08006ac8 <_printf_i>:
 8006ac8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006acc:	7e0f      	ldrb	r7, [r1, #24]
 8006ace:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ad0:	2f78      	cmp	r7, #120	@ 0x78
 8006ad2:	4691      	mov	r9, r2
 8006ad4:	4680      	mov	r8, r0
 8006ad6:	460c      	mov	r4, r1
 8006ad8:	469a      	mov	sl, r3
 8006ada:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ade:	d807      	bhi.n	8006af0 <_printf_i+0x28>
 8006ae0:	2f62      	cmp	r7, #98	@ 0x62
 8006ae2:	d80a      	bhi.n	8006afa <_printf_i+0x32>
 8006ae4:	2f00      	cmp	r7, #0
 8006ae6:	f000 80d2 	beq.w	8006c8e <_printf_i+0x1c6>
 8006aea:	2f58      	cmp	r7, #88	@ 0x58
 8006aec:	f000 80b9 	beq.w	8006c62 <_printf_i+0x19a>
 8006af0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006af4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006af8:	e03a      	b.n	8006b70 <_printf_i+0xa8>
 8006afa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006afe:	2b15      	cmp	r3, #21
 8006b00:	d8f6      	bhi.n	8006af0 <_printf_i+0x28>
 8006b02:	a101      	add	r1, pc, #4	@ (adr r1, 8006b08 <_printf_i+0x40>)
 8006b04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b08:	08006b61 	.word	0x08006b61
 8006b0c:	08006b75 	.word	0x08006b75
 8006b10:	08006af1 	.word	0x08006af1
 8006b14:	08006af1 	.word	0x08006af1
 8006b18:	08006af1 	.word	0x08006af1
 8006b1c:	08006af1 	.word	0x08006af1
 8006b20:	08006b75 	.word	0x08006b75
 8006b24:	08006af1 	.word	0x08006af1
 8006b28:	08006af1 	.word	0x08006af1
 8006b2c:	08006af1 	.word	0x08006af1
 8006b30:	08006af1 	.word	0x08006af1
 8006b34:	08006c75 	.word	0x08006c75
 8006b38:	08006b9f 	.word	0x08006b9f
 8006b3c:	08006c2f 	.word	0x08006c2f
 8006b40:	08006af1 	.word	0x08006af1
 8006b44:	08006af1 	.word	0x08006af1
 8006b48:	08006c97 	.word	0x08006c97
 8006b4c:	08006af1 	.word	0x08006af1
 8006b50:	08006b9f 	.word	0x08006b9f
 8006b54:	08006af1 	.word	0x08006af1
 8006b58:	08006af1 	.word	0x08006af1
 8006b5c:	08006c37 	.word	0x08006c37
 8006b60:	6833      	ldr	r3, [r6, #0]
 8006b62:	1d1a      	adds	r2, r3, #4
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	6032      	str	r2, [r6, #0]
 8006b68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b70:	2301      	movs	r3, #1
 8006b72:	e09d      	b.n	8006cb0 <_printf_i+0x1e8>
 8006b74:	6833      	ldr	r3, [r6, #0]
 8006b76:	6820      	ldr	r0, [r4, #0]
 8006b78:	1d19      	adds	r1, r3, #4
 8006b7a:	6031      	str	r1, [r6, #0]
 8006b7c:	0606      	lsls	r6, r0, #24
 8006b7e:	d501      	bpl.n	8006b84 <_printf_i+0xbc>
 8006b80:	681d      	ldr	r5, [r3, #0]
 8006b82:	e003      	b.n	8006b8c <_printf_i+0xc4>
 8006b84:	0645      	lsls	r5, r0, #25
 8006b86:	d5fb      	bpl.n	8006b80 <_printf_i+0xb8>
 8006b88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b8c:	2d00      	cmp	r5, #0
 8006b8e:	da03      	bge.n	8006b98 <_printf_i+0xd0>
 8006b90:	232d      	movs	r3, #45	@ 0x2d
 8006b92:	426d      	negs	r5, r5
 8006b94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b98:	4859      	ldr	r0, [pc, #356]	@ (8006d00 <_printf_i+0x238>)
 8006b9a:	230a      	movs	r3, #10
 8006b9c:	e011      	b.n	8006bc2 <_printf_i+0xfa>
 8006b9e:	6821      	ldr	r1, [r4, #0]
 8006ba0:	6833      	ldr	r3, [r6, #0]
 8006ba2:	0608      	lsls	r0, r1, #24
 8006ba4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ba8:	d402      	bmi.n	8006bb0 <_printf_i+0xe8>
 8006baa:	0649      	lsls	r1, r1, #25
 8006bac:	bf48      	it	mi
 8006bae:	b2ad      	uxthmi	r5, r5
 8006bb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006bb2:	4853      	ldr	r0, [pc, #332]	@ (8006d00 <_printf_i+0x238>)
 8006bb4:	6033      	str	r3, [r6, #0]
 8006bb6:	bf14      	ite	ne
 8006bb8:	230a      	movne	r3, #10
 8006bba:	2308      	moveq	r3, #8
 8006bbc:	2100      	movs	r1, #0
 8006bbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006bc2:	6866      	ldr	r6, [r4, #4]
 8006bc4:	60a6      	str	r6, [r4, #8]
 8006bc6:	2e00      	cmp	r6, #0
 8006bc8:	bfa2      	ittt	ge
 8006bca:	6821      	ldrge	r1, [r4, #0]
 8006bcc:	f021 0104 	bicge.w	r1, r1, #4
 8006bd0:	6021      	strge	r1, [r4, #0]
 8006bd2:	b90d      	cbnz	r5, 8006bd8 <_printf_i+0x110>
 8006bd4:	2e00      	cmp	r6, #0
 8006bd6:	d04b      	beq.n	8006c70 <_printf_i+0x1a8>
 8006bd8:	4616      	mov	r6, r2
 8006bda:	fbb5 f1f3 	udiv	r1, r5, r3
 8006bde:	fb03 5711 	mls	r7, r3, r1, r5
 8006be2:	5dc7      	ldrb	r7, [r0, r7]
 8006be4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006be8:	462f      	mov	r7, r5
 8006bea:	42bb      	cmp	r3, r7
 8006bec:	460d      	mov	r5, r1
 8006bee:	d9f4      	bls.n	8006bda <_printf_i+0x112>
 8006bf0:	2b08      	cmp	r3, #8
 8006bf2:	d10b      	bne.n	8006c0c <_printf_i+0x144>
 8006bf4:	6823      	ldr	r3, [r4, #0]
 8006bf6:	07df      	lsls	r7, r3, #31
 8006bf8:	d508      	bpl.n	8006c0c <_printf_i+0x144>
 8006bfa:	6923      	ldr	r3, [r4, #16]
 8006bfc:	6861      	ldr	r1, [r4, #4]
 8006bfe:	4299      	cmp	r1, r3
 8006c00:	bfde      	ittt	le
 8006c02:	2330      	movle	r3, #48	@ 0x30
 8006c04:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c08:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c0c:	1b92      	subs	r2, r2, r6
 8006c0e:	6122      	str	r2, [r4, #16]
 8006c10:	f8cd a000 	str.w	sl, [sp]
 8006c14:	464b      	mov	r3, r9
 8006c16:	aa03      	add	r2, sp, #12
 8006c18:	4621      	mov	r1, r4
 8006c1a:	4640      	mov	r0, r8
 8006c1c:	f7ff fee6 	bl	80069ec <_printf_common>
 8006c20:	3001      	adds	r0, #1
 8006c22:	d14a      	bne.n	8006cba <_printf_i+0x1f2>
 8006c24:	f04f 30ff 	mov.w	r0, #4294967295
 8006c28:	b004      	add	sp, #16
 8006c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	f043 0320 	orr.w	r3, r3, #32
 8006c34:	6023      	str	r3, [r4, #0]
 8006c36:	4833      	ldr	r0, [pc, #204]	@ (8006d04 <_printf_i+0x23c>)
 8006c38:	2778      	movs	r7, #120	@ 0x78
 8006c3a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c3e:	6823      	ldr	r3, [r4, #0]
 8006c40:	6831      	ldr	r1, [r6, #0]
 8006c42:	061f      	lsls	r7, r3, #24
 8006c44:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c48:	d402      	bmi.n	8006c50 <_printf_i+0x188>
 8006c4a:	065f      	lsls	r7, r3, #25
 8006c4c:	bf48      	it	mi
 8006c4e:	b2ad      	uxthmi	r5, r5
 8006c50:	6031      	str	r1, [r6, #0]
 8006c52:	07d9      	lsls	r1, r3, #31
 8006c54:	bf44      	itt	mi
 8006c56:	f043 0320 	orrmi.w	r3, r3, #32
 8006c5a:	6023      	strmi	r3, [r4, #0]
 8006c5c:	b11d      	cbz	r5, 8006c66 <_printf_i+0x19e>
 8006c5e:	2310      	movs	r3, #16
 8006c60:	e7ac      	b.n	8006bbc <_printf_i+0xf4>
 8006c62:	4827      	ldr	r0, [pc, #156]	@ (8006d00 <_printf_i+0x238>)
 8006c64:	e7e9      	b.n	8006c3a <_printf_i+0x172>
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	f023 0320 	bic.w	r3, r3, #32
 8006c6c:	6023      	str	r3, [r4, #0]
 8006c6e:	e7f6      	b.n	8006c5e <_printf_i+0x196>
 8006c70:	4616      	mov	r6, r2
 8006c72:	e7bd      	b.n	8006bf0 <_printf_i+0x128>
 8006c74:	6833      	ldr	r3, [r6, #0]
 8006c76:	6825      	ldr	r5, [r4, #0]
 8006c78:	6961      	ldr	r1, [r4, #20]
 8006c7a:	1d18      	adds	r0, r3, #4
 8006c7c:	6030      	str	r0, [r6, #0]
 8006c7e:	062e      	lsls	r6, r5, #24
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	d501      	bpl.n	8006c88 <_printf_i+0x1c0>
 8006c84:	6019      	str	r1, [r3, #0]
 8006c86:	e002      	b.n	8006c8e <_printf_i+0x1c6>
 8006c88:	0668      	lsls	r0, r5, #25
 8006c8a:	d5fb      	bpl.n	8006c84 <_printf_i+0x1bc>
 8006c8c:	8019      	strh	r1, [r3, #0]
 8006c8e:	2300      	movs	r3, #0
 8006c90:	6123      	str	r3, [r4, #16]
 8006c92:	4616      	mov	r6, r2
 8006c94:	e7bc      	b.n	8006c10 <_printf_i+0x148>
 8006c96:	6833      	ldr	r3, [r6, #0]
 8006c98:	1d1a      	adds	r2, r3, #4
 8006c9a:	6032      	str	r2, [r6, #0]
 8006c9c:	681e      	ldr	r6, [r3, #0]
 8006c9e:	6862      	ldr	r2, [r4, #4]
 8006ca0:	2100      	movs	r1, #0
 8006ca2:	4630      	mov	r0, r6
 8006ca4:	f7f9 fa94 	bl	80001d0 <memchr>
 8006ca8:	b108      	cbz	r0, 8006cae <_printf_i+0x1e6>
 8006caa:	1b80      	subs	r0, r0, r6
 8006cac:	6060      	str	r0, [r4, #4]
 8006cae:	6863      	ldr	r3, [r4, #4]
 8006cb0:	6123      	str	r3, [r4, #16]
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cb8:	e7aa      	b.n	8006c10 <_printf_i+0x148>
 8006cba:	6923      	ldr	r3, [r4, #16]
 8006cbc:	4632      	mov	r2, r6
 8006cbe:	4649      	mov	r1, r9
 8006cc0:	4640      	mov	r0, r8
 8006cc2:	47d0      	blx	sl
 8006cc4:	3001      	adds	r0, #1
 8006cc6:	d0ad      	beq.n	8006c24 <_printf_i+0x15c>
 8006cc8:	6823      	ldr	r3, [r4, #0]
 8006cca:	079b      	lsls	r3, r3, #30
 8006ccc:	d413      	bmi.n	8006cf6 <_printf_i+0x22e>
 8006cce:	68e0      	ldr	r0, [r4, #12]
 8006cd0:	9b03      	ldr	r3, [sp, #12]
 8006cd2:	4298      	cmp	r0, r3
 8006cd4:	bfb8      	it	lt
 8006cd6:	4618      	movlt	r0, r3
 8006cd8:	e7a6      	b.n	8006c28 <_printf_i+0x160>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	4632      	mov	r2, r6
 8006cde:	4649      	mov	r1, r9
 8006ce0:	4640      	mov	r0, r8
 8006ce2:	47d0      	blx	sl
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	d09d      	beq.n	8006c24 <_printf_i+0x15c>
 8006ce8:	3501      	adds	r5, #1
 8006cea:	68e3      	ldr	r3, [r4, #12]
 8006cec:	9903      	ldr	r1, [sp, #12]
 8006cee:	1a5b      	subs	r3, r3, r1
 8006cf0:	42ab      	cmp	r3, r5
 8006cf2:	dcf2      	bgt.n	8006cda <_printf_i+0x212>
 8006cf4:	e7eb      	b.n	8006cce <_printf_i+0x206>
 8006cf6:	2500      	movs	r5, #0
 8006cf8:	f104 0619 	add.w	r6, r4, #25
 8006cfc:	e7f5      	b.n	8006cea <_printf_i+0x222>
 8006cfe:	bf00      	nop
 8006d00:	08009c0a 	.word	0x08009c0a
 8006d04:	08009c1b 	.word	0x08009c1b

08006d08 <std>:
 8006d08:	2300      	movs	r3, #0
 8006d0a:	b510      	push	{r4, lr}
 8006d0c:	4604      	mov	r4, r0
 8006d0e:	e9c0 3300 	strd	r3, r3, [r0]
 8006d12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d16:	6083      	str	r3, [r0, #8]
 8006d18:	8181      	strh	r1, [r0, #12]
 8006d1a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006d1c:	81c2      	strh	r2, [r0, #14]
 8006d1e:	6183      	str	r3, [r0, #24]
 8006d20:	4619      	mov	r1, r3
 8006d22:	2208      	movs	r2, #8
 8006d24:	305c      	adds	r0, #92	@ 0x5c
 8006d26:	f000 f914 	bl	8006f52 <memset>
 8006d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d60 <std+0x58>)
 8006d2c:	6263      	str	r3, [r4, #36]	@ 0x24
 8006d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d64 <std+0x5c>)
 8006d30:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006d32:	4b0d      	ldr	r3, [pc, #52]	@ (8006d68 <std+0x60>)
 8006d34:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006d36:	4b0d      	ldr	r3, [pc, #52]	@ (8006d6c <std+0x64>)
 8006d38:	6323      	str	r3, [r4, #48]	@ 0x30
 8006d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d70 <std+0x68>)
 8006d3c:	6224      	str	r4, [r4, #32]
 8006d3e:	429c      	cmp	r4, r3
 8006d40:	d006      	beq.n	8006d50 <std+0x48>
 8006d42:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006d46:	4294      	cmp	r4, r2
 8006d48:	d002      	beq.n	8006d50 <std+0x48>
 8006d4a:	33d0      	adds	r3, #208	@ 0xd0
 8006d4c:	429c      	cmp	r4, r3
 8006d4e:	d105      	bne.n	8006d5c <std+0x54>
 8006d50:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006d54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d58:	f000 b978 	b.w	800704c <__retarget_lock_init_recursive>
 8006d5c:	bd10      	pop	{r4, pc}
 8006d5e:	bf00      	nop
 8006d60:	08006ecd 	.word	0x08006ecd
 8006d64:	08006eef 	.word	0x08006eef
 8006d68:	08006f27 	.word	0x08006f27
 8006d6c:	08006f4b 	.word	0x08006f4b
 8006d70:	20000c94 	.word	0x20000c94

08006d74 <stdio_exit_handler>:
 8006d74:	4a02      	ldr	r2, [pc, #8]	@ (8006d80 <stdio_exit_handler+0xc>)
 8006d76:	4903      	ldr	r1, [pc, #12]	@ (8006d84 <stdio_exit_handler+0x10>)
 8006d78:	4803      	ldr	r0, [pc, #12]	@ (8006d88 <stdio_exit_handler+0x14>)
 8006d7a:	f000 b869 	b.w	8006e50 <_fwalk_sglue>
 8006d7e:	bf00      	nop
 8006d80:	20000014 	.word	0x20000014
 8006d84:	080089ad 	.word	0x080089ad
 8006d88:	20000024 	.word	0x20000024

08006d8c <cleanup_stdio>:
 8006d8c:	6841      	ldr	r1, [r0, #4]
 8006d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc0 <cleanup_stdio+0x34>)
 8006d90:	4299      	cmp	r1, r3
 8006d92:	b510      	push	{r4, lr}
 8006d94:	4604      	mov	r4, r0
 8006d96:	d001      	beq.n	8006d9c <cleanup_stdio+0x10>
 8006d98:	f001 fe08 	bl	80089ac <_fflush_r>
 8006d9c:	68a1      	ldr	r1, [r4, #8]
 8006d9e:	4b09      	ldr	r3, [pc, #36]	@ (8006dc4 <cleanup_stdio+0x38>)
 8006da0:	4299      	cmp	r1, r3
 8006da2:	d002      	beq.n	8006daa <cleanup_stdio+0x1e>
 8006da4:	4620      	mov	r0, r4
 8006da6:	f001 fe01 	bl	80089ac <_fflush_r>
 8006daa:	68e1      	ldr	r1, [r4, #12]
 8006dac:	4b06      	ldr	r3, [pc, #24]	@ (8006dc8 <cleanup_stdio+0x3c>)
 8006dae:	4299      	cmp	r1, r3
 8006db0:	d004      	beq.n	8006dbc <cleanup_stdio+0x30>
 8006db2:	4620      	mov	r0, r4
 8006db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006db8:	f001 bdf8 	b.w	80089ac <_fflush_r>
 8006dbc:	bd10      	pop	{r4, pc}
 8006dbe:	bf00      	nop
 8006dc0:	20000c94 	.word	0x20000c94
 8006dc4:	20000cfc 	.word	0x20000cfc
 8006dc8:	20000d64 	.word	0x20000d64

08006dcc <global_stdio_init.part.0>:
 8006dcc:	b510      	push	{r4, lr}
 8006dce:	4b0b      	ldr	r3, [pc, #44]	@ (8006dfc <global_stdio_init.part.0+0x30>)
 8006dd0:	4c0b      	ldr	r4, [pc, #44]	@ (8006e00 <global_stdio_init.part.0+0x34>)
 8006dd2:	4a0c      	ldr	r2, [pc, #48]	@ (8006e04 <global_stdio_init.part.0+0x38>)
 8006dd4:	601a      	str	r2, [r3, #0]
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	2200      	movs	r2, #0
 8006dda:	2104      	movs	r1, #4
 8006ddc:	f7ff ff94 	bl	8006d08 <std>
 8006de0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006de4:	2201      	movs	r2, #1
 8006de6:	2109      	movs	r1, #9
 8006de8:	f7ff ff8e 	bl	8006d08 <std>
 8006dec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006df0:	2202      	movs	r2, #2
 8006df2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006df6:	2112      	movs	r1, #18
 8006df8:	f7ff bf86 	b.w	8006d08 <std>
 8006dfc:	20000dcc 	.word	0x20000dcc
 8006e00:	20000c94 	.word	0x20000c94
 8006e04:	08006d75 	.word	0x08006d75

08006e08 <__sfp_lock_acquire>:
 8006e08:	4801      	ldr	r0, [pc, #4]	@ (8006e10 <__sfp_lock_acquire+0x8>)
 8006e0a:	f000 b920 	b.w	800704e <__retarget_lock_acquire_recursive>
 8006e0e:	bf00      	nop
 8006e10:	20000dd5 	.word	0x20000dd5

08006e14 <__sfp_lock_release>:
 8006e14:	4801      	ldr	r0, [pc, #4]	@ (8006e1c <__sfp_lock_release+0x8>)
 8006e16:	f000 b91b 	b.w	8007050 <__retarget_lock_release_recursive>
 8006e1a:	bf00      	nop
 8006e1c:	20000dd5 	.word	0x20000dd5

08006e20 <__sinit>:
 8006e20:	b510      	push	{r4, lr}
 8006e22:	4604      	mov	r4, r0
 8006e24:	f7ff fff0 	bl	8006e08 <__sfp_lock_acquire>
 8006e28:	6a23      	ldr	r3, [r4, #32]
 8006e2a:	b11b      	cbz	r3, 8006e34 <__sinit+0x14>
 8006e2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e30:	f7ff bff0 	b.w	8006e14 <__sfp_lock_release>
 8006e34:	4b04      	ldr	r3, [pc, #16]	@ (8006e48 <__sinit+0x28>)
 8006e36:	6223      	str	r3, [r4, #32]
 8006e38:	4b04      	ldr	r3, [pc, #16]	@ (8006e4c <__sinit+0x2c>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d1f5      	bne.n	8006e2c <__sinit+0xc>
 8006e40:	f7ff ffc4 	bl	8006dcc <global_stdio_init.part.0>
 8006e44:	e7f2      	b.n	8006e2c <__sinit+0xc>
 8006e46:	bf00      	nop
 8006e48:	08006d8d 	.word	0x08006d8d
 8006e4c:	20000dcc 	.word	0x20000dcc

08006e50 <_fwalk_sglue>:
 8006e50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e54:	4607      	mov	r7, r0
 8006e56:	4688      	mov	r8, r1
 8006e58:	4614      	mov	r4, r2
 8006e5a:	2600      	movs	r6, #0
 8006e5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e60:	f1b9 0901 	subs.w	r9, r9, #1
 8006e64:	d505      	bpl.n	8006e72 <_fwalk_sglue+0x22>
 8006e66:	6824      	ldr	r4, [r4, #0]
 8006e68:	2c00      	cmp	r4, #0
 8006e6a:	d1f7      	bne.n	8006e5c <_fwalk_sglue+0xc>
 8006e6c:	4630      	mov	r0, r6
 8006e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e72:	89ab      	ldrh	r3, [r5, #12]
 8006e74:	2b01      	cmp	r3, #1
 8006e76:	d907      	bls.n	8006e88 <_fwalk_sglue+0x38>
 8006e78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	d003      	beq.n	8006e88 <_fwalk_sglue+0x38>
 8006e80:	4629      	mov	r1, r5
 8006e82:	4638      	mov	r0, r7
 8006e84:	47c0      	blx	r8
 8006e86:	4306      	orrs	r6, r0
 8006e88:	3568      	adds	r5, #104	@ 0x68
 8006e8a:	e7e9      	b.n	8006e60 <_fwalk_sglue+0x10>

08006e8c <siprintf>:
 8006e8c:	b40e      	push	{r1, r2, r3}
 8006e8e:	b500      	push	{lr}
 8006e90:	b09c      	sub	sp, #112	@ 0x70
 8006e92:	ab1d      	add	r3, sp, #116	@ 0x74
 8006e94:	9002      	str	r0, [sp, #8]
 8006e96:	9006      	str	r0, [sp, #24]
 8006e98:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006e9c:	4809      	ldr	r0, [pc, #36]	@ (8006ec4 <siprintf+0x38>)
 8006e9e:	9107      	str	r1, [sp, #28]
 8006ea0:	9104      	str	r1, [sp, #16]
 8006ea2:	4909      	ldr	r1, [pc, #36]	@ (8006ec8 <siprintf+0x3c>)
 8006ea4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ea8:	9105      	str	r1, [sp, #20]
 8006eaa:	6800      	ldr	r0, [r0, #0]
 8006eac:	9301      	str	r3, [sp, #4]
 8006eae:	a902      	add	r1, sp, #8
 8006eb0:	f001 fbfc 	bl	80086ac <_svfiprintf_r>
 8006eb4:	9b02      	ldr	r3, [sp, #8]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	701a      	strb	r2, [r3, #0]
 8006eba:	b01c      	add	sp, #112	@ 0x70
 8006ebc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ec0:	b003      	add	sp, #12
 8006ec2:	4770      	bx	lr
 8006ec4:	20000020 	.word	0x20000020
 8006ec8:	ffff0208 	.word	0xffff0208

08006ecc <__sread>:
 8006ecc:	b510      	push	{r4, lr}
 8006ece:	460c      	mov	r4, r1
 8006ed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ed4:	f000 f86c 	bl	8006fb0 <_read_r>
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	bfab      	itete	ge
 8006edc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006ede:	89a3      	ldrhlt	r3, [r4, #12]
 8006ee0:	181b      	addge	r3, r3, r0
 8006ee2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006ee6:	bfac      	ite	ge
 8006ee8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006eea:	81a3      	strhlt	r3, [r4, #12]
 8006eec:	bd10      	pop	{r4, pc}

08006eee <__swrite>:
 8006eee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ef2:	461f      	mov	r7, r3
 8006ef4:	898b      	ldrh	r3, [r1, #12]
 8006ef6:	05db      	lsls	r3, r3, #23
 8006ef8:	4605      	mov	r5, r0
 8006efa:	460c      	mov	r4, r1
 8006efc:	4616      	mov	r6, r2
 8006efe:	d505      	bpl.n	8006f0c <__swrite+0x1e>
 8006f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f04:	2302      	movs	r3, #2
 8006f06:	2200      	movs	r2, #0
 8006f08:	f000 f840 	bl	8006f8c <_lseek_r>
 8006f0c:	89a3      	ldrh	r3, [r4, #12]
 8006f0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f16:	81a3      	strh	r3, [r4, #12]
 8006f18:	4632      	mov	r2, r6
 8006f1a:	463b      	mov	r3, r7
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f22:	f000 b857 	b.w	8006fd4 <_write_r>

08006f26 <__sseek>:
 8006f26:	b510      	push	{r4, lr}
 8006f28:	460c      	mov	r4, r1
 8006f2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f2e:	f000 f82d 	bl	8006f8c <_lseek_r>
 8006f32:	1c43      	adds	r3, r0, #1
 8006f34:	89a3      	ldrh	r3, [r4, #12]
 8006f36:	bf15      	itete	ne
 8006f38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006f3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006f3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006f42:	81a3      	strheq	r3, [r4, #12]
 8006f44:	bf18      	it	ne
 8006f46:	81a3      	strhne	r3, [r4, #12]
 8006f48:	bd10      	pop	{r4, pc}

08006f4a <__sclose>:
 8006f4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f4e:	f000 b80d 	b.w	8006f6c <_close_r>

08006f52 <memset>:
 8006f52:	4402      	add	r2, r0
 8006f54:	4603      	mov	r3, r0
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d100      	bne.n	8006f5c <memset+0xa>
 8006f5a:	4770      	bx	lr
 8006f5c:	f803 1b01 	strb.w	r1, [r3], #1
 8006f60:	e7f9      	b.n	8006f56 <memset+0x4>
	...

08006f64 <_localeconv_r>:
 8006f64:	4800      	ldr	r0, [pc, #0]	@ (8006f68 <_localeconv_r+0x4>)
 8006f66:	4770      	bx	lr
 8006f68:	20000160 	.word	0x20000160

08006f6c <_close_r>:
 8006f6c:	b538      	push	{r3, r4, r5, lr}
 8006f6e:	4d06      	ldr	r5, [pc, #24]	@ (8006f88 <_close_r+0x1c>)
 8006f70:	2300      	movs	r3, #0
 8006f72:	4604      	mov	r4, r0
 8006f74:	4608      	mov	r0, r1
 8006f76:	602b      	str	r3, [r5, #0]
 8006f78:	f7fb fc42 	bl	8002800 <_close>
 8006f7c:	1c43      	adds	r3, r0, #1
 8006f7e:	d102      	bne.n	8006f86 <_close_r+0x1a>
 8006f80:	682b      	ldr	r3, [r5, #0]
 8006f82:	b103      	cbz	r3, 8006f86 <_close_r+0x1a>
 8006f84:	6023      	str	r3, [r4, #0]
 8006f86:	bd38      	pop	{r3, r4, r5, pc}
 8006f88:	20000dd0 	.word	0x20000dd0

08006f8c <_lseek_r>:
 8006f8c:	b538      	push	{r3, r4, r5, lr}
 8006f8e:	4d07      	ldr	r5, [pc, #28]	@ (8006fac <_lseek_r+0x20>)
 8006f90:	4604      	mov	r4, r0
 8006f92:	4608      	mov	r0, r1
 8006f94:	4611      	mov	r1, r2
 8006f96:	2200      	movs	r2, #0
 8006f98:	602a      	str	r2, [r5, #0]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	f7fb fc57 	bl	800284e <_lseek>
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d102      	bne.n	8006faa <_lseek_r+0x1e>
 8006fa4:	682b      	ldr	r3, [r5, #0]
 8006fa6:	b103      	cbz	r3, 8006faa <_lseek_r+0x1e>
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	20000dd0 	.word	0x20000dd0

08006fb0 <_read_r>:
 8006fb0:	b538      	push	{r3, r4, r5, lr}
 8006fb2:	4d07      	ldr	r5, [pc, #28]	@ (8006fd0 <_read_r+0x20>)
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	4608      	mov	r0, r1
 8006fb8:	4611      	mov	r1, r2
 8006fba:	2200      	movs	r2, #0
 8006fbc:	602a      	str	r2, [r5, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	f7fb fbe5 	bl	800278e <_read>
 8006fc4:	1c43      	adds	r3, r0, #1
 8006fc6:	d102      	bne.n	8006fce <_read_r+0x1e>
 8006fc8:	682b      	ldr	r3, [r5, #0]
 8006fca:	b103      	cbz	r3, 8006fce <_read_r+0x1e>
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	bd38      	pop	{r3, r4, r5, pc}
 8006fd0:	20000dd0 	.word	0x20000dd0

08006fd4 <_write_r>:
 8006fd4:	b538      	push	{r3, r4, r5, lr}
 8006fd6:	4d07      	ldr	r5, [pc, #28]	@ (8006ff4 <_write_r+0x20>)
 8006fd8:	4604      	mov	r4, r0
 8006fda:	4608      	mov	r0, r1
 8006fdc:	4611      	mov	r1, r2
 8006fde:	2200      	movs	r2, #0
 8006fe0:	602a      	str	r2, [r5, #0]
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	f7fb fbf0 	bl	80027c8 <_write>
 8006fe8:	1c43      	adds	r3, r0, #1
 8006fea:	d102      	bne.n	8006ff2 <_write_r+0x1e>
 8006fec:	682b      	ldr	r3, [r5, #0]
 8006fee:	b103      	cbz	r3, 8006ff2 <_write_r+0x1e>
 8006ff0:	6023      	str	r3, [r4, #0]
 8006ff2:	bd38      	pop	{r3, r4, r5, pc}
 8006ff4:	20000dd0 	.word	0x20000dd0

08006ff8 <__errno>:
 8006ff8:	4b01      	ldr	r3, [pc, #4]	@ (8007000 <__errno+0x8>)
 8006ffa:	6818      	ldr	r0, [r3, #0]
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	20000020 	.word	0x20000020

08007004 <__libc_init_array>:
 8007004:	b570      	push	{r4, r5, r6, lr}
 8007006:	4d0d      	ldr	r5, [pc, #52]	@ (800703c <__libc_init_array+0x38>)
 8007008:	4c0d      	ldr	r4, [pc, #52]	@ (8007040 <__libc_init_array+0x3c>)
 800700a:	1b64      	subs	r4, r4, r5
 800700c:	10a4      	asrs	r4, r4, #2
 800700e:	2600      	movs	r6, #0
 8007010:	42a6      	cmp	r6, r4
 8007012:	d109      	bne.n	8007028 <__libc_init_array+0x24>
 8007014:	4d0b      	ldr	r5, [pc, #44]	@ (8007044 <__libc_init_array+0x40>)
 8007016:	4c0c      	ldr	r4, [pc, #48]	@ (8007048 <__libc_init_array+0x44>)
 8007018:	f002 f866 	bl	80090e8 <_init>
 800701c:	1b64      	subs	r4, r4, r5
 800701e:	10a4      	asrs	r4, r4, #2
 8007020:	2600      	movs	r6, #0
 8007022:	42a6      	cmp	r6, r4
 8007024:	d105      	bne.n	8007032 <__libc_init_array+0x2e>
 8007026:	bd70      	pop	{r4, r5, r6, pc}
 8007028:	f855 3b04 	ldr.w	r3, [r5], #4
 800702c:	4798      	blx	r3
 800702e:	3601      	adds	r6, #1
 8007030:	e7ee      	b.n	8007010 <__libc_init_array+0xc>
 8007032:	f855 3b04 	ldr.w	r3, [r5], #4
 8007036:	4798      	blx	r3
 8007038:	3601      	adds	r6, #1
 800703a:	e7f2      	b.n	8007022 <__libc_init_array+0x1e>
 800703c:	08009f70 	.word	0x08009f70
 8007040:	08009f70 	.word	0x08009f70
 8007044:	08009f70 	.word	0x08009f70
 8007048:	08009f74 	.word	0x08009f74

0800704c <__retarget_lock_init_recursive>:
 800704c:	4770      	bx	lr

0800704e <__retarget_lock_acquire_recursive>:
 800704e:	4770      	bx	lr

08007050 <__retarget_lock_release_recursive>:
 8007050:	4770      	bx	lr

08007052 <quorem>:
 8007052:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007056:	6903      	ldr	r3, [r0, #16]
 8007058:	690c      	ldr	r4, [r1, #16]
 800705a:	42a3      	cmp	r3, r4
 800705c:	4607      	mov	r7, r0
 800705e:	db7e      	blt.n	800715e <quorem+0x10c>
 8007060:	3c01      	subs	r4, #1
 8007062:	f101 0814 	add.w	r8, r1, #20
 8007066:	00a3      	lsls	r3, r4, #2
 8007068:	f100 0514 	add.w	r5, r0, #20
 800706c:	9300      	str	r3, [sp, #0]
 800706e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007072:	9301      	str	r3, [sp, #4]
 8007074:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007078:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800707c:	3301      	adds	r3, #1
 800707e:	429a      	cmp	r2, r3
 8007080:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007084:	fbb2 f6f3 	udiv	r6, r2, r3
 8007088:	d32e      	bcc.n	80070e8 <quorem+0x96>
 800708a:	f04f 0a00 	mov.w	sl, #0
 800708e:	46c4      	mov	ip, r8
 8007090:	46ae      	mov	lr, r5
 8007092:	46d3      	mov	fp, sl
 8007094:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007098:	b298      	uxth	r0, r3
 800709a:	fb06 a000 	mla	r0, r6, r0, sl
 800709e:	0c02      	lsrs	r2, r0, #16
 80070a0:	0c1b      	lsrs	r3, r3, #16
 80070a2:	fb06 2303 	mla	r3, r6, r3, r2
 80070a6:	f8de 2000 	ldr.w	r2, [lr]
 80070aa:	b280      	uxth	r0, r0
 80070ac:	b292      	uxth	r2, r2
 80070ae:	1a12      	subs	r2, r2, r0
 80070b0:	445a      	add	r2, fp
 80070b2:	f8de 0000 	ldr.w	r0, [lr]
 80070b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80070c0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80070c4:	b292      	uxth	r2, r2
 80070c6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80070ca:	45e1      	cmp	r9, ip
 80070cc:	f84e 2b04 	str.w	r2, [lr], #4
 80070d0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80070d4:	d2de      	bcs.n	8007094 <quorem+0x42>
 80070d6:	9b00      	ldr	r3, [sp, #0]
 80070d8:	58eb      	ldr	r3, [r5, r3]
 80070da:	b92b      	cbnz	r3, 80070e8 <quorem+0x96>
 80070dc:	9b01      	ldr	r3, [sp, #4]
 80070de:	3b04      	subs	r3, #4
 80070e0:	429d      	cmp	r5, r3
 80070e2:	461a      	mov	r2, r3
 80070e4:	d32f      	bcc.n	8007146 <quorem+0xf4>
 80070e6:	613c      	str	r4, [r7, #16]
 80070e8:	4638      	mov	r0, r7
 80070ea:	f001 f97b 	bl	80083e4 <__mcmp>
 80070ee:	2800      	cmp	r0, #0
 80070f0:	db25      	blt.n	800713e <quorem+0xec>
 80070f2:	4629      	mov	r1, r5
 80070f4:	2000      	movs	r0, #0
 80070f6:	f858 2b04 	ldr.w	r2, [r8], #4
 80070fa:	f8d1 c000 	ldr.w	ip, [r1]
 80070fe:	fa1f fe82 	uxth.w	lr, r2
 8007102:	fa1f f38c 	uxth.w	r3, ip
 8007106:	eba3 030e 	sub.w	r3, r3, lr
 800710a:	4403      	add	r3, r0
 800710c:	0c12      	lsrs	r2, r2, #16
 800710e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007112:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007116:	b29b      	uxth	r3, r3
 8007118:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800711c:	45c1      	cmp	r9, r8
 800711e:	f841 3b04 	str.w	r3, [r1], #4
 8007122:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007126:	d2e6      	bcs.n	80070f6 <quorem+0xa4>
 8007128:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800712c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007130:	b922      	cbnz	r2, 800713c <quorem+0xea>
 8007132:	3b04      	subs	r3, #4
 8007134:	429d      	cmp	r5, r3
 8007136:	461a      	mov	r2, r3
 8007138:	d30b      	bcc.n	8007152 <quorem+0x100>
 800713a:	613c      	str	r4, [r7, #16]
 800713c:	3601      	adds	r6, #1
 800713e:	4630      	mov	r0, r6
 8007140:	b003      	add	sp, #12
 8007142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007146:	6812      	ldr	r2, [r2, #0]
 8007148:	3b04      	subs	r3, #4
 800714a:	2a00      	cmp	r2, #0
 800714c:	d1cb      	bne.n	80070e6 <quorem+0x94>
 800714e:	3c01      	subs	r4, #1
 8007150:	e7c6      	b.n	80070e0 <quorem+0x8e>
 8007152:	6812      	ldr	r2, [r2, #0]
 8007154:	3b04      	subs	r3, #4
 8007156:	2a00      	cmp	r2, #0
 8007158:	d1ef      	bne.n	800713a <quorem+0xe8>
 800715a:	3c01      	subs	r4, #1
 800715c:	e7ea      	b.n	8007134 <quorem+0xe2>
 800715e:	2000      	movs	r0, #0
 8007160:	e7ee      	b.n	8007140 <quorem+0xee>
 8007162:	0000      	movs	r0, r0
 8007164:	0000      	movs	r0, r0
	...

08007168 <_dtoa_r>:
 8007168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800716c:	69c7      	ldr	r7, [r0, #28]
 800716e:	b099      	sub	sp, #100	@ 0x64
 8007170:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007174:	ec55 4b10 	vmov	r4, r5, d0
 8007178:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800717a:	9109      	str	r1, [sp, #36]	@ 0x24
 800717c:	4683      	mov	fp, r0
 800717e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007180:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007182:	b97f      	cbnz	r7, 80071a4 <_dtoa_r+0x3c>
 8007184:	2010      	movs	r0, #16
 8007186:	f000 fdfd 	bl	8007d84 <malloc>
 800718a:	4602      	mov	r2, r0
 800718c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007190:	b920      	cbnz	r0, 800719c <_dtoa_r+0x34>
 8007192:	4ba7      	ldr	r3, [pc, #668]	@ (8007430 <_dtoa_r+0x2c8>)
 8007194:	21ef      	movs	r1, #239	@ 0xef
 8007196:	48a7      	ldr	r0, [pc, #668]	@ (8007434 <_dtoa_r+0x2cc>)
 8007198:	f001 fc68 	bl	8008a6c <__assert_func>
 800719c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80071a0:	6007      	str	r7, [r0, #0]
 80071a2:	60c7      	str	r7, [r0, #12]
 80071a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80071a8:	6819      	ldr	r1, [r3, #0]
 80071aa:	b159      	cbz	r1, 80071c4 <_dtoa_r+0x5c>
 80071ac:	685a      	ldr	r2, [r3, #4]
 80071ae:	604a      	str	r2, [r1, #4]
 80071b0:	2301      	movs	r3, #1
 80071b2:	4093      	lsls	r3, r2
 80071b4:	608b      	str	r3, [r1, #8]
 80071b6:	4658      	mov	r0, fp
 80071b8:	f000 feda 	bl	8007f70 <_Bfree>
 80071bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80071c0:	2200      	movs	r2, #0
 80071c2:	601a      	str	r2, [r3, #0]
 80071c4:	1e2b      	subs	r3, r5, #0
 80071c6:	bfb9      	ittee	lt
 80071c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80071cc:	9303      	strlt	r3, [sp, #12]
 80071ce:	2300      	movge	r3, #0
 80071d0:	6033      	strge	r3, [r6, #0]
 80071d2:	9f03      	ldr	r7, [sp, #12]
 80071d4:	4b98      	ldr	r3, [pc, #608]	@ (8007438 <_dtoa_r+0x2d0>)
 80071d6:	bfbc      	itt	lt
 80071d8:	2201      	movlt	r2, #1
 80071da:	6032      	strlt	r2, [r6, #0]
 80071dc:	43bb      	bics	r3, r7
 80071de:	d112      	bne.n	8007206 <_dtoa_r+0x9e>
 80071e0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80071e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80071e6:	6013      	str	r3, [r2, #0]
 80071e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80071ec:	4323      	orrs	r3, r4
 80071ee:	f000 854d 	beq.w	8007c8c <_dtoa_r+0xb24>
 80071f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80071f4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800744c <_dtoa_r+0x2e4>
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f000 854f 	beq.w	8007c9c <_dtoa_r+0xb34>
 80071fe:	f10a 0303 	add.w	r3, sl, #3
 8007202:	f000 bd49 	b.w	8007c98 <_dtoa_r+0xb30>
 8007206:	ed9d 7b02 	vldr	d7, [sp, #8]
 800720a:	2200      	movs	r2, #0
 800720c:	ec51 0b17 	vmov	r0, r1, d7
 8007210:	2300      	movs	r3, #0
 8007212:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007216:	f7f9 fc57 	bl	8000ac8 <__aeabi_dcmpeq>
 800721a:	4680      	mov	r8, r0
 800721c:	b158      	cbz	r0, 8007236 <_dtoa_r+0xce>
 800721e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007220:	2301      	movs	r3, #1
 8007222:	6013      	str	r3, [r2, #0]
 8007224:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007226:	b113      	cbz	r3, 800722e <_dtoa_r+0xc6>
 8007228:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800722a:	4b84      	ldr	r3, [pc, #528]	@ (800743c <_dtoa_r+0x2d4>)
 800722c:	6013      	str	r3, [r2, #0]
 800722e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007450 <_dtoa_r+0x2e8>
 8007232:	f000 bd33 	b.w	8007c9c <_dtoa_r+0xb34>
 8007236:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800723a:	aa16      	add	r2, sp, #88	@ 0x58
 800723c:	a917      	add	r1, sp, #92	@ 0x5c
 800723e:	4658      	mov	r0, fp
 8007240:	f001 f980 	bl	8008544 <__d2b>
 8007244:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007248:	4681      	mov	r9, r0
 800724a:	2e00      	cmp	r6, #0
 800724c:	d077      	beq.n	800733e <_dtoa_r+0x1d6>
 800724e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007250:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007254:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007258:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800725c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007260:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007264:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007268:	4619      	mov	r1, r3
 800726a:	2200      	movs	r2, #0
 800726c:	4b74      	ldr	r3, [pc, #464]	@ (8007440 <_dtoa_r+0x2d8>)
 800726e:	f7f9 f80b 	bl	8000288 <__aeabi_dsub>
 8007272:	a369      	add	r3, pc, #420	@ (adr r3, 8007418 <_dtoa_r+0x2b0>)
 8007274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007278:	f7f9 f9be 	bl	80005f8 <__aeabi_dmul>
 800727c:	a368      	add	r3, pc, #416	@ (adr r3, 8007420 <_dtoa_r+0x2b8>)
 800727e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007282:	f7f9 f803 	bl	800028c <__adddf3>
 8007286:	4604      	mov	r4, r0
 8007288:	4630      	mov	r0, r6
 800728a:	460d      	mov	r5, r1
 800728c:	f7f9 f94a 	bl	8000524 <__aeabi_i2d>
 8007290:	a365      	add	r3, pc, #404	@ (adr r3, 8007428 <_dtoa_r+0x2c0>)
 8007292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007296:	f7f9 f9af 	bl	80005f8 <__aeabi_dmul>
 800729a:	4602      	mov	r2, r0
 800729c:	460b      	mov	r3, r1
 800729e:	4620      	mov	r0, r4
 80072a0:	4629      	mov	r1, r5
 80072a2:	f7f8 fff3 	bl	800028c <__adddf3>
 80072a6:	4604      	mov	r4, r0
 80072a8:	460d      	mov	r5, r1
 80072aa:	f7f9 fc55 	bl	8000b58 <__aeabi_d2iz>
 80072ae:	2200      	movs	r2, #0
 80072b0:	4607      	mov	r7, r0
 80072b2:	2300      	movs	r3, #0
 80072b4:	4620      	mov	r0, r4
 80072b6:	4629      	mov	r1, r5
 80072b8:	f7f9 fc10 	bl	8000adc <__aeabi_dcmplt>
 80072bc:	b140      	cbz	r0, 80072d0 <_dtoa_r+0x168>
 80072be:	4638      	mov	r0, r7
 80072c0:	f7f9 f930 	bl	8000524 <__aeabi_i2d>
 80072c4:	4622      	mov	r2, r4
 80072c6:	462b      	mov	r3, r5
 80072c8:	f7f9 fbfe 	bl	8000ac8 <__aeabi_dcmpeq>
 80072cc:	b900      	cbnz	r0, 80072d0 <_dtoa_r+0x168>
 80072ce:	3f01      	subs	r7, #1
 80072d0:	2f16      	cmp	r7, #22
 80072d2:	d851      	bhi.n	8007378 <_dtoa_r+0x210>
 80072d4:	4b5b      	ldr	r3, [pc, #364]	@ (8007444 <_dtoa_r+0x2dc>)
 80072d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80072da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072e2:	f7f9 fbfb 	bl	8000adc <__aeabi_dcmplt>
 80072e6:	2800      	cmp	r0, #0
 80072e8:	d048      	beq.n	800737c <_dtoa_r+0x214>
 80072ea:	3f01      	subs	r7, #1
 80072ec:	2300      	movs	r3, #0
 80072ee:	9312      	str	r3, [sp, #72]	@ 0x48
 80072f0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80072f2:	1b9b      	subs	r3, r3, r6
 80072f4:	1e5a      	subs	r2, r3, #1
 80072f6:	bf44      	itt	mi
 80072f8:	f1c3 0801 	rsbmi	r8, r3, #1
 80072fc:	2300      	movmi	r3, #0
 80072fe:	9208      	str	r2, [sp, #32]
 8007300:	bf54      	ite	pl
 8007302:	f04f 0800 	movpl.w	r8, #0
 8007306:	9308      	strmi	r3, [sp, #32]
 8007308:	2f00      	cmp	r7, #0
 800730a:	db39      	blt.n	8007380 <_dtoa_r+0x218>
 800730c:	9b08      	ldr	r3, [sp, #32]
 800730e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007310:	443b      	add	r3, r7
 8007312:	9308      	str	r3, [sp, #32]
 8007314:	2300      	movs	r3, #0
 8007316:	930a      	str	r3, [sp, #40]	@ 0x28
 8007318:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800731a:	2b09      	cmp	r3, #9
 800731c:	d864      	bhi.n	80073e8 <_dtoa_r+0x280>
 800731e:	2b05      	cmp	r3, #5
 8007320:	bfc4      	itt	gt
 8007322:	3b04      	subgt	r3, #4
 8007324:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007328:	f1a3 0302 	sub.w	r3, r3, #2
 800732c:	bfcc      	ite	gt
 800732e:	2400      	movgt	r4, #0
 8007330:	2401      	movle	r4, #1
 8007332:	2b03      	cmp	r3, #3
 8007334:	d863      	bhi.n	80073fe <_dtoa_r+0x296>
 8007336:	e8df f003 	tbb	[pc, r3]
 800733a:	372a      	.short	0x372a
 800733c:	5535      	.short	0x5535
 800733e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007342:	441e      	add	r6, r3
 8007344:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007348:	2b20      	cmp	r3, #32
 800734a:	bfc1      	itttt	gt
 800734c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007350:	409f      	lslgt	r7, r3
 8007352:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007356:	fa24 f303 	lsrgt.w	r3, r4, r3
 800735a:	bfd6      	itet	le
 800735c:	f1c3 0320 	rsble	r3, r3, #32
 8007360:	ea47 0003 	orrgt.w	r0, r7, r3
 8007364:	fa04 f003 	lslle.w	r0, r4, r3
 8007368:	f7f9 f8cc 	bl	8000504 <__aeabi_ui2d>
 800736c:	2201      	movs	r2, #1
 800736e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007372:	3e01      	subs	r6, #1
 8007374:	9214      	str	r2, [sp, #80]	@ 0x50
 8007376:	e777      	b.n	8007268 <_dtoa_r+0x100>
 8007378:	2301      	movs	r3, #1
 800737a:	e7b8      	b.n	80072ee <_dtoa_r+0x186>
 800737c:	9012      	str	r0, [sp, #72]	@ 0x48
 800737e:	e7b7      	b.n	80072f0 <_dtoa_r+0x188>
 8007380:	427b      	negs	r3, r7
 8007382:	930a      	str	r3, [sp, #40]	@ 0x28
 8007384:	2300      	movs	r3, #0
 8007386:	eba8 0807 	sub.w	r8, r8, r7
 800738a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800738c:	e7c4      	b.n	8007318 <_dtoa_r+0x1b0>
 800738e:	2300      	movs	r3, #0
 8007390:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007392:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007394:	2b00      	cmp	r3, #0
 8007396:	dc35      	bgt.n	8007404 <_dtoa_r+0x29c>
 8007398:	2301      	movs	r3, #1
 800739a:	9300      	str	r3, [sp, #0]
 800739c:	9307      	str	r3, [sp, #28]
 800739e:	461a      	mov	r2, r3
 80073a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80073a2:	e00b      	b.n	80073bc <_dtoa_r+0x254>
 80073a4:	2301      	movs	r3, #1
 80073a6:	e7f3      	b.n	8007390 <_dtoa_r+0x228>
 80073a8:	2300      	movs	r3, #0
 80073aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073ae:	18fb      	adds	r3, r7, r3
 80073b0:	9300      	str	r3, [sp, #0]
 80073b2:	3301      	adds	r3, #1
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	9307      	str	r3, [sp, #28]
 80073b8:	bfb8      	it	lt
 80073ba:	2301      	movlt	r3, #1
 80073bc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80073c0:	2100      	movs	r1, #0
 80073c2:	2204      	movs	r2, #4
 80073c4:	f102 0514 	add.w	r5, r2, #20
 80073c8:	429d      	cmp	r5, r3
 80073ca:	d91f      	bls.n	800740c <_dtoa_r+0x2a4>
 80073cc:	6041      	str	r1, [r0, #4]
 80073ce:	4658      	mov	r0, fp
 80073d0:	f000 fd8e 	bl	8007ef0 <_Balloc>
 80073d4:	4682      	mov	sl, r0
 80073d6:	2800      	cmp	r0, #0
 80073d8:	d13c      	bne.n	8007454 <_dtoa_r+0x2ec>
 80073da:	4b1b      	ldr	r3, [pc, #108]	@ (8007448 <_dtoa_r+0x2e0>)
 80073dc:	4602      	mov	r2, r0
 80073de:	f240 11af 	movw	r1, #431	@ 0x1af
 80073e2:	e6d8      	b.n	8007196 <_dtoa_r+0x2e>
 80073e4:	2301      	movs	r3, #1
 80073e6:	e7e0      	b.n	80073aa <_dtoa_r+0x242>
 80073e8:	2401      	movs	r4, #1
 80073ea:	2300      	movs	r3, #0
 80073ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80073ee:	940b      	str	r4, [sp, #44]	@ 0x2c
 80073f0:	f04f 33ff 	mov.w	r3, #4294967295
 80073f4:	9300      	str	r3, [sp, #0]
 80073f6:	9307      	str	r3, [sp, #28]
 80073f8:	2200      	movs	r2, #0
 80073fa:	2312      	movs	r3, #18
 80073fc:	e7d0      	b.n	80073a0 <_dtoa_r+0x238>
 80073fe:	2301      	movs	r3, #1
 8007400:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007402:	e7f5      	b.n	80073f0 <_dtoa_r+0x288>
 8007404:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007406:	9300      	str	r3, [sp, #0]
 8007408:	9307      	str	r3, [sp, #28]
 800740a:	e7d7      	b.n	80073bc <_dtoa_r+0x254>
 800740c:	3101      	adds	r1, #1
 800740e:	0052      	lsls	r2, r2, #1
 8007410:	e7d8      	b.n	80073c4 <_dtoa_r+0x25c>
 8007412:	bf00      	nop
 8007414:	f3af 8000 	nop.w
 8007418:	636f4361 	.word	0x636f4361
 800741c:	3fd287a7 	.word	0x3fd287a7
 8007420:	8b60c8b3 	.word	0x8b60c8b3
 8007424:	3fc68a28 	.word	0x3fc68a28
 8007428:	509f79fb 	.word	0x509f79fb
 800742c:	3fd34413 	.word	0x3fd34413
 8007430:	08009c39 	.word	0x08009c39
 8007434:	08009c50 	.word	0x08009c50
 8007438:	7ff00000 	.word	0x7ff00000
 800743c:	08009c09 	.word	0x08009c09
 8007440:	3ff80000 	.word	0x3ff80000
 8007444:	08009d48 	.word	0x08009d48
 8007448:	08009ca8 	.word	0x08009ca8
 800744c:	08009c35 	.word	0x08009c35
 8007450:	08009c08 	.word	0x08009c08
 8007454:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007458:	6018      	str	r0, [r3, #0]
 800745a:	9b07      	ldr	r3, [sp, #28]
 800745c:	2b0e      	cmp	r3, #14
 800745e:	f200 80a4 	bhi.w	80075aa <_dtoa_r+0x442>
 8007462:	2c00      	cmp	r4, #0
 8007464:	f000 80a1 	beq.w	80075aa <_dtoa_r+0x442>
 8007468:	2f00      	cmp	r7, #0
 800746a:	dd33      	ble.n	80074d4 <_dtoa_r+0x36c>
 800746c:	4bad      	ldr	r3, [pc, #692]	@ (8007724 <_dtoa_r+0x5bc>)
 800746e:	f007 020f 	and.w	r2, r7, #15
 8007472:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007476:	ed93 7b00 	vldr	d7, [r3]
 800747a:	05f8      	lsls	r0, r7, #23
 800747c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007480:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007484:	d516      	bpl.n	80074b4 <_dtoa_r+0x34c>
 8007486:	4ba8      	ldr	r3, [pc, #672]	@ (8007728 <_dtoa_r+0x5c0>)
 8007488:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800748c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007490:	f7f9 f9dc 	bl	800084c <__aeabi_ddiv>
 8007494:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007498:	f004 040f 	and.w	r4, r4, #15
 800749c:	2603      	movs	r6, #3
 800749e:	4da2      	ldr	r5, [pc, #648]	@ (8007728 <_dtoa_r+0x5c0>)
 80074a0:	b954      	cbnz	r4, 80074b8 <_dtoa_r+0x350>
 80074a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074aa:	f7f9 f9cf 	bl	800084c <__aeabi_ddiv>
 80074ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074b2:	e028      	b.n	8007506 <_dtoa_r+0x39e>
 80074b4:	2602      	movs	r6, #2
 80074b6:	e7f2      	b.n	800749e <_dtoa_r+0x336>
 80074b8:	07e1      	lsls	r1, r4, #31
 80074ba:	d508      	bpl.n	80074ce <_dtoa_r+0x366>
 80074bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074c0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80074c4:	f7f9 f898 	bl	80005f8 <__aeabi_dmul>
 80074c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074cc:	3601      	adds	r6, #1
 80074ce:	1064      	asrs	r4, r4, #1
 80074d0:	3508      	adds	r5, #8
 80074d2:	e7e5      	b.n	80074a0 <_dtoa_r+0x338>
 80074d4:	f000 80d2 	beq.w	800767c <_dtoa_r+0x514>
 80074d8:	427c      	negs	r4, r7
 80074da:	4b92      	ldr	r3, [pc, #584]	@ (8007724 <_dtoa_r+0x5bc>)
 80074dc:	4d92      	ldr	r5, [pc, #584]	@ (8007728 <_dtoa_r+0x5c0>)
 80074de:	f004 020f 	and.w	r2, r4, #15
 80074e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074ee:	f7f9 f883 	bl	80005f8 <__aeabi_dmul>
 80074f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074f6:	1124      	asrs	r4, r4, #4
 80074f8:	2300      	movs	r3, #0
 80074fa:	2602      	movs	r6, #2
 80074fc:	2c00      	cmp	r4, #0
 80074fe:	f040 80b2 	bne.w	8007666 <_dtoa_r+0x4fe>
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1d3      	bne.n	80074ae <_dtoa_r+0x346>
 8007506:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007508:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800750c:	2b00      	cmp	r3, #0
 800750e:	f000 80b7 	beq.w	8007680 <_dtoa_r+0x518>
 8007512:	4b86      	ldr	r3, [pc, #536]	@ (800772c <_dtoa_r+0x5c4>)
 8007514:	2200      	movs	r2, #0
 8007516:	4620      	mov	r0, r4
 8007518:	4629      	mov	r1, r5
 800751a:	f7f9 fadf 	bl	8000adc <__aeabi_dcmplt>
 800751e:	2800      	cmp	r0, #0
 8007520:	f000 80ae 	beq.w	8007680 <_dtoa_r+0x518>
 8007524:	9b07      	ldr	r3, [sp, #28]
 8007526:	2b00      	cmp	r3, #0
 8007528:	f000 80aa 	beq.w	8007680 <_dtoa_r+0x518>
 800752c:	9b00      	ldr	r3, [sp, #0]
 800752e:	2b00      	cmp	r3, #0
 8007530:	dd37      	ble.n	80075a2 <_dtoa_r+0x43a>
 8007532:	1e7b      	subs	r3, r7, #1
 8007534:	9304      	str	r3, [sp, #16]
 8007536:	4620      	mov	r0, r4
 8007538:	4b7d      	ldr	r3, [pc, #500]	@ (8007730 <_dtoa_r+0x5c8>)
 800753a:	2200      	movs	r2, #0
 800753c:	4629      	mov	r1, r5
 800753e:	f7f9 f85b 	bl	80005f8 <__aeabi_dmul>
 8007542:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007546:	9c00      	ldr	r4, [sp, #0]
 8007548:	3601      	adds	r6, #1
 800754a:	4630      	mov	r0, r6
 800754c:	f7f8 ffea 	bl	8000524 <__aeabi_i2d>
 8007550:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007554:	f7f9 f850 	bl	80005f8 <__aeabi_dmul>
 8007558:	4b76      	ldr	r3, [pc, #472]	@ (8007734 <_dtoa_r+0x5cc>)
 800755a:	2200      	movs	r2, #0
 800755c:	f7f8 fe96 	bl	800028c <__adddf3>
 8007560:	4605      	mov	r5, r0
 8007562:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007566:	2c00      	cmp	r4, #0
 8007568:	f040 808d 	bne.w	8007686 <_dtoa_r+0x51e>
 800756c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007570:	4b71      	ldr	r3, [pc, #452]	@ (8007738 <_dtoa_r+0x5d0>)
 8007572:	2200      	movs	r2, #0
 8007574:	f7f8 fe88 	bl	8000288 <__aeabi_dsub>
 8007578:	4602      	mov	r2, r0
 800757a:	460b      	mov	r3, r1
 800757c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007580:	462a      	mov	r2, r5
 8007582:	4633      	mov	r3, r6
 8007584:	f7f9 fac8 	bl	8000b18 <__aeabi_dcmpgt>
 8007588:	2800      	cmp	r0, #0
 800758a:	f040 828b 	bne.w	8007aa4 <_dtoa_r+0x93c>
 800758e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007592:	462a      	mov	r2, r5
 8007594:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007598:	f7f9 faa0 	bl	8000adc <__aeabi_dcmplt>
 800759c:	2800      	cmp	r0, #0
 800759e:	f040 8128 	bne.w	80077f2 <_dtoa_r+0x68a>
 80075a2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80075a6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80075aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	f2c0 815a 	blt.w	8007866 <_dtoa_r+0x6fe>
 80075b2:	2f0e      	cmp	r7, #14
 80075b4:	f300 8157 	bgt.w	8007866 <_dtoa_r+0x6fe>
 80075b8:	4b5a      	ldr	r3, [pc, #360]	@ (8007724 <_dtoa_r+0x5bc>)
 80075ba:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80075be:	ed93 7b00 	vldr	d7, [r3]
 80075c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	ed8d 7b00 	vstr	d7, [sp]
 80075ca:	da03      	bge.n	80075d4 <_dtoa_r+0x46c>
 80075cc:	9b07      	ldr	r3, [sp, #28]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	f340 8101 	ble.w	80077d6 <_dtoa_r+0x66e>
 80075d4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80075d8:	4656      	mov	r6, sl
 80075da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075de:	4620      	mov	r0, r4
 80075e0:	4629      	mov	r1, r5
 80075e2:	f7f9 f933 	bl	800084c <__aeabi_ddiv>
 80075e6:	f7f9 fab7 	bl	8000b58 <__aeabi_d2iz>
 80075ea:	4680      	mov	r8, r0
 80075ec:	f7f8 ff9a 	bl	8000524 <__aeabi_i2d>
 80075f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075f4:	f7f9 f800 	bl	80005f8 <__aeabi_dmul>
 80075f8:	4602      	mov	r2, r0
 80075fa:	460b      	mov	r3, r1
 80075fc:	4620      	mov	r0, r4
 80075fe:	4629      	mov	r1, r5
 8007600:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007604:	f7f8 fe40 	bl	8000288 <__aeabi_dsub>
 8007608:	f806 4b01 	strb.w	r4, [r6], #1
 800760c:	9d07      	ldr	r5, [sp, #28]
 800760e:	eba6 040a 	sub.w	r4, r6, sl
 8007612:	42a5      	cmp	r5, r4
 8007614:	4602      	mov	r2, r0
 8007616:	460b      	mov	r3, r1
 8007618:	f040 8117 	bne.w	800784a <_dtoa_r+0x6e2>
 800761c:	f7f8 fe36 	bl	800028c <__adddf3>
 8007620:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007624:	4604      	mov	r4, r0
 8007626:	460d      	mov	r5, r1
 8007628:	f7f9 fa76 	bl	8000b18 <__aeabi_dcmpgt>
 800762c:	2800      	cmp	r0, #0
 800762e:	f040 80f9 	bne.w	8007824 <_dtoa_r+0x6bc>
 8007632:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007636:	4620      	mov	r0, r4
 8007638:	4629      	mov	r1, r5
 800763a:	f7f9 fa45 	bl	8000ac8 <__aeabi_dcmpeq>
 800763e:	b118      	cbz	r0, 8007648 <_dtoa_r+0x4e0>
 8007640:	f018 0f01 	tst.w	r8, #1
 8007644:	f040 80ee 	bne.w	8007824 <_dtoa_r+0x6bc>
 8007648:	4649      	mov	r1, r9
 800764a:	4658      	mov	r0, fp
 800764c:	f000 fc90 	bl	8007f70 <_Bfree>
 8007650:	2300      	movs	r3, #0
 8007652:	7033      	strb	r3, [r6, #0]
 8007654:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007656:	3701      	adds	r7, #1
 8007658:	601f      	str	r7, [r3, #0]
 800765a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800765c:	2b00      	cmp	r3, #0
 800765e:	f000 831d 	beq.w	8007c9c <_dtoa_r+0xb34>
 8007662:	601e      	str	r6, [r3, #0]
 8007664:	e31a      	b.n	8007c9c <_dtoa_r+0xb34>
 8007666:	07e2      	lsls	r2, r4, #31
 8007668:	d505      	bpl.n	8007676 <_dtoa_r+0x50e>
 800766a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800766e:	f7f8 ffc3 	bl	80005f8 <__aeabi_dmul>
 8007672:	3601      	adds	r6, #1
 8007674:	2301      	movs	r3, #1
 8007676:	1064      	asrs	r4, r4, #1
 8007678:	3508      	adds	r5, #8
 800767a:	e73f      	b.n	80074fc <_dtoa_r+0x394>
 800767c:	2602      	movs	r6, #2
 800767e:	e742      	b.n	8007506 <_dtoa_r+0x39e>
 8007680:	9c07      	ldr	r4, [sp, #28]
 8007682:	9704      	str	r7, [sp, #16]
 8007684:	e761      	b.n	800754a <_dtoa_r+0x3e2>
 8007686:	4b27      	ldr	r3, [pc, #156]	@ (8007724 <_dtoa_r+0x5bc>)
 8007688:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800768a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800768e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007692:	4454      	add	r4, sl
 8007694:	2900      	cmp	r1, #0
 8007696:	d053      	beq.n	8007740 <_dtoa_r+0x5d8>
 8007698:	4928      	ldr	r1, [pc, #160]	@ (800773c <_dtoa_r+0x5d4>)
 800769a:	2000      	movs	r0, #0
 800769c:	f7f9 f8d6 	bl	800084c <__aeabi_ddiv>
 80076a0:	4633      	mov	r3, r6
 80076a2:	462a      	mov	r2, r5
 80076a4:	f7f8 fdf0 	bl	8000288 <__aeabi_dsub>
 80076a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80076ac:	4656      	mov	r6, sl
 80076ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076b2:	f7f9 fa51 	bl	8000b58 <__aeabi_d2iz>
 80076b6:	4605      	mov	r5, r0
 80076b8:	f7f8 ff34 	bl	8000524 <__aeabi_i2d>
 80076bc:	4602      	mov	r2, r0
 80076be:	460b      	mov	r3, r1
 80076c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076c4:	f7f8 fde0 	bl	8000288 <__aeabi_dsub>
 80076c8:	3530      	adds	r5, #48	@ 0x30
 80076ca:	4602      	mov	r2, r0
 80076cc:	460b      	mov	r3, r1
 80076ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80076d2:	f806 5b01 	strb.w	r5, [r6], #1
 80076d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076da:	f7f9 f9ff 	bl	8000adc <__aeabi_dcmplt>
 80076de:	2800      	cmp	r0, #0
 80076e0:	d171      	bne.n	80077c6 <_dtoa_r+0x65e>
 80076e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076e6:	4911      	ldr	r1, [pc, #68]	@ (800772c <_dtoa_r+0x5c4>)
 80076e8:	2000      	movs	r0, #0
 80076ea:	f7f8 fdcd 	bl	8000288 <__aeabi_dsub>
 80076ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076f2:	f7f9 f9f3 	bl	8000adc <__aeabi_dcmplt>
 80076f6:	2800      	cmp	r0, #0
 80076f8:	f040 8095 	bne.w	8007826 <_dtoa_r+0x6be>
 80076fc:	42a6      	cmp	r6, r4
 80076fe:	f43f af50 	beq.w	80075a2 <_dtoa_r+0x43a>
 8007702:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007706:	4b0a      	ldr	r3, [pc, #40]	@ (8007730 <_dtoa_r+0x5c8>)
 8007708:	2200      	movs	r2, #0
 800770a:	f7f8 ff75 	bl	80005f8 <__aeabi_dmul>
 800770e:	4b08      	ldr	r3, [pc, #32]	@ (8007730 <_dtoa_r+0x5c8>)
 8007710:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007714:	2200      	movs	r2, #0
 8007716:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800771a:	f7f8 ff6d 	bl	80005f8 <__aeabi_dmul>
 800771e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007722:	e7c4      	b.n	80076ae <_dtoa_r+0x546>
 8007724:	08009d48 	.word	0x08009d48
 8007728:	08009d20 	.word	0x08009d20
 800772c:	3ff00000 	.word	0x3ff00000
 8007730:	40240000 	.word	0x40240000
 8007734:	401c0000 	.word	0x401c0000
 8007738:	40140000 	.word	0x40140000
 800773c:	3fe00000 	.word	0x3fe00000
 8007740:	4631      	mov	r1, r6
 8007742:	4628      	mov	r0, r5
 8007744:	f7f8 ff58 	bl	80005f8 <__aeabi_dmul>
 8007748:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800774c:	9415      	str	r4, [sp, #84]	@ 0x54
 800774e:	4656      	mov	r6, sl
 8007750:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007754:	f7f9 fa00 	bl	8000b58 <__aeabi_d2iz>
 8007758:	4605      	mov	r5, r0
 800775a:	f7f8 fee3 	bl	8000524 <__aeabi_i2d>
 800775e:	4602      	mov	r2, r0
 8007760:	460b      	mov	r3, r1
 8007762:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007766:	f7f8 fd8f 	bl	8000288 <__aeabi_dsub>
 800776a:	3530      	adds	r5, #48	@ 0x30
 800776c:	f806 5b01 	strb.w	r5, [r6], #1
 8007770:	4602      	mov	r2, r0
 8007772:	460b      	mov	r3, r1
 8007774:	42a6      	cmp	r6, r4
 8007776:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800777a:	f04f 0200 	mov.w	r2, #0
 800777e:	d124      	bne.n	80077ca <_dtoa_r+0x662>
 8007780:	4bac      	ldr	r3, [pc, #688]	@ (8007a34 <_dtoa_r+0x8cc>)
 8007782:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007786:	f7f8 fd81 	bl	800028c <__adddf3>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007792:	f7f9 f9c1 	bl	8000b18 <__aeabi_dcmpgt>
 8007796:	2800      	cmp	r0, #0
 8007798:	d145      	bne.n	8007826 <_dtoa_r+0x6be>
 800779a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800779e:	49a5      	ldr	r1, [pc, #660]	@ (8007a34 <_dtoa_r+0x8cc>)
 80077a0:	2000      	movs	r0, #0
 80077a2:	f7f8 fd71 	bl	8000288 <__aeabi_dsub>
 80077a6:	4602      	mov	r2, r0
 80077a8:	460b      	mov	r3, r1
 80077aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80077ae:	f7f9 f995 	bl	8000adc <__aeabi_dcmplt>
 80077b2:	2800      	cmp	r0, #0
 80077b4:	f43f aef5 	beq.w	80075a2 <_dtoa_r+0x43a>
 80077b8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80077ba:	1e73      	subs	r3, r6, #1
 80077bc:	9315      	str	r3, [sp, #84]	@ 0x54
 80077be:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80077c2:	2b30      	cmp	r3, #48	@ 0x30
 80077c4:	d0f8      	beq.n	80077b8 <_dtoa_r+0x650>
 80077c6:	9f04      	ldr	r7, [sp, #16]
 80077c8:	e73e      	b.n	8007648 <_dtoa_r+0x4e0>
 80077ca:	4b9b      	ldr	r3, [pc, #620]	@ (8007a38 <_dtoa_r+0x8d0>)
 80077cc:	f7f8 ff14 	bl	80005f8 <__aeabi_dmul>
 80077d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80077d4:	e7bc      	b.n	8007750 <_dtoa_r+0x5e8>
 80077d6:	d10c      	bne.n	80077f2 <_dtoa_r+0x68a>
 80077d8:	4b98      	ldr	r3, [pc, #608]	@ (8007a3c <_dtoa_r+0x8d4>)
 80077da:	2200      	movs	r2, #0
 80077dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80077e0:	f7f8 ff0a 	bl	80005f8 <__aeabi_dmul>
 80077e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80077e8:	f7f9 f98c 	bl	8000b04 <__aeabi_dcmpge>
 80077ec:	2800      	cmp	r0, #0
 80077ee:	f000 8157 	beq.w	8007aa0 <_dtoa_r+0x938>
 80077f2:	2400      	movs	r4, #0
 80077f4:	4625      	mov	r5, r4
 80077f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077f8:	43db      	mvns	r3, r3
 80077fa:	9304      	str	r3, [sp, #16]
 80077fc:	4656      	mov	r6, sl
 80077fe:	2700      	movs	r7, #0
 8007800:	4621      	mov	r1, r4
 8007802:	4658      	mov	r0, fp
 8007804:	f000 fbb4 	bl	8007f70 <_Bfree>
 8007808:	2d00      	cmp	r5, #0
 800780a:	d0dc      	beq.n	80077c6 <_dtoa_r+0x65e>
 800780c:	b12f      	cbz	r7, 800781a <_dtoa_r+0x6b2>
 800780e:	42af      	cmp	r7, r5
 8007810:	d003      	beq.n	800781a <_dtoa_r+0x6b2>
 8007812:	4639      	mov	r1, r7
 8007814:	4658      	mov	r0, fp
 8007816:	f000 fbab 	bl	8007f70 <_Bfree>
 800781a:	4629      	mov	r1, r5
 800781c:	4658      	mov	r0, fp
 800781e:	f000 fba7 	bl	8007f70 <_Bfree>
 8007822:	e7d0      	b.n	80077c6 <_dtoa_r+0x65e>
 8007824:	9704      	str	r7, [sp, #16]
 8007826:	4633      	mov	r3, r6
 8007828:	461e      	mov	r6, r3
 800782a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800782e:	2a39      	cmp	r2, #57	@ 0x39
 8007830:	d107      	bne.n	8007842 <_dtoa_r+0x6da>
 8007832:	459a      	cmp	sl, r3
 8007834:	d1f8      	bne.n	8007828 <_dtoa_r+0x6c0>
 8007836:	9a04      	ldr	r2, [sp, #16]
 8007838:	3201      	adds	r2, #1
 800783a:	9204      	str	r2, [sp, #16]
 800783c:	2230      	movs	r2, #48	@ 0x30
 800783e:	f88a 2000 	strb.w	r2, [sl]
 8007842:	781a      	ldrb	r2, [r3, #0]
 8007844:	3201      	adds	r2, #1
 8007846:	701a      	strb	r2, [r3, #0]
 8007848:	e7bd      	b.n	80077c6 <_dtoa_r+0x65e>
 800784a:	4b7b      	ldr	r3, [pc, #492]	@ (8007a38 <_dtoa_r+0x8d0>)
 800784c:	2200      	movs	r2, #0
 800784e:	f7f8 fed3 	bl	80005f8 <__aeabi_dmul>
 8007852:	2200      	movs	r2, #0
 8007854:	2300      	movs	r3, #0
 8007856:	4604      	mov	r4, r0
 8007858:	460d      	mov	r5, r1
 800785a:	f7f9 f935 	bl	8000ac8 <__aeabi_dcmpeq>
 800785e:	2800      	cmp	r0, #0
 8007860:	f43f aebb 	beq.w	80075da <_dtoa_r+0x472>
 8007864:	e6f0      	b.n	8007648 <_dtoa_r+0x4e0>
 8007866:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007868:	2a00      	cmp	r2, #0
 800786a:	f000 80db 	beq.w	8007a24 <_dtoa_r+0x8bc>
 800786e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007870:	2a01      	cmp	r2, #1
 8007872:	f300 80bf 	bgt.w	80079f4 <_dtoa_r+0x88c>
 8007876:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007878:	2a00      	cmp	r2, #0
 800787a:	f000 80b7 	beq.w	80079ec <_dtoa_r+0x884>
 800787e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007882:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007884:	4646      	mov	r6, r8
 8007886:	9a08      	ldr	r2, [sp, #32]
 8007888:	2101      	movs	r1, #1
 800788a:	441a      	add	r2, r3
 800788c:	4658      	mov	r0, fp
 800788e:	4498      	add	r8, r3
 8007890:	9208      	str	r2, [sp, #32]
 8007892:	f000 fc21 	bl	80080d8 <__i2b>
 8007896:	4605      	mov	r5, r0
 8007898:	b15e      	cbz	r6, 80078b2 <_dtoa_r+0x74a>
 800789a:	9b08      	ldr	r3, [sp, #32]
 800789c:	2b00      	cmp	r3, #0
 800789e:	dd08      	ble.n	80078b2 <_dtoa_r+0x74a>
 80078a0:	42b3      	cmp	r3, r6
 80078a2:	9a08      	ldr	r2, [sp, #32]
 80078a4:	bfa8      	it	ge
 80078a6:	4633      	movge	r3, r6
 80078a8:	eba8 0803 	sub.w	r8, r8, r3
 80078ac:	1af6      	subs	r6, r6, r3
 80078ae:	1ad3      	subs	r3, r2, r3
 80078b0:	9308      	str	r3, [sp, #32]
 80078b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078b4:	b1f3      	cbz	r3, 80078f4 <_dtoa_r+0x78c>
 80078b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	f000 80b7 	beq.w	8007a2c <_dtoa_r+0x8c4>
 80078be:	b18c      	cbz	r4, 80078e4 <_dtoa_r+0x77c>
 80078c0:	4629      	mov	r1, r5
 80078c2:	4622      	mov	r2, r4
 80078c4:	4658      	mov	r0, fp
 80078c6:	f000 fcc7 	bl	8008258 <__pow5mult>
 80078ca:	464a      	mov	r2, r9
 80078cc:	4601      	mov	r1, r0
 80078ce:	4605      	mov	r5, r0
 80078d0:	4658      	mov	r0, fp
 80078d2:	f000 fc17 	bl	8008104 <__multiply>
 80078d6:	4649      	mov	r1, r9
 80078d8:	9004      	str	r0, [sp, #16]
 80078da:	4658      	mov	r0, fp
 80078dc:	f000 fb48 	bl	8007f70 <_Bfree>
 80078e0:	9b04      	ldr	r3, [sp, #16]
 80078e2:	4699      	mov	r9, r3
 80078e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078e6:	1b1a      	subs	r2, r3, r4
 80078e8:	d004      	beq.n	80078f4 <_dtoa_r+0x78c>
 80078ea:	4649      	mov	r1, r9
 80078ec:	4658      	mov	r0, fp
 80078ee:	f000 fcb3 	bl	8008258 <__pow5mult>
 80078f2:	4681      	mov	r9, r0
 80078f4:	2101      	movs	r1, #1
 80078f6:	4658      	mov	r0, fp
 80078f8:	f000 fbee 	bl	80080d8 <__i2b>
 80078fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078fe:	4604      	mov	r4, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	f000 81cf 	beq.w	8007ca4 <_dtoa_r+0xb3c>
 8007906:	461a      	mov	r2, r3
 8007908:	4601      	mov	r1, r0
 800790a:	4658      	mov	r0, fp
 800790c:	f000 fca4 	bl	8008258 <__pow5mult>
 8007910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007912:	2b01      	cmp	r3, #1
 8007914:	4604      	mov	r4, r0
 8007916:	f300 8095 	bgt.w	8007a44 <_dtoa_r+0x8dc>
 800791a:	9b02      	ldr	r3, [sp, #8]
 800791c:	2b00      	cmp	r3, #0
 800791e:	f040 8087 	bne.w	8007a30 <_dtoa_r+0x8c8>
 8007922:	9b03      	ldr	r3, [sp, #12]
 8007924:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007928:	2b00      	cmp	r3, #0
 800792a:	f040 8089 	bne.w	8007a40 <_dtoa_r+0x8d8>
 800792e:	9b03      	ldr	r3, [sp, #12]
 8007930:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007934:	0d1b      	lsrs	r3, r3, #20
 8007936:	051b      	lsls	r3, r3, #20
 8007938:	b12b      	cbz	r3, 8007946 <_dtoa_r+0x7de>
 800793a:	9b08      	ldr	r3, [sp, #32]
 800793c:	3301      	adds	r3, #1
 800793e:	9308      	str	r3, [sp, #32]
 8007940:	f108 0801 	add.w	r8, r8, #1
 8007944:	2301      	movs	r3, #1
 8007946:	930a      	str	r3, [sp, #40]	@ 0x28
 8007948:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800794a:	2b00      	cmp	r3, #0
 800794c:	f000 81b0 	beq.w	8007cb0 <_dtoa_r+0xb48>
 8007950:	6923      	ldr	r3, [r4, #16]
 8007952:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007956:	6918      	ldr	r0, [r3, #16]
 8007958:	f000 fb72 	bl	8008040 <__hi0bits>
 800795c:	f1c0 0020 	rsb	r0, r0, #32
 8007960:	9b08      	ldr	r3, [sp, #32]
 8007962:	4418      	add	r0, r3
 8007964:	f010 001f 	ands.w	r0, r0, #31
 8007968:	d077      	beq.n	8007a5a <_dtoa_r+0x8f2>
 800796a:	f1c0 0320 	rsb	r3, r0, #32
 800796e:	2b04      	cmp	r3, #4
 8007970:	dd6b      	ble.n	8007a4a <_dtoa_r+0x8e2>
 8007972:	9b08      	ldr	r3, [sp, #32]
 8007974:	f1c0 001c 	rsb	r0, r0, #28
 8007978:	4403      	add	r3, r0
 800797a:	4480      	add	r8, r0
 800797c:	4406      	add	r6, r0
 800797e:	9308      	str	r3, [sp, #32]
 8007980:	f1b8 0f00 	cmp.w	r8, #0
 8007984:	dd05      	ble.n	8007992 <_dtoa_r+0x82a>
 8007986:	4649      	mov	r1, r9
 8007988:	4642      	mov	r2, r8
 800798a:	4658      	mov	r0, fp
 800798c:	f000 fcbe 	bl	800830c <__lshift>
 8007990:	4681      	mov	r9, r0
 8007992:	9b08      	ldr	r3, [sp, #32]
 8007994:	2b00      	cmp	r3, #0
 8007996:	dd05      	ble.n	80079a4 <_dtoa_r+0x83c>
 8007998:	4621      	mov	r1, r4
 800799a:	461a      	mov	r2, r3
 800799c:	4658      	mov	r0, fp
 800799e:	f000 fcb5 	bl	800830c <__lshift>
 80079a2:	4604      	mov	r4, r0
 80079a4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d059      	beq.n	8007a5e <_dtoa_r+0x8f6>
 80079aa:	4621      	mov	r1, r4
 80079ac:	4648      	mov	r0, r9
 80079ae:	f000 fd19 	bl	80083e4 <__mcmp>
 80079b2:	2800      	cmp	r0, #0
 80079b4:	da53      	bge.n	8007a5e <_dtoa_r+0x8f6>
 80079b6:	1e7b      	subs	r3, r7, #1
 80079b8:	9304      	str	r3, [sp, #16]
 80079ba:	4649      	mov	r1, r9
 80079bc:	2300      	movs	r3, #0
 80079be:	220a      	movs	r2, #10
 80079c0:	4658      	mov	r0, fp
 80079c2:	f000 faf7 	bl	8007fb4 <__multadd>
 80079c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079c8:	4681      	mov	r9, r0
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f000 8172 	beq.w	8007cb4 <_dtoa_r+0xb4c>
 80079d0:	2300      	movs	r3, #0
 80079d2:	4629      	mov	r1, r5
 80079d4:	220a      	movs	r2, #10
 80079d6:	4658      	mov	r0, fp
 80079d8:	f000 faec 	bl	8007fb4 <__multadd>
 80079dc:	9b00      	ldr	r3, [sp, #0]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	4605      	mov	r5, r0
 80079e2:	dc67      	bgt.n	8007ab4 <_dtoa_r+0x94c>
 80079e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079e6:	2b02      	cmp	r3, #2
 80079e8:	dc41      	bgt.n	8007a6e <_dtoa_r+0x906>
 80079ea:	e063      	b.n	8007ab4 <_dtoa_r+0x94c>
 80079ec:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80079ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80079f2:	e746      	b.n	8007882 <_dtoa_r+0x71a>
 80079f4:	9b07      	ldr	r3, [sp, #28]
 80079f6:	1e5c      	subs	r4, r3, #1
 80079f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079fa:	42a3      	cmp	r3, r4
 80079fc:	bfbf      	itttt	lt
 80079fe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007a00:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007a02:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007a04:	1ae3      	sublt	r3, r4, r3
 8007a06:	bfb4      	ite	lt
 8007a08:	18d2      	addlt	r2, r2, r3
 8007a0a:	1b1c      	subge	r4, r3, r4
 8007a0c:	9b07      	ldr	r3, [sp, #28]
 8007a0e:	bfbc      	itt	lt
 8007a10:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007a12:	2400      	movlt	r4, #0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	bfb5      	itete	lt
 8007a18:	eba8 0603 	sublt.w	r6, r8, r3
 8007a1c:	9b07      	ldrge	r3, [sp, #28]
 8007a1e:	2300      	movlt	r3, #0
 8007a20:	4646      	movge	r6, r8
 8007a22:	e730      	b.n	8007886 <_dtoa_r+0x71e>
 8007a24:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007a26:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007a28:	4646      	mov	r6, r8
 8007a2a:	e735      	b.n	8007898 <_dtoa_r+0x730>
 8007a2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007a2e:	e75c      	b.n	80078ea <_dtoa_r+0x782>
 8007a30:	2300      	movs	r3, #0
 8007a32:	e788      	b.n	8007946 <_dtoa_r+0x7de>
 8007a34:	3fe00000 	.word	0x3fe00000
 8007a38:	40240000 	.word	0x40240000
 8007a3c:	40140000 	.word	0x40140000
 8007a40:	9b02      	ldr	r3, [sp, #8]
 8007a42:	e780      	b.n	8007946 <_dtoa_r+0x7de>
 8007a44:	2300      	movs	r3, #0
 8007a46:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a48:	e782      	b.n	8007950 <_dtoa_r+0x7e8>
 8007a4a:	d099      	beq.n	8007980 <_dtoa_r+0x818>
 8007a4c:	9a08      	ldr	r2, [sp, #32]
 8007a4e:	331c      	adds	r3, #28
 8007a50:	441a      	add	r2, r3
 8007a52:	4498      	add	r8, r3
 8007a54:	441e      	add	r6, r3
 8007a56:	9208      	str	r2, [sp, #32]
 8007a58:	e792      	b.n	8007980 <_dtoa_r+0x818>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	e7f6      	b.n	8007a4c <_dtoa_r+0x8e4>
 8007a5e:	9b07      	ldr	r3, [sp, #28]
 8007a60:	9704      	str	r7, [sp, #16]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	dc20      	bgt.n	8007aa8 <_dtoa_r+0x940>
 8007a66:	9300      	str	r3, [sp, #0]
 8007a68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a6a:	2b02      	cmp	r3, #2
 8007a6c:	dd1e      	ble.n	8007aac <_dtoa_r+0x944>
 8007a6e:	9b00      	ldr	r3, [sp, #0]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f47f aec0 	bne.w	80077f6 <_dtoa_r+0x68e>
 8007a76:	4621      	mov	r1, r4
 8007a78:	2205      	movs	r2, #5
 8007a7a:	4658      	mov	r0, fp
 8007a7c:	f000 fa9a 	bl	8007fb4 <__multadd>
 8007a80:	4601      	mov	r1, r0
 8007a82:	4604      	mov	r4, r0
 8007a84:	4648      	mov	r0, r9
 8007a86:	f000 fcad 	bl	80083e4 <__mcmp>
 8007a8a:	2800      	cmp	r0, #0
 8007a8c:	f77f aeb3 	ble.w	80077f6 <_dtoa_r+0x68e>
 8007a90:	4656      	mov	r6, sl
 8007a92:	2331      	movs	r3, #49	@ 0x31
 8007a94:	f806 3b01 	strb.w	r3, [r6], #1
 8007a98:	9b04      	ldr	r3, [sp, #16]
 8007a9a:	3301      	adds	r3, #1
 8007a9c:	9304      	str	r3, [sp, #16]
 8007a9e:	e6ae      	b.n	80077fe <_dtoa_r+0x696>
 8007aa0:	9c07      	ldr	r4, [sp, #28]
 8007aa2:	9704      	str	r7, [sp, #16]
 8007aa4:	4625      	mov	r5, r4
 8007aa6:	e7f3      	b.n	8007a90 <_dtoa_r+0x928>
 8007aa8:	9b07      	ldr	r3, [sp, #28]
 8007aaa:	9300      	str	r3, [sp, #0]
 8007aac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	f000 8104 	beq.w	8007cbc <_dtoa_r+0xb54>
 8007ab4:	2e00      	cmp	r6, #0
 8007ab6:	dd05      	ble.n	8007ac4 <_dtoa_r+0x95c>
 8007ab8:	4629      	mov	r1, r5
 8007aba:	4632      	mov	r2, r6
 8007abc:	4658      	mov	r0, fp
 8007abe:	f000 fc25 	bl	800830c <__lshift>
 8007ac2:	4605      	mov	r5, r0
 8007ac4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d05a      	beq.n	8007b80 <_dtoa_r+0xa18>
 8007aca:	6869      	ldr	r1, [r5, #4]
 8007acc:	4658      	mov	r0, fp
 8007ace:	f000 fa0f 	bl	8007ef0 <_Balloc>
 8007ad2:	4606      	mov	r6, r0
 8007ad4:	b928      	cbnz	r0, 8007ae2 <_dtoa_r+0x97a>
 8007ad6:	4b84      	ldr	r3, [pc, #528]	@ (8007ce8 <_dtoa_r+0xb80>)
 8007ad8:	4602      	mov	r2, r0
 8007ada:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007ade:	f7ff bb5a 	b.w	8007196 <_dtoa_r+0x2e>
 8007ae2:	692a      	ldr	r2, [r5, #16]
 8007ae4:	3202      	adds	r2, #2
 8007ae6:	0092      	lsls	r2, r2, #2
 8007ae8:	f105 010c 	add.w	r1, r5, #12
 8007aec:	300c      	adds	r0, #12
 8007aee:	f000 ffaf 	bl	8008a50 <memcpy>
 8007af2:	2201      	movs	r2, #1
 8007af4:	4631      	mov	r1, r6
 8007af6:	4658      	mov	r0, fp
 8007af8:	f000 fc08 	bl	800830c <__lshift>
 8007afc:	f10a 0301 	add.w	r3, sl, #1
 8007b00:	9307      	str	r3, [sp, #28]
 8007b02:	9b00      	ldr	r3, [sp, #0]
 8007b04:	4453      	add	r3, sl
 8007b06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b08:	9b02      	ldr	r3, [sp, #8]
 8007b0a:	f003 0301 	and.w	r3, r3, #1
 8007b0e:	462f      	mov	r7, r5
 8007b10:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b12:	4605      	mov	r5, r0
 8007b14:	9b07      	ldr	r3, [sp, #28]
 8007b16:	4621      	mov	r1, r4
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	4648      	mov	r0, r9
 8007b1c:	9300      	str	r3, [sp, #0]
 8007b1e:	f7ff fa98 	bl	8007052 <quorem>
 8007b22:	4639      	mov	r1, r7
 8007b24:	9002      	str	r0, [sp, #8]
 8007b26:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007b2a:	4648      	mov	r0, r9
 8007b2c:	f000 fc5a 	bl	80083e4 <__mcmp>
 8007b30:	462a      	mov	r2, r5
 8007b32:	9008      	str	r0, [sp, #32]
 8007b34:	4621      	mov	r1, r4
 8007b36:	4658      	mov	r0, fp
 8007b38:	f000 fc70 	bl	800841c <__mdiff>
 8007b3c:	68c2      	ldr	r2, [r0, #12]
 8007b3e:	4606      	mov	r6, r0
 8007b40:	bb02      	cbnz	r2, 8007b84 <_dtoa_r+0xa1c>
 8007b42:	4601      	mov	r1, r0
 8007b44:	4648      	mov	r0, r9
 8007b46:	f000 fc4d 	bl	80083e4 <__mcmp>
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	4631      	mov	r1, r6
 8007b4e:	4658      	mov	r0, fp
 8007b50:	920e      	str	r2, [sp, #56]	@ 0x38
 8007b52:	f000 fa0d 	bl	8007f70 <_Bfree>
 8007b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b5a:	9e07      	ldr	r6, [sp, #28]
 8007b5c:	ea43 0102 	orr.w	r1, r3, r2
 8007b60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b62:	4319      	orrs	r1, r3
 8007b64:	d110      	bne.n	8007b88 <_dtoa_r+0xa20>
 8007b66:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007b6a:	d029      	beq.n	8007bc0 <_dtoa_r+0xa58>
 8007b6c:	9b08      	ldr	r3, [sp, #32]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	dd02      	ble.n	8007b78 <_dtoa_r+0xa10>
 8007b72:	9b02      	ldr	r3, [sp, #8]
 8007b74:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007b78:	9b00      	ldr	r3, [sp, #0]
 8007b7a:	f883 8000 	strb.w	r8, [r3]
 8007b7e:	e63f      	b.n	8007800 <_dtoa_r+0x698>
 8007b80:	4628      	mov	r0, r5
 8007b82:	e7bb      	b.n	8007afc <_dtoa_r+0x994>
 8007b84:	2201      	movs	r2, #1
 8007b86:	e7e1      	b.n	8007b4c <_dtoa_r+0x9e4>
 8007b88:	9b08      	ldr	r3, [sp, #32]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	db04      	blt.n	8007b98 <_dtoa_r+0xa30>
 8007b8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007b90:	430b      	orrs	r3, r1
 8007b92:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b94:	430b      	orrs	r3, r1
 8007b96:	d120      	bne.n	8007bda <_dtoa_r+0xa72>
 8007b98:	2a00      	cmp	r2, #0
 8007b9a:	dded      	ble.n	8007b78 <_dtoa_r+0xa10>
 8007b9c:	4649      	mov	r1, r9
 8007b9e:	2201      	movs	r2, #1
 8007ba0:	4658      	mov	r0, fp
 8007ba2:	f000 fbb3 	bl	800830c <__lshift>
 8007ba6:	4621      	mov	r1, r4
 8007ba8:	4681      	mov	r9, r0
 8007baa:	f000 fc1b 	bl	80083e4 <__mcmp>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	dc03      	bgt.n	8007bba <_dtoa_r+0xa52>
 8007bb2:	d1e1      	bne.n	8007b78 <_dtoa_r+0xa10>
 8007bb4:	f018 0f01 	tst.w	r8, #1
 8007bb8:	d0de      	beq.n	8007b78 <_dtoa_r+0xa10>
 8007bba:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007bbe:	d1d8      	bne.n	8007b72 <_dtoa_r+0xa0a>
 8007bc0:	9a00      	ldr	r2, [sp, #0]
 8007bc2:	2339      	movs	r3, #57	@ 0x39
 8007bc4:	7013      	strb	r3, [r2, #0]
 8007bc6:	4633      	mov	r3, r6
 8007bc8:	461e      	mov	r6, r3
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007bd0:	2a39      	cmp	r2, #57	@ 0x39
 8007bd2:	d052      	beq.n	8007c7a <_dtoa_r+0xb12>
 8007bd4:	3201      	adds	r2, #1
 8007bd6:	701a      	strb	r2, [r3, #0]
 8007bd8:	e612      	b.n	8007800 <_dtoa_r+0x698>
 8007bda:	2a00      	cmp	r2, #0
 8007bdc:	dd07      	ble.n	8007bee <_dtoa_r+0xa86>
 8007bde:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007be2:	d0ed      	beq.n	8007bc0 <_dtoa_r+0xa58>
 8007be4:	9a00      	ldr	r2, [sp, #0]
 8007be6:	f108 0301 	add.w	r3, r8, #1
 8007bea:	7013      	strb	r3, [r2, #0]
 8007bec:	e608      	b.n	8007800 <_dtoa_r+0x698>
 8007bee:	9b07      	ldr	r3, [sp, #28]
 8007bf0:	9a07      	ldr	r2, [sp, #28]
 8007bf2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007bf6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d028      	beq.n	8007c4e <_dtoa_r+0xae6>
 8007bfc:	4649      	mov	r1, r9
 8007bfe:	2300      	movs	r3, #0
 8007c00:	220a      	movs	r2, #10
 8007c02:	4658      	mov	r0, fp
 8007c04:	f000 f9d6 	bl	8007fb4 <__multadd>
 8007c08:	42af      	cmp	r7, r5
 8007c0a:	4681      	mov	r9, r0
 8007c0c:	f04f 0300 	mov.w	r3, #0
 8007c10:	f04f 020a 	mov.w	r2, #10
 8007c14:	4639      	mov	r1, r7
 8007c16:	4658      	mov	r0, fp
 8007c18:	d107      	bne.n	8007c2a <_dtoa_r+0xac2>
 8007c1a:	f000 f9cb 	bl	8007fb4 <__multadd>
 8007c1e:	4607      	mov	r7, r0
 8007c20:	4605      	mov	r5, r0
 8007c22:	9b07      	ldr	r3, [sp, #28]
 8007c24:	3301      	adds	r3, #1
 8007c26:	9307      	str	r3, [sp, #28]
 8007c28:	e774      	b.n	8007b14 <_dtoa_r+0x9ac>
 8007c2a:	f000 f9c3 	bl	8007fb4 <__multadd>
 8007c2e:	4629      	mov	r1, r5
 8007c30:	4607      	mov	r7, r0
 8007c32:	2300      	movs	r3, #0
 8007c34:	220a      	movs	r2, #10
 8007c36:	4658      	mov	r0, fp
 8007c38:	f000 f9bc 	bl	8007fb4 <__multadd>
 8007c3c:	4605      	mov	r5, r0
 8007c3e:	e7f0      	b.n	8007c22 <_dtoa_r+0xaba>
 8007c40:	9b00      	ldr	r3, [sp, #0]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	bfcc      	ite	gt
 8007c46:	461e      	movgt	r6, r3
 8007c48:	2601      	movle	r6, #1
 8007c4a:	4456      	add	r6, sl
 8007c4c:	2700      	movs	r7, #0
 8007c4e:	4649      	mov	r1, r9
 8007c50:	2201      	movs	r2, #1
 8007c52:	4658      	mov	r0, fp
 8007c54:	f000 fb5a 	bl	800830c <__lshift>
 8007c58:	4621      	mov	r1, r4
 8007c5a:	4681      	mov	r9, r0
 8007c5c:	f000 fbc2 	bl	80083e4 <__mcmp>
 8007c60:	2800      	cmp	r0, #0
 8007c62:	dcb0      	bgt.n	8007bc6 <_dtoa_r+0xa5e>
 8007c64:	d102      	bne.n	8007c6c <_dtoa_r+0xb04>
 8007c66:	f018 0f01 	tst.w	r8, #1
 8007c6a:	d1ac      	bne.n	8007bc6 <_dtoa_r+0xa5e>
 8007c6c:	4633      	mov	r3, r6
 8007c6e:	461e      	mov	r6, r3
 8007c70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c74:	2a30      	cmp	r2, #48	@ 0x30
 8007c76:	d0fa      	beq.n	8007c6e <_dtoa_r+0xb06>
 8007c78:	e5c2      	b.n	8007800 <_dtoa_r+0x698>
 8007c7a:	459a      	cmp	sl, r3
 8007c7c:	d1a4      	bne.n	8007bc8 <_dtoa_r+0xa60>
 8007c7e:	9b04      	ldr	r3, [sp, #16]
 8007c80:	3301      	adds	r3, #1
 8007c82:	9304      	str	r3, [sp, #16]
 8007c84:	2331      	movs	r3, #49	@ 0x31
 8007c86:	f88a 3000 	strb.w	r3, [sl]
 8007c8a:	e5b9      	b.n	8007800 <_dtoa_r+0x698>
 8007c8c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007c8e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007cec <_dtoa_r+0xb84>
 8007c92:	b11b      	cbz	r3, 8007c9c <_dtoa_r+0xb34>
 8007c94:	f10a 0308 	add.w	r3, sl, #8
 8007c98:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007c9a:	6013      	str	r3, [r2, #0]
 8007c9c:	4650      	mov	r0, sl
 8007c9e:	b019      	add	sp, #100	@ 0x64
 8007ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	f77f ae37 	ble.w	800791a <_dtoa_r+0x7b2>
 8007cac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cae:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cb0:	2001      	movs	r0, #1
 8007cb2:	e655      	b.n	8007960 <_dtoa_r+0x7f8>
 8007cb4:	9b00      	ldr	r3, [sp, #0]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	f77f aed6 	ble.w	8007a68 <_dtoa_r+0x900>
 8007cbc:	4656      	mov	r6, sl
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	4648      	mov	r0, r9
 8007cc2:	f7ff f9c6 	bl	8007052 <quorem>
 8007cc6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007cca:	f806 8b01 	strb.w	r8, [r6], #1
 8007cce:	9b00      	ldr	r3, [sp, #0]
 8007cd0:	eba6 020a 	sub.w	r2, r6, sl
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	ddb3      	ble.n	8007c40 <_dtoa_r+0xad8>
 8007cd8:	4649      	mov	r1, r9
 8007cda:	2300      	movs	r3, #0
 8007cdc:	220a      	movs	r2, #10
 8007cde:	4658      	mov	r0, fp
 8007ce0:	f000 f968 	bl	8007fb4 <__multadd>
 8007ce4:	4681      	mov	r9, r0
 8007ce6:	e7ea      	b.n	8007cbe <_dtoa_r+0xb56>
 8007ce8:	08009ca8 	.word	0x08009ca8
 8007cec:	08009c2c 	.word	0x08009c2c

08007cf0 <_free_r>:
 8007cf0:	b538      	push	{r3, r4, r5, lr}
 8007cf2:	4605      	mov	r5, r0
 8007cf4:	2900      	cmp	r1, #0
 8007cf6:	d041      	beq.n	8007d7c <_free_r+0x8c>
 8007cf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cfc:	1f0c      	subs	r4, r1, #4
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	bfb8      	it	lt
 8007d02:	18e4      	addlt	r4, r4, r3
 8007d04:	f000 f8e8 	bl	8007ed8 <__malloc_lock>
 8007d08:	4a1d      	ldr	r2, [pc, #116]	@ (8007d80 <_free_r+0x90>)
 8007d0a:	6813      	ldr	r3, [r2, #0]
 8007d0c:	b933      	cbnz	r3, 8007d1c <_free_r+0x2c>
 8007d0e:	6063      	str	r3, [r4, #4]
 8007d10:	6014      	str	r4, [r2, #0]
 8007d12:	4628      	mov	r0, r5
 8007d14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d18:	f000 b8e4 	b.w	8007ee4 <__malloc_unlock>
 8007d1c:	42a3      	cmp	r3, r4
 8007d1e:	d908      	bls.n	8007d32 <_free_r+0x42>
 8007d20:	6820      	ldr	r0, [r4, #0]
 8007d22:	1821      	adds	r1, r4, r0
 8007d24:	428b      	cmp	r3, r1
 8007d26:	bf01      	itttt	eq
 8007d28:	6819      	ldreq	r1, [r3, #0]
 8007d2a:	685b      	ldreq	r3, [r3, #4]
 8007d2c:	1809      	addeq	r1, r1, r0
 8007d2e:	6021      	streq	r1, [r4, #0]
 8007d30:	e7ed      	b.n	8007d0e <_free_r+0x1e>
 8007d32:	461a      	mov	r2, r3
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	b10b      	cbz	r3, 8007d3c <_free_r+0x4c>
 8007d38:	42a3      	cmp	r3, r4
 8007d3a:	d9fa      	bls.n	8007d32 <_free_r+0x42>
 8007d3c:	6811      	ldr	r1, [r2, #0]
 8007d3e:	1850      	adds	r0, r2, r1
 8007d40:	42a0      	cmp	r0, r4
 8007d42:	d10b      	bne.n	8007d5c <_free_r+0x6c>
 8007d44:	6820      	ldr	r0, [r4, #0]
 8007d46:	4401      	add	r1, r0
 8007d48:	1850      	adds	r0, r2, r1
 8007d4a:	4283      	cmp	r3, r0
 8007d4c:	6011      	str	r1, [r2, #0]
 8007d4e:	d1e0      	bne.n	8007d12 <_free_r+0x22>
 8007d50:	6818      	ldr	r0, [r3, #0]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	6053      	str	r3, [r2, #4]
 8007d56:	4408      	add	r0, r1
 8007d58:	6010      	str	r0, [r2, #0]
 8007d5a:	e7da      	b.n	8007d12 <_free_r+0x22>
 8007d5c:	d902      	bls.n	8007d64 <_free_r+0x74>
 8007d5e:	230c      	movs	r3, #12
 8007d60:	602b      	str	r3, [r5, #0]
 8007d62:	e7d6      	b.n	8007d12 <_free_r+0x22>
 8007d64:	6820      	ldr	r0, [r4, #0]
 8007d66:	1821      	adds	r1, r4, r0
 8007d68:	428b      	cmp	r3, r1
 8007d6a:	bf04      	itt	eq
 8007d6c:	6819      	ldreq	r1, [r3, #0]
 8007d6e:	685b      	ldreq	r3, [r3, #4]
 8007d70:	6063      	str	r3, [r4, #4]
 8007d72:	bf04      	itt	eq
 8007d74:	1809      	addeq	r1, r1, r0
 8007d76:	6021      	streq	r1, [r4, #0]
 8007d78:	6054      	str	r4, [r2, #4]
 8007d7a:	e7ca      	b.n	8007d12 <_free_r+0x22>
 8007d7c:	bd38      	pop	{r3, r4, r5, pc}
 8007d7e:	bf00      	nop
 8007d80:	20000ddc 	.word	0x20000ddc

08007d84 <malloc>:
 8007d84:	4b02      	ldr	r3, [pc, #8]	@ (8007d90 <malloc+0xc>)
 8007d86:	4601      	mov	r1, r0
 8007d88:	6818      	ldr	r0, [r3, #0]
 8007d8a:	f000 b825 	b.w	8007dd8 <_malloc_r>
 8007d8e:	bf00      	nop
 8007d90:	20000020 	.word	0x20000020

08007d94 <sbrk_aligned>:
 8007d94:	b570      	push	{r4, r5, r6, lr}
 8007d96:	4e0f      	ldr	r6, [pc, #60]	@ (8007dd4 <sbrk_aligned+0x40>)
 8007d98:	460c      	mov	r4, r1
 8007d9a:	6831      	ldr	r1, [r6, #0]
 8007d9c:	4605      	mov	r5, r0
 8007d9e:	b911      	cbnz	r1, 8007da6 <sbrk_aligned+0x12>
 8007da0:	f000 fe46 	bl	8008a30 <_sbrk_r>
 8007da4:	6030      	str	r0, [r6, #0]
 8007da6:	4621      	mov	r1, r4
 8007da8:	4628      	mov	r0, r5
 8007daa:	f000 fe41 	bl	8008a30 <_sbrk_r>
 8007dae:	1c43      	adds	r3, r0, #1
 8007db0:	d103      	bne.n	8007dba <sbrk_aligned+0x26>
 8007db2:	f04f 34ff 	mov.w	r4, #4294967295
 8007db6:	4620      	mov	r0, r4
 8007db8:	bd70      	pop	{r4, r5, r6, pc}
 8007dba:	1cc4      	adds	r4, r0, #3
 8007dbc:	f024 0403 	bic.w	r4, r4, #3
 8007dc0:	42a0      	cmp	r0, r4
 8007dc2:	d0f8      	beq.n	8007db6 <sbrk_aligned+0x22>
 8007dc4:	1a21      	subs	r1, r4, r0
 8007dc6:	4628      	mov	r0, r5
 8007dc8:	f000 fe32 	bl	8008a30 <_sbrk_r>
 8007dcc:	3001      	adds	r0, #1
 8007dce:	d1f2      	bne.n	8007db6 <sbrk_aligned+0x22>
 8007dd0:	e7ef      	b.n	8007db2 <sbrk_aligned+0x1e>
 8007dd2:	bf00      	nop
 8007dd4:	20000dd8 	.word	0x20000dd8

08007dd8 <_malloc_r>:
 8007dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ddc:	1ccd      	adds	r5, r1, #3
 8007dde:	f025 0503 	bic.w	r5, r5, #3
 8007de2:	3508      	adds	r5, #8
 8007de4:	2d0c      	cmp	r5, #12
 8007de6:	bf38      	it	cc
 8007de8:	250c      	movcc	r5, #12
 8007dea:	2d00      	cmp	r5, #0
 8007dec:	4606      	mov	r6, r0
 8007dee:	db01      	blt.n	8007df4 <_malloc_r+0x1c>
 8007df0:	42a9      	cmp	r1, r5
 8007df2:	d904      	bls.n	8007dfe <_malloc_r+0x26>
 8007df4:	230c      	movs	r3, #12
 8007df6:	6033      	str	r3, [r6, #0]
 8007df8:	2000      	movs	r0, #0
 8007dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ed4 <_malloc_r+0xfc>
 8007e02:	f000 f869 	bl	8007ed8 <__malloc_lock>
 8007e06:	f8d8 3000 	ldr.w	r3, [r8]
 8007e0a:	461c      	mov	r4, r3
 8007e0c:	bb44      	cbnz	r4, 8007e60 <_malloc_r+0x88>
 8007e0e:	4629      	mov	r1, r5
 8007e10:	4630      	mov	r0, r6
 8007e12:	f7ff ffbf 	bl	8007d94 <sbrk_aligned>
 8007e16:	1c43      	adds	r3, r0, #1
 8007e18:	4604      	mov	r4, r0
 8007e1a:	d158      	bne.n	8007ece <_malloc_r+0xf6>
 8007e1c:	f8d8 4000 	ldr.w	r4, [r8]
 8007e20:	4627      	mov	r7, r4
 8007e22:	2f00      	cmp	r7, #0
 8007e24:	d143      	bne.n	8007eae <_malloc_r+0xd6>
 8007e26:	2c00      	cmp	r4, #0
 8007e28:	d04b      	beq.n	8007ec2 <_malloc_r+0xea>
 8007e2a:	6823      	ldr	r3, [r4, #0]
 8007e2c:	4639      	mov	r1, r7
 8007e2e:	4630      	mov	r0, r6
 8007e30:	eb04 0903 	add.w	r9, r4, r3
 8007e34:	f000 fdfc 	bl	8008a30 <_sbrk_r>
 8007e38:	4581      	cmp	r9, r0
 8007e3a:	d142      	bne.n	8007ec2 <_malloc_r+0xea>
 8007e3c:	6821      	ldr	r1, [r4, #0]
 8007e3e:	1a6d      	subs	r5, r5, r1
 8007e40:	4629      	mov	r1, r5
 8007e42:	4630      	mov	r0, r6
 8007e44:	f7ff ffa6 	bl	8007d94 <sbrk_aligned>
 8007e48:	3001      	adds	r0, #1
 8007e4a:	d03a      	beq.n	8007ec2 <_malloc_r+0xea>
 8007e4c:	6823      	ldr	r3, [r4, #0]
 8007e4e:	442b      	add	r3, r5
 8007e50:	6023      	str	r3, [r4, #0]
 8007e52:	f8d8 3000 	ldr.w	r3, [r8]
 8007e56:	685a      	ldr	r2, [r3, #4]
 8007e58:	bb62      	cbnz	r2, 8007eb4 <_malloc_r+0xdc>
 8007e5a:	f8c8 7000 	str.w	r7, [r8]
 8007e5e:	e00f      	b.n	8007e80 <_malloc_r+0xa8>
 8007e60:	6822      	ldr	r2, [r4, #0]
 8007e62:	1b52      	subs	r2, r2, r5
 8007e64:	d420      	bmi.n	8007ea8 <_malloc_r+0xd0>
 8007e66:	2a0b      	cmp	r2, #11
 8007e68:	d917      	bls.n	8007e9a <_malloc_r+0xc2>
 8007e6a:	1961      	adds	r1, r4, r5
 8007e6c:	42a3      	cmp	r3, r4
 8007e6e:	6025      	str	r5, [r4, #0]
 8007e70:	bf18      	it	ne
 8007e72:	6059      	strne	r1, [r3, #4]
 8007e74:	6863      	ldr	r3, [r4, #4]
 8007e76:	bf08      	it	eq
 8007e78:	f8c8 1000 	streq.w	r1, [r8]
 8007e7c:	5162      	str	r2, [r4, r5]
 8007e7e:	604b      	str	r3, [r1, #4]
 8007e80:	4630      	mov	r0, r6
 8007e82:	f000 f82f 	bl	8007ee4 <__malloc_unlock>
 8007e86:	f104 000b 	add.w	r0, r4, #11
 8007e8a:	1d23      	adds	r3, r4, #4
 8007e8c:	f020 0007 	bic.w	r0, r0, #7
 8007e90:	1ac2      	subs	r2, r0, r3
 8007e92:	bf1c      	itt	ne
 8007e94:	1a1b      	subne	r3, r3, r0
 8007e96:	50a3      	strne	r3, [r4, r2]
 8007e98:	e7af      	b.n	8007dfa <_malloc_r+0x22>
 8007e9a:	6862      	ldr	r2, [r4, #4]
 8007e9c:	42a3      	cmp	r3, r4
 8007e9e:	bf0c      	ite	eq
 8007ea0:	f8c8 2000 	streq.w	r2, [r8]
 8007ea4:	605a      	strne	r2, [r3, #4]
 8007ea6:	e7eb      	b.n	8007e80 <_malloc_r+0xa8>
 8007ea8:	4623      	mov	r3, r4
 8007eaa:	6864      	ldr	r4, [r4, #4]
 8007eac:	e7ae      	b.n	8007e0c <_malloc_r+0x34>
 8007eae:	463c      	mov	r4, r7
 8007eb0:	687f      	ldr	r7, [r7, #4]
 8007eb2:	e7b6      	b.n	8007e22 <_malloc_r+0x4a>
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	42a3      	cmp	r3, r4
 8007eba:	d1fb      	bne.n	8007eb4 <_malloc_r+0xdc>
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	6053      	str	r3, [r2, #4]
 8007ec0:	e7de      	b.n	8007e80 <_malloc_r+0xa8>
 8007ec2:	230c      	movs	r3, #12
 8007ec4:	6033      	str	r3, [r6, #0]
 8007ec6:	4630      	mov	r0, r6
 8007ec8:	f000 f80c 	bl	8007ee4 <__malloc_unlock>
 8007ecc:	e794      	b.n	8007df8 <_malloc_r+0x20>
 8007ece:	6005      	str	r5, [r0, #0]
 8007ed0:	e7d6      	b.n	8007e80 <_malloc_r+0xa8>
 8007ed2:	bf00      	nop
 8007ed4:	20000ddc 	.word	0x20000ddc

08007ed8 <__malloc_lock>:
 8007ed8:	4801      	ldr	r0, [pc, #4]	@ (8007ee0 <__malloc_lock+0x8>)
 8007eda:	f7ff b8b8 	b.w	800704e <__retarget_lock_acquire_recursive>
 8007ede:	bf00      	nop
 8007ee0:	20000dd4 	.word	0x20000dd4

08007ee4 <__malloc_unlock>:
 8007ee4:	4801      	ldr	r0, [pc, #4]	@ (8007eec <__malloc_unlock+0x8>)
 8007ee6:	f7ff b8b3 	b.w	8007050 <__retarget_lock_release_recursive>
 8007eea:	bf00      	nop
 8007eec:	20000dd4 	.word	0x20000dd4

08007ef0 <_Balloc>:
 8007ef0:	b570      	push	{r4, r5, r6, lr}
 8007ef2:	69c6      	ldr	r6, [r0, #28]
 8007ef4:	4604      	mov	r4, r0
 8007ef6:	460d      	mov	r5, r1
 8007ef8:	b976      	cbnz	r6, 8007f18 <_Balloc+0x28>
 8007efa:	2010      	movs	r0, #16
 8007efc:	f7ff ff42 	bl	8007d84 <malloc>
 8007f00:	4602      	mov	r2, r0
 8007f02:	61e0      	str	r0, [r4, #28]
 8007f04:	b920      	cbnz	r0, 8007f10 <_Balloc+0x20>
 8007f06:	4b18      	ldr	r3, [pc, #96]	@ (8007f68 <_Balloc+0x78>)
 8007f08:	4818      	ldr	r0, [pc, #96]	@ (8007f6c <_Balloc+0x7c>)
 8007f0a:	216b      	movs	r1, #107	@ 0x6b
 8007f0c:	f000 fdae 	bl	8008a6c <__assert_func>
 8007f10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f14:	6006      	str	r6, [r0, #0]
 8007f16:	60c6      	str	r6, [r0, #12]
 8007f18:	69e6      	ldr	r6, [r4, #28]
 8007f1a:	68f3      	ldr	r3, [r6, #12]
 8007f1c:	b183      	cbz	r3, 8007f40 <_Balloc+0x50>
 8007f1e:	69e3      	ldr	r3, [r4, #28]
 8007f20:	68db      	ldr	r3, [r3, #12]
 8007f22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f26:	b9b8      	cbnz	r0, 8007f58 <_Balloc+0x68>
 8007f28:	2101      	movs	r1, #1
 8007f2a:	fa01 f605 	lsl.w	r6, r1, r5
 8007f2e:	1d72      	adds	r2, r6, #5
 8007f30:	0092      	lsls	r2, r2, #2
 8007f32:	4620      	mov	r0, r4
 8007f34:	f000 fdb8 	bl	8008aa8 <_calloc_r>
 8007f38:	b160      	cbz	r0, 8007f54 <_Balloc+0x64>
 8007f3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f3e:	e00e      	b.n	8007f5e <_Balloc+0x6e>
 8007f40:	2221      	movs	r2, #33	@ 0x21
 8007f42:	2104      	movs	r1, #4
 8007f44:	4620      	mov	r0, r4
 8007f46:	f000 fdaf 	bl	8008aa8 <_calloc_r>
 8007f4a:	69e3      	ldr	r3, [r4, #28]
 8007f4c:	60f0      	str	r0, [r6, #12]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d1e4      	bne.n	8007f1e <_Balloc+0x2e>
 8007f54:	2000      	movs	r0, #0
 8007f56:	bd70      	pop	{r4, r5, r6, pc}
 8007f58:	6802      	ldr	r2, [r0, #0]
 8007f5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f5e:	2300      	movs	r3, #0
 8007f60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f64:	e7f7      	b.n	8007f56 <_Balloc+0x66>
 8007f66:	bf00      	nop
 8007f68:	08009c39 	.word	0x08009c39
 8007f6c:	08009cb9 	.word	0x08009cb9

08007f70 <_Bfree>:
 8007f70:	b570      	push	{r4, r5, r6, lr}
 8007f72:	69c6      	ldr	r6, [r0, #28]
 8007f74:	4605      	mov	r5, r0
 8007f76:	460c      	mov	r4, r1
 8007f78:	b976      	cbnz	r6, 8007f98 <_Bfree+0x28>
 8007f7a:	2010      	movs	r0, #16
 8007f7c:	f7ff ff02 	bl	8007d84 <malloc>
 8007f80:	4602      	mov	r2, r0
 8007f82:	61e8      	str	r0, [r5, #28]
 8007f84:	b920      	cbnz	r0, 8007f90 <_Bfree+0x20>
 8007f86:	4b09      	ldr	r3, [pc, #36]	@ (8007fac <_Bfree+0x3c>)
 8007f88:	4809      	ldr	r0, [pc, #36]	@ (8007fb0 <_Bfree+0x40>)
 8007f8a:	218f      	movs	r1, #143	@ 0x8f
 8007f8c:	f000 fd6e 	bl	8008a6c <__assert_func>
 8007f90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f94:	6006      	str	r6, [r0, #0]
 8007f96:	60c6      	str	r6, [r0, #12]
 8007f98:	b13c      	cbz	r4, 8007faa <_Bfree+0x3a>
 8007f9a:	69eb      	ldr	r3, [r5, #28]
 8007f9c:	6862      	ldr	r2, [r4, #4]
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007fa4:	6021      	str	r1, [r4, #0]
 8007fa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007faa:	bd70      	pop	{r4, r5, r6, pc}
 8007fac:	08009c39 	.word	0x08009c39
 8007fb0:	08009cb9 	.word	0x08009cb9

08007fb4 <__multadd>:
 8007fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fb8:	690d      	ldr	r5, [r1, #16]
 8007fba:	4607      	mov	r7, r0
 8007fbc:	460c      	mov	r4, r1
 8007fbe:	461e      	mov	r6, r3
 8007fc0:	f101 0c14 	add.w	ip, r1, #20
 8007fc4:	2000      	movs	r0, #0
 8007fc6:	f8dc 3000 	ldr.w	r3, [ip]
 8007fca:	b299      	uxth	r1, r3
 8007fcc:	fb02 6101 	mla	r1, r2, r1, r6
 8007fd0:	0c1e      	lsrs	r6, r3, #16
 8007fd2:	0c0b      	lsrs	r3, r1, #16
 8007fd4:	fb02 3306 	mla	r3, r2, r6, r3
 8007fd8:	b289      	uxth	r1, r1
 8007fda:	3001      	adds	r0, #1
 8007fdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007fe0:	4285      	cmp	r5, r0
 8007fe2:	f84c 1b04 	str.w	r1, [ip], #4
 8007fe6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007fea:	dcec      	bgt.n	8007fc6 <__multadd+0x12>
 8007fec:	b30e      	cbz	r6, 8008032 <__multadd+0x7e>
 8007fee:	68a3      	ldr	r3, [r4, #8]
 8007ff0:	42ab      	cmp	r3, r5
 8007ff2:	dc19      	bgt.n	8008028 <__multadd+0x74>
 8007ff4:	6861      	ldr	r1, [r4, #4]
 8007ff6:	4638      	mov	r0, r7
 8007ff8:	3101      	adds	r1, #1
 8007ffa:	f7ff ff79 	bl	8007ef0 <_Balloc>
 8007ffe:	4680      	mov	r8, r0
 8008000:	b928      	cbnz	r0, 800800e <__multadd+0x5a>
 8008002:	4602      	mov	r2, r0
 8008004:	4b0c      	ldr	r3, [pc, #48]	@ (8008038 <__multadd+0x84>)
 8008006:	480d      	ldr	r0, [pc, #52]	@ (800803c <__multadd+0x88>)
 8008008:	21ba      	movs	r1, #186	@ 0xba
 800800a:	f000 fd2f 	bl	8008a6c <__assert_func>
 800800e:	6922      	ldr	r2, [r4, #16]
 8008010:	3202      	adds	r2, #2
 8008012:	f104 010c 	add.w	r1, r4, #12
 8008016:	0092      	lsls	r2, r2, #2
 8008018:	300c      	adds	r0, #12
 800801a:	f000 fd19 	bl	8008a50 <memcpy>
 800801e:	4621      	mov	r1, r4
 8008020:	4638      	mov	r0, r7
 8008022:	f7ff ffa5 	bl	8007f70 <_Bfree>
 8008026:	4644      	mov	r4, r8
 8008028:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800802c:	3501      	adds	r5, #1
 800802e:	615e      	str	r6, [r3, #20]
 8008030:	6125      	str	r5, [r4, #16]
 8008032:	4620      	mov	r0, r4
 8008034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008038:	08009ca8 	.word	0x08009ca8
 800803c:	08009cb9 	.word	0x08009cb9

08008040 <__hi0bits>:
 8008040:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008044:	4603      	mov	r3, r0
 8008046:	bf36      	itet	cc
 8008048:	0403      	lslcc	r3, r0, #16
 800804a:	2000      	movcs	r0, #0
 800804c:	2010      	movcc	r0, #16
 800804e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008052:	bf3c      	itt	cc
 8008054:	021b      	lslcc	r3, r3, #8
 8008056:	3008      	addcc	r0, #8
 8008058:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800805c:	bf3c      	itt	cc
 800805e:	011b      	lslcc	r3, r3, #4
 8008060:	3004      	addcc	r0, #4
 8008062:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008066:	bf3c      	itt	cc
 8008068:	009b      	lslcc	r3, r3, #2
 800806a:	3002      	addcc	r0, #2
 800806c:	2b00      	cmp	r3, #0
 800806e:	db05      	blt.n	800807c <__hi0bits+0x3c>
 8008070:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008074:	f100 0001 	add.w	r0, r0, #1
 8008078:	bf08      	it	eq
 800807a:	2020      	moveq	r0, #32
 800807c:	4770      	bx	lr

0800807e <__lo0bits>:
 800807e:	6803      	ldr	r3, [r0, #0]
 8008080:	4602      	mov	r2, r0
 8008082:	f013 0007 	ands.w	r0, r3, #7
 8008086:	d00b      	beq.n	80080a0 <__lo0bits+0x22>
 8008088:	07d9      	lsls	r1, r3, #31
 800808a:	d421      	bmi.n	80080d0 <__lo0bits+0x52>
 800808c:	0798      	lsls	r0, r3, #30
 800808e:	bf49      	itett	mi
 8008090:	085b      	lsrmi	r3, r3, #1
 8008092:	089b      	lsrpl	r3, r3, #2
 8008094:	2001      	movmi	r0, #1
 8008096:	6013      	strmi	r3, [r2, #0]
 8008098:	bf5c      	itt	pl
 800809a:	6013      	strpl	r3, [r2, #0]
 800809c:	2002      	movpl	r0, #2
 800809e:	4770      	bx	lr
 80080a0:	b299      	uxth	r1, r3
 80080a2:	b909      	cbnz	r1, 80080a8 <__lo0bits+0x2a>
 80080a4:	0c1b      	lsrs	r3, r3, #16
 80080a6:	2010      	movs	r0, #16
 80080a8:	b2d9      	uxtb	r1, r3
 80080aa:	b909      	cbnz	r1, 80080b0 <__lo0bits+0x32>
 80080ac:	3008      	adds	r0, #8
 80080ae:	0a1b      	lsrs	r3, r3, #8
 80080b0:	0719      	lsls	r1, r3, #28
 80080b2:	bf04      	itt	eq
 80080b4:	091b      	lsreq	r3, r3, #4
 80080b6:	3004      	addeq	r0, #4
 80080b8:	0799      	lsls	r1, r3, #30
 80080ba:	bf04      	itt	eq
 80080bc:	089b      	lsreq	r3, r3, #2
 80080be:	3002      	addeq	r0, #2
 80080c0:	07d9      	lsls	r1, r3, #31
 80080c2:	d403      	bmi.n	80080cc <__lo0bits+0x4e>
 80080c4:	085b      	lsrs	r3, r3, #1
 80080c6:	f100 0001 	add.w	r0, r0, #1
 80080ca:	d003      	beq.n	80080d4 <__lo0bits+0x56>
 80080cc:	6013      	str	r3, [r2, #0]
 80080ce:	4770      	bx	lr
 80080d0:	2000      	movs	r0, #0
 80080d2:	4770      	bx	lr
 80080d4:	2020      	movs	r0, #32
 80080d6:	4770      	bx	lr

080080d8 <__i2b>:
 80080d8:	b510      	push	{r4, lr}
 80080da:	460c      	mov	r4, r1
 80080dc:	2101      	movs	r1, #1
 80080de:	f7ff ff07 	bl	8007ef0 <_Balloc>
 80080e2:	4602      	mov	r2, r0
 80080e4:	b928      	cbnz	r0, 80080f2 <__i2b+0x1a>
 80080e6:	4b05      	ldr	r3, [pc, #20]	@ (80080fc <__i2b+0x24>)
 80080e8:	4805      	ldr	r0, [pc, #20]	@ (8008100 <__i2b+0x28>)
 80080ea:	f240 1145 	movw	r1, #325	@ 0x145
 80080ee:	f000 fcbd 	bl	8008a6c <__assert_func>
 80080f2:	2301      	movs	r3, #1
 80080f4:	6144      	str	r4, [r0, #20]
 80080f6:	6103      	str	r3, [r0, #16]
 80080f8:	bd10      	pop	{r4, pc}
 80080fa:	bf00      	nop
 80080fc:	08009ca8 	.word	0x08009ca8
 8008100:	08009cb9 	.word	0x08009cb9

08008104 <__multiply>:
 8008104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008108:	4614      	mov	r4, r2
 800810a:	690a      	ldr	r2, [r1, #16]
 800810c:	6923      	ldr	r3, [r4, #16]
 800810e:	429a      	cmp	r2, r3
 8008110:	bfa8      	it	ge
 8008112:	4623      	movge	r3, r4
 8008114:	460f      	mov	r7, r1
 8008116:	bfa4      	itt	ge
 8008118:	460c      	movge	r4, r1
 800811a:	461f      	movge	r7, r3
 800811c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008120:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008124:	68a3      	ldr	r3, [r4, #8]
 8008126:	6861      	ldr	r1, [r4, #4]
 8008128:	eb0a 0609 	add.w	r6, sl, r9
 800812c:	42b3      	cmp	r3, r6
 800812e:	b085      	sub	sp, #20
 8008130:	bfb8      	it	lt
 8008132:	3101      	addlt	r1, #1
 8008134:	f7ff fedc 	bl	8007ef0 <_Balloc>
 8008138:	b930      	cbnz	r0, 8008148 <__multiply+0x44>
 800813a:	4602      	mov	r2, r0
 800813c:	4b44      	ldr	r3, [pc, #272]	@ (8008250 <__multiply+0x14c>)
 800813e:	4845      	ldr	r0, [pc, #276]	@ (8008254 <__multiply+0x150>)
 8008140:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008144:	f000 fc92 	bl	8008a6c <__assert_func>
 8008148:	f100 0514 	add.w	r5, r0, #20
 800814c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008150:	462b      	mov	r3, r5
 8008152:	2200      	movs	r2, #0
 8008154:	4543      	cmp	r3, r8
 8008156:	d321      	bcc.n	800819c <__multiply+0x98>
 8008158:	f107 0114 	add.w	r1, r7, #20
 800815c:	f104 0214 	add.w	r2, r4, #20
 8008160:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008164:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008168:	9302      	str	r3, [sp, #8]
 800816a:	1b13      	subs	r3, r2, r4
 800816c:	3b15      	subs	r3, #21
 800816e:	f023 0303 	bic.w	r3, r3, #3
 8008172:	3304      	adds	r3, #4
 8008174:	f104 0715 	add.w	r7, r4, #21
 8008178:	42ba      	cmp	r2, r7
 800817a:	bf38      	it	cc
 800817c:	2304      	movcc	r3, #4
 800817e:	9301      	str	r3, [sp, #4]
 8008180:	9b02      	ldr	r3, [sp, #8]
 8008182:	9103      	str	r1, [sp, #12]
 8008184:	428b      	cmp	r3, r1
 8008186:	d80c      	bhi.n	80081a2 <__multiply+0x9e>
 8008188:	2e00      	cmp	r6, #0
 800818a:	dd03      	ble.n	8008194 <__multiply+0x90>
 800818c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008190:	2b00      	cmp	r3, #0
 8008192:	d05b      	beq.n	800824c <__multiply+0x148>
 8008194:	6106      	str	r6, [r0, #16]
 8008196:	b005      	add	sp, #20
 8008198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800819c:	f843 2b04 	str.w	r2, [r3], #4
 80081a0:	e7d8      	b.n	8008154 <__multiply+0x50>
 80081a2:	f8b1 a000 	ldrh.w	sl, [r1]
 80081a6:	f1ba 0f00 	cmp.w	sl, #0
 80081aa:	d024      	beq.n	80081f6 <__multiply+0xf2>
 80081ac:	f104 0e14 	add.w	lr, r4, #20
 80081b0:	46a9      	mov	r9, r5
 80081b2:	f04f 0c00 	mov.w	ip, #0
 80081b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80081ba:	f8d9 3000 	ldr.w	r3, [r9]
 80081be:	fa1f fb87 	uxth.w	fp, r7
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	fb0a 330b 	mla	r3, sl, fp, r3
 80081c8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80081cc:	f8d9 7000 	ldr.w	r7, [r9]
 80081d0:	4463      	add	r3, ip
 80081d2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80081d6:	fb0a c70b 	mla	r7, sl, fp, ip
 80081da:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80081de:	b29b      	uxth	r3, r3
 80081e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80081e4:	4572      	cmp	r2, lr
 80081e6:	f849 3b04 	str.w	r3, [r9], #4
 80081ea:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80081ee:	d8e2      	bhi.n	80081b6 <__multiply+0xb2>
 80081f0:	9b01      	ldr	r3, [sp, #4]
 80081f2:	f845 c003 	str.w	ip, [r5, r3]
 80081f6:	9b03      	ldr	r3, [sp, #12]
 80081f8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80081fc:	3104      	adds	r1, #4
 80081fe:	f1b9 0f00 	cmp.w	r9, #0
 8008202:	d021      	beq.n	8008248 <__multiply+0x144>
 8008204:	682b      	ldr	r3, [r5, #0]
 8008206:	f104 0c14 	add.w	ip, r4, #20
 800820a:	46ae      	mov	lr, r5
 800820c:	f04f 0a00 	mov.w	sl, #0
 8008210:	f8bc b000 	ldrh.w	fp, [ip]
 8008214:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008218:	fb09 770b 	mla	r7, r9, fp, r7
 800821c:	4457      	add	r7, sl
 800821e:	b29b      	uxth	r3, r3
 8008220:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008224:	f84e 3b04 	str.w	r3, [lr], #4
 8008228:	f85c 3b04 	ldr.w	r3, [ip], #4
 800822c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008230:	f8be 3000 	ldrh.w	r3, [lr]
 8008234:	fb09 330a 	mla	r3, r9, sl, r3
 8008238:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800823c:	4562      	cmp	r2, ip
 800823e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008242:	d8e5      	bhi.n	8008210 <__multiply+0x10c>
 8008244:	9f01      	ldr	r7, [sp, #4]
 8008246:	51eb      	str	r3, [r5, r7]
 8008248:	3504      	adds	r5, #4
 800824a:	e799      	b.n	8008180 <__multiply+0x7c>
 800824c:	3e01      	subs	r6, #1
 800824e:	e79b      	b.n	8008188 <__multiply+0x84>
 8008250:	08009ca8 	.word	0x08009ca8
 8008254:	08009cb9 	.word	0x08009cb9

08008258 <__pow5mult>:
 8008258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800825c:	4615      	mov	r5, r2
 800825e:	f012 0203 	ands.w	r2, r2, #3
 8008262:	4607      	mov	r7, r0
 8008264:	460e      	mov	r6, r1
 8008266:	d007      	beq.n	8008278 <__pow5mult+0x20>
 8008268:	4c25      	ldr	r4, [pc, #148]	@ (8008300 <__pow5mult+0xa8>)
 800826a:	3a01      	subs	r2, #1
 800826c:	2300      	movs	r3, #0
 800826e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008272:	f7ff fe9f 	bl	8007fb4 <__multadd>
 8008276:	4606      	mov	r6, r0
 8008278:	10ad      	asrs	r5, r5, #2
 800827a:	d03d      	beq.n	80082f8 <__pow5mult+0xa0>
 800827c:	69fc      	ldr	r4, [r7, #28]
 800827e:	b97c      	cbnz	r4, 80082a0 <__pow5mult+0x48>
 8008280:	2010      	movs	r0, #16
 8008282:	f7ff fd7f 	bl	8007d84 <malloc>
 8008286:	4602      	mov	r2, r0
 8008288:	61f8      	str	r0, [r7, #28]
 800828a:	b928      	cbnz	r0, 8008298 <__pow5mult+0x40>
 800828c:	4b1d      	ldr	r3, [pc, #116]	@ (8008304 <__pow5mult+0xac>)
 800828e:	481e      	ldr	r0, [pc, #120]	@ (8008308 <__pow5mult+0xb0>)
 8008290:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008294:	f000 fbea 	bl	8008a6c <__assert_func>
 8008298:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800829c:	6004      	str	r4, [r0, #0]
 800829e:	60c4      	str	r4, [r0, #12]
 80082a0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80082a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80082a8:	b94c      	cbnz	r4, 80082be <__pow5mult+0x66>
 80082aa:	f240 2171 	movw	r1, #625	@ 0x271
 80082ae:	4638      	mov	r0, r7
 80082b0:	f7ff ff12 	bl	80080d8 <__i2b>
 80082b4:	2300      	movs	r3, #0
 80082b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80082ba:	4604      	mov	r4, r0
 80082bc:	6003      	str	r3, [r0, #0]
 80082be:	f04f 0900 	mov.w	r9, #0
 80082c2:	07eb      	lsls	r3, r5, #31
 80082c4:	d50a      	bpl.n	80082dc <__pow5mult+0x84>
 80082c6:	4631      	mov	r1, r6
 80082c8:	4622      	mov	r2, r4
 80082ca:	4638      	mov	r0, r7
 80082cc:	f7ff ff1a 	bl	8008104 <__multiply>
 80082d0:	4631      	mov	r1, r6
 80082d2:	4680      	mov	r8, r0
 80082d4:	4638      	mov	r0, r7
 80082d6:	f7ff fe4b 	bl	8007f70 <_Bfree>
 80082da:	4646      	mov	r6, r8
 80082dc:	106d      	asrs	r5, r5, #1
 80082de:	d00b      	beq.n	80082f8 <__pow5mult+0xa0>
 80082e0:	6820      	ldr	r0, [r4, #0]
 80082e2:	b938      	cbnz	r0, 80082f4 <__pow5mult+0x9c>
 80082e4:	4622      	mov	r2, r4
 80082e6:	4621      	mov	r1, r4
 80082e8:	4638      	mov	r0, r7
 80082ea:	f7ff ff0b 	bl	8008104 <__multiply>
 80082ee:	6020      	str	r0, [r4, #0]
 80082f0:	f8c0 9000 	str.w	r9, [r0]
 80082f4:	4604      	mov	r4, r0
 80082f6:	e7e4      	b.n	80082c2 <__pow5mult+0x6a>
 80082f8:	4630      	mov	r0, r6
 80082fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082fe:	bf00      	nop
 8008300:	08009d14 	.word	0x08009d14
 8008304:	08009c39 	.word	0x08009c39
 8008308:	08009cb9 	.word	0x08009cb9

0800830c <__lshift>:
 800830c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008310:	460c      	mov	r4, r1
 8008312:	6849      	ldr	r1, [r1, #4]
 8008314:	6923      	ldr	r3, [r4, #16]
 8008316:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800831a:	68a3      	ldr	r3, [r4, #8]
 800831c:	4607      	mov	r7, r0
 800831e:	4691      	mov	r9, r2
 8008320:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008324:	f108 0601 	add.w	r6, r8, #1
 8008328:	42b3      	cmp	r3, r6
 800832a:	db0b      	blt.n	8008344 <__lshift+0x38>
 800832c:	4638      	mov	r0, r7
 800832e:	f7ff fddf 	bl	8007ef0 <_Balloc>
 8008332:	4605      	mov	r5, r0
 8008334:	b948      	cbnz	r0, 800834a <__lshift+0x3e>
 8008336:	4602      	mov	r2, r0
 8008338:	4b28      	ldr	r3, [pc, #160]	@ (80083dc <__lshift+0xd0>)
 800833a:	4829      	ldr	r0, [pc, #164]	@ (80083e0 <__lshift+0xd4>)
 800833c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008340:	f000 fb94 	bl	8008a6c <__assert_func>
 8008344:	3101      	adds	r1, #1
 8008346:	005b      	lsls	r3, r3, #1
 8008348:	e7ee      	b.n	8008328 <__lshift+0x1c>
 800834a:	2300      	movs	r3, #0
 800834c:	f100 0114 	add.w	r1, r0, #20
 8008350:	f100 0210 	add.w	r2, r0, #16
 8008354:	4618      	mov	r0, r3
 8008356:	4553      	cmp	r3, sl
 8008358:	db33      	blt.n	80083c2 <__lshift+0xb6>
 800835a:	6920      	ldr	r0, [r4, #16]
 800835c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008360:	f104 0314 	add.w	r3, r4, #20
 8008364:	f019 091f 	ands.w	r9, r9, #31
 8008368:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800836c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008370:	d02b      	beq.n	80083ca <__lshift+0xbe>
 8008372:	f1c9 0e20 	rsb	lr, r9, #32
 8008376:	468a      	mov	sl, r1
 8008378:	2200      	movs	r2, #0
 800837a:	6818      	ldr	r0, [r3, #0]
 800837c:	fa00 f009 	lsl.w	r0, r0, r9
 8008380:	4310      	orrs	r0, r2
 8008382:	f84a 0b04 	str.w	r0, [sl], #4
 8008386:	f853 2b04 	ldr.w	r2, [r3], #4
 800838a:	459c      	cmp	ip, r3
 800838c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008390:	d8f3      	bhi.n	800837a <__lshift+0x6e>
 8008392:	ebac 0304 	sub.w	r3, ip, r4
 8008396:	3b15      	subs	r3, #21
 8008398:	f023 0303 	bic.w	r3, r3, #3
 800839c:	3304      	adds	r3, #4
 800839e:	f104 0015 	add.w	r0, r4, #21
 80083a2:	4584      	cmp	ip, r0
 80083a4:	bf38      	it	cc
 80083a6:	2304      	movcc	r3, #4
 80083a8:	50ca      	str	r2, [r1, r3]
 80083aa:	b10a      	cbz	r2, 80083b0 <__lshift+0xa4>
 80083ac:	f108 0602 	add.w	r6, r8, #2
 80083b0:	3e01      	subs	r6, #1
 80083b2:	4638      	mov	r0, r7
 80083b4:	612e      	str	r6, [r5, #16]
 80083b6:	4621      	mov	r1, r4
 80083b8:	f7ff fdda 	bl	8007f70 <_Bfree>
 80083bc:	4628      	mov	r0, r5
 80083be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80083c6:	3301      	adds	r3, #1
 80083c8:	e7c5      	b.n	8008356 <__lshift+0x4a>
 80083ca:	3904      	subs	r1, #4
 80083cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80083d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80083d4:	459c      	cmp	ip, r3
 80083d6:	d8f9      	bhi.n	80083cc <__lshift+0xc0>
 80083d8:	e7ea      	b.n	80083b0 <__lshift+0xa4>
 80083da:	bf00      	nop
 80083dc:	08009ca8 	.word	0x08009ca8
 80083e0:	08009cb9 	.word	0x08009cb9

080083e4 <__mcmp>:
 80083e4:	690a      	ldr	r2, [r1, #16]
 80083e6:	4603      	mov	r3, r0
 80083e8:	6900      	ldr	r0, [r0, #16]
 80083ea:	1a80      	subs	r0, r0, r2
 80083ec:	b530      	push	{r4, r5, lr}
 80083ee:	d10e      	bne.n	800840e <__mcmp+0x2a>
 80083f0:	3314      	adds	r3, #20
 80083f2:	3114      	adds	r1, #20
 80083f4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80083f8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80083fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008400:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008404:	4295      	cmp	r5, r2
 8008406:	d003      	beq.n	8008410 <__mcmp+0x2c>
 8008408:	d205      	bcs.n	8008416 <__mcmp+0x32>
 800840a:	f04f 30ff 	mov.w	r0, #4294967295
 800840e:	bd30      	pop	{r4, r5, pc}
 8008410:	42a3      	cmp	r3, r4
 8008412:	d3f3      	bcc.n	80083fc <__mcmp+0x18>
 8008414:	e7fb      	b.n	800840e <__mcmp+0x2a>
 8008416:	2001      	movs	r0, #1
 8008418:	e7f9      	b.n	800840e <__mcmp+0x2a>
	...

0800841c <__mdiff>:
 800841c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008420:	4689      	mov	r9, r1
 8008422:	4606      	mov	r6, r0
 8008424:	4611      	mov	r1, r2
 8008426:	4648      	mov	r0, r9
 8008428:	4614      	mov	r4, r2
 800842a:	f7ff ffdb 	bl	80083e4 <__mcmp>
 800842e:	1e05      	subs	r5, r0, #0
 8008430:	d112      	bne.n	8008458 <__mdiff+0x3c>
 8008432:	4629      	mov	r1, r5
 8008434:	4630      	mov	r0, r6
 8008436:	f7ff fd5b 	bl	8007ef0 <_Balloc>
 800843a:	4602      	mov	r2, r0
 800843c:	b928      	cbnz	r0, 800844a <__mdiff+0x2e>
 800843e:	4b3f      	ldr	r3, [pc, #252]	@ (800853c <__mdiff+0x120>)
 8008440:	f240 2137 	movw	r1, #567	@ 0x237
 8008444:	483e      	ldr	r0, [pc, #248]	@ (8008540 <__mdiff+0x124>)
 8008446:	f000 fb11 	bl	8008a6c <__assert_func>
 800844a:	2301      	movs	r3, #1
 800844c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008450:	4610      	mov	r0, r2
 8008452:	b003      	add	sp, #12
 8008454:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008458:	bfbc      	itt	lt
 800845a:	464b      	movlt	r3, r9
 800845c:	46a1      	movlt	r9, r4
 800845e:	4630      	mov	r0, r6
 8008460:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008464:	bfba      	itte	lt
 8008466:	461c      	movlt	r4, r3
 8008468:	2501      	movlt	r5, #1
 800846a:	2500      	movge	r5, #0
 800846c:	f7ff fd40 	bl	8007ef0 <_Balloc>
 8008470:	4602      	mov	r2, r0
 8008472:	b918      	cbnz	r0, 800847c <__mdiff+0x60>
 8008474:	4b31      	ldr	r3, [pc, #196]	@ (800853c <__mdiff+0x120>)
 8008476:	f240 2145 	movw	r1, #581	@ 0x245
 800847a:	e7e3      	b.n	8008444 <__mdiff+0x28>
 800847c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008480:	6926      	ldr	r6, [r4, #16]
 8008482:	60c5      	str	r5, [r0, #12]
 8008484:	f109 0310 	add.w	r3, r9, #16
 8008488:	f109 0514 	add.w	r5, r9, #20
 800848c:	f104 0e14 	add.w	lr, r4, #20
 8008490:	f100 0b14 	add.w	fp, r0, #20
 8008494:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008498:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800849c:	9301      	str	r3, [sp, #4]
 800849e:	46d9      	mov	r9, fp
 80084a0:	f04f 0c00 	mov.w	ip, #0
 80084a4:	9b01      	ldr	r3, [sp, #4]
 80084a6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80084aa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80084ae:	9301      	str	r3, [sp, #4]
 80084b0:	fa1f f38a 	uxth.w	r3, sl
 80084b4:	4619      	mov	r1, r3
 80084b6:	b283      	uxth	r3, r0
 80084b8:	1acb      	subs	r3, r1, r3
 80084ba:	0c00      	lsrs	r0, r0, #16
 80084bc:	4463      	add	r3, ip
 80084be:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80084c2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80084cc:	4576      	cmp	r6, lr
 80084ce:	f849 3b04 	str.w	r3, [r9], #4
 80084d2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80084d6:	d8e5      	bhi.n	80084a4 <__mdiff+0x88>
 80084d8:	1b33      	subs	r3, r6, r4
 80084da:	3b15      	subs	r3, #21
 80084dc:	f023 0303 	bic.w	r3, r3, #3
 80084e0:	3415      	adds	r4, #21
 80084e2:	3304      	adds	r3, #4
 80084e4:	42a6      	cmp	r6, r4
 80084e6:	bf38      	it	cc
 80084e8:	2304      	movcc	r3, #4
 80084ea:	441d      	add	r5, r3
 80084ec:	445b      	add	r3, fp
 80084ee:	461e      	mov	r6, r3
 80084f0:	462c      	mov	r4, r5
 80084f2:	4544      	cmp	r4, r8
 80084f4:	d30e      	bcc.n	8008514 <__mdiff+0xf8>
 80084f6:	f108 0103 	add.w	r1, r8, #3
 80084fa:	1b49      	subs	r1, r1, r5
 80084fc:	f021 0103 	bic.w	r1, r1, #3
 8008500:	3d03      	subs	r5, #3
 8008502:	45a8      	cmp	r8, r5
 8008504:	bf38      	it	cc
 8008506:	2100      	movcc	r1, #0
 8008508:	440b      	add	r3, r1
 800850a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800850e:	b191      	cbz	r1, 8008536 <__mdiff+0x11a>
 8008510:	6117      	str	r7, [r2, #16]
 8008512:	e79d      	b.n	8008450 <__mdiff+0x34>
 8008514:	f854 1b04 	ldr.w	r1, [r4], #4
 8008518:	46e6      	mov	lr, ip
 800851a:	0c08      	lsrs	r0, r1, #16
 800851c:	fa1c fc81 	uxtah	ip, ip, r1
 8008520:	4471      	add	r1, lr
 8008522:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008526:	b289      	uxth	r1, r1
 8008528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800852c:	f846 1b04 	str.w	r1, [r6], #4
 8008530:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008534:	e7dd      	b.n	80084f2 <__mdiff+0xd6>
 8008536:	3f01      	subs	r7, #1
 8008538:	e7e7      	b.n	800850a <__mdiff+0xee>
 800853a:	bf00      	nop
 800853c:	08009ca8 	.word	0x08009ca8
 8008540:	08009cb9 	.word	0x08009cb9

08008544 <__d2b>:
 8008544:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008548:	460f      	mov	r7, r1
 800854a:	2101      	movs	r1, #1
 800854c:	ec59 8b10 	vmov	r8, r9, d0
 8008550:	4616      	mov	r6, r2
 8008552:	f7ff fccd 	bl	8007ef0 <_Balloc>
 8008556:	4604      	mov	r4, r0
 8008558:	b930      	cbnz	r0, 8008568 <__d2b+0x24>
 800855a:	4602      	mov	r2, r0
 800855c:	4b23      	ldr	r3, [pc, #140]	@ (80085ec <__d2b+0xa8>)
 800855e:	4824      	ldr	r0, [pc, #144]	@ (80085f0 <__d2b+0xac>)
 8008560:	f240 310f 	movw	r1, #783	@ 0x30f
 8008564:	f000 fa82 	bl	8008a6c <__assert_func>
 8008568:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800856c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008570:	b10d      	cbz	r5, 8008576 <__d2b+0x32>
 8008572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008576:	9301      	str	r3, [sp, #4]
 8008578:	f1b8 0300 	subs.w	r3, r8, #0
 800857c:	d023      	beq.n	80085c6 <__d2b+0x82>
 800857e:	4668      	mov	r0, sp
 8008580:	9300      	str	r3, [sp, #0]
 8008582:	f7ff fd7c 	bl	800807e <__lo0bits>
 8008586:	e9dd 1200 	ldrd	r1, r2, [sp]
 800858a:	b1d0      	cbz	r0, 80085c2 <__d2b+0x7e>
 800858c:	f1c0 0320 	rsb	r3, r0, #32
 8008590:	fa02 f303 	lsl.w	r3, r2, r3
 8008594:	430b      	orrs	r3, r1
 8008596:	40c2      	lsrs	r2, r0
 8008598:	6163      	str	r3, [r4, #20]
 800859a:	9201      	str	r2, [sp, #4]
 800859c:	9b01      	ldr	r3, [sp, #4]
 800859e:	61a3      	str	r3, [r4, #24]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	bf0c      	ite	eq
 80085a4:	2201      	moveq	r2, #1
 80085a6:	2202      	movne	r2, #2
 80085a8:	6122      	str	r2, [r4, #16]
 80085aa:	b1a5      	cbz	r5, 80085d6 <__d2b+0x92>
 80085ac:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80085b0:	4405      	add	r5, r0
 80085b2:	603d      	str	r5, [r7, #0]
 80085b4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80085b8:	6030      	str	r0, [r6, #0]
 80085ba:	4620      	mov	r0, r4
 80085bc:	b003      	add	sp, #12
 80085be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085c2:	6161      	str	r1, [r4, #20]
 80085c4:	e7ea      	b.n	800859c <__d2b+0x58>
 80085c6:	a801      	add	r0, sp, #4
 80085c8:	f7ff fd59 	bl	800807e <__lo0bits>
 80085cc:	9b01      	ldr	r3, [sp, #4]
 80085ce:	6163      	str	r3, [r4, #20]
 80085d0:	3020      	adds	r0, #32
 80085d2:	2201      	movs	r2, #1
 80085d4:	e7e8      	b.n	80085a8 <__d2b+0x64>
 80085d6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80085da:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80085de:	6038      	str	r0, [r7, #0]
 80085e0:	6918      	ldr	r0, [r3, #16]
 80085e2:	f7ff fd2d 	bl	8008040 <__hi0bits>
 80085e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80085ea:	e7e5      	b.n	80085b8 <__d2b+0x74>
 80085ec:	08009ca8 	.word	0x08009ca8
 80085f0:	08009cb9 	.word	0x08009cb9

080085f4 <__ssputs_r>:
 80085f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085f8:	688e      	ldr	r6, [r1, #8]
 80085fa:	461f      	mov	r7, r3
 80085fc:	42be      	cmp	r6, r7
 80085fe:	680b      	ldr	r3, [r1, #0]
 8008600:	4682      	mov	sl, r0
 8008602:	460c      	mov	r4, r1
 8008604:	4690      	mov	r8, r2
 8008606:	d82d      	bhi.n	8008664 <__ssputs_r+0x70>
 8008608:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800860c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008610:	d026      	beq.n	8008660 <__ssputs_r+0x6c>
 8008612:	6965      	ldr	r5, [r4, #20]
 8008614:	6909      	ldr	r1, [r1, #16]
 8008616:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800861a:	eba3 0901 	sub.w	r9, r3, r1
 800861e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008622:	1c7b      	adds	r3, r7, #1
 8008624:	444b      	add	r3, r9
 8008626:	106d      	asrs	r5, r5, #1
 8008628:	429d      	cmp	r5, r3
 800862a:	bf38      	it	cc
 800862c:	461d      	movcc	r5, r3
 800862e:	0553      	lsls	r3, r2, #21
 8008630:	d527      	bpl.n	8008682 <__ssputs_r+0x8e>
 8008632:	4629      	mov	r1, r5
 8008634:	f7ff fbd0 	bl	8007dd8 <_malloc_r>
 8008638:	4606      	mov	r6, r0
 800863a:	b360      	cbz	r0, 8008696 <__ssputs_r+0xa2>
 800863c:	6921      	ldr	r1, [r4, #16]
 800863e:	464a      	mov	r2, r9
 8008640:	f000 fa06 	bl	8008a50 <memcpy>
 8008644:	89a3      	ldrh	r3, [r4, #12]
 8008646:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800864a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800864e:	81a3      	strh	r3, [r4, #12]
 8008650:	6126      	str	r6, [r4, #16]
 8008652:	6165      	str	r5, [r4, #20]
 8008654:	444e      	add	r6, r9
 8008656:	eba5 0509 	sub.w	r5, r5, r9
 800865a:	6026      	str	r6, [r4, #0]
 800865c:	60a5      	str	r5, [r4, #8]
 800865e:	463e      	mov	r6, r7
 8008660:	42be      	cmp	r6, r7
 8008662:	d900      	bls.n	8008666 <__ssputs_r+0x72>
 8008664:	463e      	mov	r6, r7
 8008666:	6820      	ldr	r0, [r4, #0]
 8008668:	4632      	mov	r2, r6
 800866a:	4641      	mov	r1, r8
 800866c:	f000 f9c6 	bl	80089fc <memmove>
 8008670:	68a3      	ldr	r3, [r4, #8]
 8008672:	1b9b      	subs	r3, r3, r6
 8008674:	60a3      	str	r3, [r4, #8]
 8008676:	6823      	ldr	r3, [r4, #0]
 8008678:	4433      	add	r3, r6
 800867a:	6023      	str	r3, [r4, #0]
 800867c:	2000      	movs	r0, #0
 800867e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008682:	462a      	mov	r2, r5
 8008684:	f000 fa36 	bl	8008af4 <_realloc_r>
 8008688:	4606      	mov	r6, r0
 800868a:	2800      	cmp	r0, #0
 800868c:	d1e0      	bne.n	8008650 <__ssputs_r+0x5c>
 800868e:	6921      	ldr	r1, [r4, #16]
 8008690:	4650      	mov	r0, sl
 8008692:	f7ff fb2d 	bl	8007cf0 <_free_r>
 8008696:	230c      	movs	r3, #12
 8008698:	f8ca 3000 	str.w	r3, [sl]
 800869c:	89a3      	ldrh	r3, [r4, #12]
 800869e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086a2:	81a3      	strh	r3, [r4, #12]
 80086a4:	f04f 30ff 	mov.w	r0, #4294967295
 80086a8:	e7e9      	b.n	800867e <__ssputs_r+0x8a>
	...

080086ac <_svfiprintf_r>:
 80086ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b0:	4698      	mov	r8, r3
 80086b2:	898b      	ldrh	r3, [r1, #12]
 80086b4:	061b      	lsls	r3, r3, #24
 80086b6:	b09d      	sub	sp, #116	@ 0x74
 80086b8:	4607      	mov	r7, r0
 80086ba:	460d      	mov	r5, r1
 80086bc:	4614      	mov	r4, r2
 80086be:	d510      	bpl.n	80086e2 <_svfiprintf_r+0x36>
 80086c0:	690b      	ldr	r3, [r1, #16]
 80086c2:	b973      	cbnz	r3, 80086e2 <_svfiprintf_r+0x36>
 80086c4:	2140      	movs	r1, #64	@ 0x40
 80086c6:	f7ff fb87 	bl	8007dd8 <_malloc_r>
 80086ca:	6028      	str	r0, [r5, #0]
 80086cc:	6128      	str	r0, [r5, #16]
 80086ce:	b930      	cbnz	r0, 80086de <_svfiprintf_r+0x32>
 80086d0:	230c      	movs	r3, #12
 80086d2:	603b      	str	r3, [r7, #0]
 80086d4:	f04f 30ff 	mov.w	r0, #4294967295
 80086d8:	b01d      	add	sp, #116	@ 0x74
 80086da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086de:	2340      	movs	r3, #64	@ 0x40
 80086e0:	616b      	str	r3, [r5, #20]
 80086e2:	2300      	movs	r3, #0
 80086e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80086e6:	2320      	movs	r3, #32
 80086e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80086ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80086f0:	2330      	movs	r3, #48	@ 0x30
 80086f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008890 <_svfiprintf_r+0x1e4>
 80086f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80086fa:	f04f 0901 	mov.w	r9, #1
 80086fe:	4623      	mov	r3, r4
 8008700:	469a      	mov	sl, r3
 8008702:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008706:	b10a      	cbz	r2, 800870c <_svfiprintf_r+0x60>
 8008708:	2a25      	cmp	r2, #37	@ 0x25
 800870a:	d1f9      	bne.n	8008700 <_svfiprintf_r+0x54>
 800870c:	ebba 0b04 	subs.w	fp, sl, r4
 8008710:	d00b      	beq.n	800872a <_svfiprintf_r+0x7e>
 8008712:	465b      	mov	r3, fp
 8008714:	4622      	mov	r2, r4
 8008716:	4629      	mov	r1, r5
 8008718:	4638      	mov	r0, r7
 800871a:	f7ff ff6b 	bl	80085f4 <__ssputs_r>
 800871e:	3001      	adds	r0, #1
 8008720:	f000 80a7 	beq.w	8008872 <_svfiprintf_r+0x1c6>
 8008724:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008726:	445a      	add	r2, fp
 8008728:	9209      	str	r2, [sp, #36]	@ 0x24
 800872a:	f89a 3000 	ldrb.w	r3, [sl]
 800872e:	2b00      	cmp	r3, #0
 8008730:	f000 809f 	beq.w	8008872 <_svfiprintf_r+0x1c6>
 8008734:	2300      	movs	r3, #0
 8008736:	f04f 32ff 	mov.w	r2, #4294967295
 800873a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800873e:	f10a 0a01 	add.w	sl, sl, #1
 8008742:	9304      	str	r3, [sp, #16]
 8008744:	9307      	str	r3, [sp, #28]
 8008746:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800874a:	931a      	str	r3, [sp, #104]	@ 0x68
 800874c:	4654      	mov	r4, sl
 800874e:	2205      	movs	r2, #5
 8008750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008754:	484e      	ldr	r0, [pc, #312]	@ (8008890 <_svfiprintf_r+0x1e4>)
 8008756:	f7f7 fd3b 	bl	80001d0 <memchr>
 800875a:	9a04      	ldr	r2, [sp, #16]
 800875c:	b9d8      	cbnz	r0, 8008796 <_svfiprintf_r+0xea>
 800875e:	06d0      	lsls	r0, r2, #27
 8008760:	bf44      	itt	mi
 8008762:	2320      	movmi	r3, #32
 8008764:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008768:	0711      	lsls	r1, r2, #28
 800876a:	bf44      	itt	mi
 800876c:	232b      	movmi	r3, #43	@ 0x2b
 800876e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008772:	f89a 3000 	ldrb.w	r3, [sl]
 8008776:	2b2a      	cmp	r3, #42	@ 0x2a
 8008778:	d015      	beq.n	80087a6 <_svfiprintf_r+0xfa>
 800877a:	9a07      	ldr	r2, [sp, #28]
 800877c:	4654      	mov	r4, sl
 800877e:	2000      	movs	r0, #0
 8008780:	f04f 0c0a 	mov.w	ip, #10
 8008784:	4621      	mov	r1, r4
 8008786:	f811 3b01 	ldrb.w	r3, [r1], #1
 800878a:	3b30      	subs	r3, #48	@ 0x30
 800878c:	2b09      	cmp	r3, #9
 800878e:	d94b      	bls.n	8008828 <_svfiprintf_r+0x17c>
 8008790:	b1b0      	cbz	r0, 80087c0 <_svfiprintf_r+0x114>
 8008792:	9207      	str	r2, [sp, #28]
 8008794:	e014      	b.n	80087c0 <_svfiprintf_r+0x114>
 8008796:	eba0 0308 	sub.w	r3, r0, r8
 800879a:	fa09 f303 	lsl.w	r3, r9, r3
 800879e:	4313      	orrs	r3, r2
 80087a0:	9304      	str	r3, [sp, #16]
 80087a2:	46a2      	mov	sl, r4
 80087a4:	e7d2      	b.n	800874c <_svfiprintf_r+0xa0>
 80087a6:	9b03      	ldr	r3, [sp, #12]
 80087a8:	1d19      	adds	r1, r3, #4
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	9103      	str	r1, [sp, #12]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	bfbb      	ittet	lt
 80087b2:	425b      	neglt	r3, r3
 80087b4:	f042 0202 	orrlt.w	r2, r2, #2
 80087b8:	9307      	strge	r3, [sp, #28]
 80087ba:	9307      	strlt	r3, [sp, #28]
 80087bc:	bfb8      	it	lt
 80087be:	9204      	strlt	r2, [sp, #16]
 80087c0:	7823      	ldrb	r3, [r4, #0]
 80087c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80087c4:	d10a      	bne.n	80087dc <_svfiprintf_r+0x130>
 80087c6:	7863      	ldrb	r3, [r4, #1]
 80087c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80087ca:	d132      	bne.n	8008832 <_svfiprintf_r+0x186>
 80087cc:	9b03      	ldr	r3, [sp, #12]
 80087ce:	1d1a      	adds	r2, r3, #4
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	9203      	str	r2, [sp, #12]
 80087d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80087d8:	3402      	adds	r4, #2
 80087da:	9305      	str	r3, [sp, #20]
 80087dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80088a0 <_svfiprintf_r+0x1f4>
 80087e0:	7821      	ldrb	r1, [r4, #0]
 80087e2:	2203      	movs	r2, #3
 80087e4:	4650      	mov	r0, sl
 80087e6:	f7f7 fcf3 	bl	80001d0 <memchr>
 80087ea:	b138      	cbz	r0, 80087fc <_svfiprintf_r+0x150>
 80087ec:	9b04      	ldr	r3, [sp, #16]
 80087ee:	eba0 000a 	sub.w	r0, r0, sl
 80087f2:	2240      	movs	r2, #64	@ 0x40
 80087f4:	4082      	lsls	r2, r0
 80087f6:	4313      	orrs	r3, r2
 80087f8:	3401      	adds	r4, #1
 80087fa:	9304      	str	r3, [sp, #16]
 80087fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008800:	4824      	ldr	r0, [pc, #144]	@ (8008894 <_svfiprintf_r+0x1e8>)
 8008802:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008806:	2206      	movs	r2, #6
 8008808:	f7f7 fce2 	bl	80001d0 <memchr>
 800880c:	2800      	cmp	r0, #0
 800880e:	d036      	beq.n	800887e <_svfiprintf_r+0x1d2>
 8008810:	4b21      	ldr	r3, [pc, #132]	@ (8008898 <_svfiprintf_r+0x1ec>)
 8008812:	bb1b      	cbnz	r3, 800885c <_svfiprintf_r+0x1b0>
 8008814:	9b03      	ldr	r3, [sp, #12]
 8008816:	3307      	adds	r3, #7
 8008818:	f023 0307 	bic.w	r3, r3, #7
 800881c:	3308      	adds	r3, #8
 800881e:	9303      	str	r3, [sp, #12]
 8008820:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008822:	4433      	add	r3, r6
 8008824:	9309      	str	r3, [sp, #36]	@ 0x24
 8008826:	e76a      	b.n	80086fe <_svfiprintf_r+0x52>
 8008828:	fb0c 3202 	mla	r2, ip, r2, r3
 800882c:	460c      	mov	r4, r1
 800882e:	2001      	movs	r0, #1
 8008830:	e7a8      	b.n	8008784 <_svfiprintf_r+0xd8>
 8008832:	2300      	movs	r3, #0
 8008834:	3401      	adds	r4, #1
 8008836:	9305      	str	r3, [sp, #20]
 8008838:	4619      	mov	r1, r3
 800883a:	f04f 0c0a 	mov.w	ip, #10
 800883e:	4620      	mov	r0, r4
 8008840:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008844:	3a30      	subs	r2, #48	@ 0x30
 8008846:	2a09      	cmp	r2, #9
 8008848:	d903      	bls.n	8008852 <_svfiprintf_r+0x1a6>
 800884a:	2b00      	cmp	r3, #0
 800884c:	d0c6      	beq.n	80087dc <_svfiprintf_r+0x130>
 800884e:	9105      	str	r1, [sp, #20]
 8008850:	e7c4      	b.n	80087dc <_svfiprintf_r+0x130>
 8008852:	fb0c 2101 	mla	r1, ip, r1, r2
 8008856:	4604      	mov	r4, r0
 8008858:	2301      	movs	r3, #1
 800885a:	e7f0      	b.n	800883e <_svfiprintf_r+0x192>
 800885c:	ab03      	add	r3, sp, #12
 800885e:	9300      	str	r3, [sp, #0]
 8008860:	462a      	mov	r2, r5
 8008862:	4b0e      	ldr	r3, [pc, #56]	@ (800889c <_svfiprintf_r+0x1f0>)
 8008864:	a904      	add	r1, sp, #16
 8008866:	4638      	mov	r0, r7
 8008868:	f7fd fe96 	bl	8006598 <_printf_float>
 800886c:	1c42      	adds	r2, r0, #1
 800886e:	4606      	mov	r6, r0
 8008870:	d1d6      	bne.n	8008820 <_svfiprintf_r+0x174>
 8008872:	89ab      	ldrh	r3, [r5, #12]
 8008874:	065b      	lsls	r3, r3, #25
 8008876:	f53f af2d 	bmi.w	80086d4 <_svfiprintf_r+0x28>
 800887a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800887c:	e72c      	b.n	80086d8 <_svfiprintf_r+0x2c>
 800887e:	ab03      	add	r3, sp, #12
 8008880:	9300      	str	r3, [sp, #0]
 8008882:	462a      	mov	r2, r5
 8008884:	4b05      	ldr	r3, [pc, #20]	@ (800889c <_svfiprintf_r+0x1f0>)
 8008886:	a904      	add	r1, sp, #16
 8008888:	4638      	mov	r0, r7
 800888a:	f7fe f91d 	bl	8006ac8 <_printf_i>
 800888e:	e7ed      	b.n	800886c <_svfiprintf_r+0x1c0>
 8008890:	08009e10 	.word	0x08009e10
 8008894:	08009e1a 	.word	0x08009e1a
 8008898:	08006599 	.word	0x08006599
 800889c:	080085f5 	.word	0x080085f5
 80088a0:	08009e16 	.word	0x08009e16

080088a4 <__sflush_r>:
 80088a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088ac:	0716      	lsls	r6, r2, #28
 80088ae:	4605      	mov	r5, r0
 80088b0:	460c      	mov	r4, r1
 80088b2:	d454      	bmi.n	800895e <__sflush_r+0xba>
 80088b4:	684b      	ldr	r3, [r1, #4]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	dc02      	bgt.n	80088c0 <__sflush_r+0x1c>
 80088ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80088bc:	2b00      	cmp	r3, #0
 80088be:	dd48      	ble.n	8008952 <__sflush_r+0xae>
 80088c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088c2:	2e00      	cmp	r6, #0
 80088c4:	d045      	beq.n	8008952 <__sflush_r+0xae>
 80088c6:	2300      	movs	r3, #0
 80088c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80088cc:	682f      	ldr	r7, [r5, #0]
 80088ce:	6a21      	ldr	r1, [r4, #32]
 80088d0:	602b      	str	r3, [r5, #0]
 80088d2:	d030      	beq.n	8008936 <__sflush_r+0x92>
 80088d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80088d6:	89a3      	ldrh	r3, [r4, #12]
 80088d8:	0759      	lsls	r1, r3, #29
 80088da:	d505      	bpl.n	80088e8 <__sflush_r+0x44>
 80088dc:	6863      	ldr	r3, [r4, #4]
 80088de:	1ad2      	subs	r2, r2, r3
 80088e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80088e2:	b10b      	cbz	r3, 80088e8 <__sflush_r+0x44>
 80088e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80088e6:	1ad2      	subs	r2, r2, r3
 80088e8:	2300      	movs	r3, #0
 80088ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088ec:	6a21      	ldr	r1, [r4, #32]
 80088ee:	4628      	mov	r0, r5
 80088f0:	47b0      	blx	r6
 80088f2:	1c43      	adds	r3, r0, #1
 80088f4:	89a3      	ldrh	r3, [r4, #12]
 80088f6:	d106      	bne.n	8008906 <__sflush_r+0x62>
 80088f8:	6829      	ldr	r1, [r5, #0]
 80088fa:	291d      	cmp	r1, #29
 80088fc:	d82b      	bhi.n	8008956 <__sflush_r+0xb2>
 80088fe:	4a2a      	ldr	r2, [pc, #168]	@ (80089a8 <__sflush_r+0x104>)
 8008900:	410a      	asrs	r2, r1
 8008902:	07d6      	lsls	r6, r2, #31
 8008904:	d427      	bmi.n	8008956 <__sflush_r+0xb2>
 8008906:	2200      	movs	r2, #0
 8008908:	6062      	str	r2, [r4, #4]
 800890a:	04d9      	lsls	r1, r3, #19
 800890c:	6922      	ldr	r2, [r4, #16]
 800890e:	6022      	str	r2, [r4, #0]
 8008910:	d504      	bpl.n	800891c <__sflush_r+0x78>
 8008912:	1c42      	adds	r2, r0, #1
 8008914:	d101      	bne.n	800891a <__sflush_r+0x76>
 8008916:	682b      	ldr	r3, [r5, #0]
 8008918:	b903      	cbnz	r3, 800891c <__sflush_r+0x78>
 800891a:	6560      	str	r0, [r4, #84]	@ 0x54
 800891c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800891e:	602f      	str	r7, [r5, #0]
 8008920:	b1b9      	cbz	r1, 8008952 <__sflush_r+0xae>
 8008922:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008926:	4299      	cmp	r1, r3
 8008928:	d002      	beq.n	8008930 <__sflush_r+0x8c>
 800892a:	4628      	mov	r0, r5
 800892c:	f7ff f9e0 	bl	8007cf0 <_free_r>
 8008930:	2300      	movs	r3, #0
 8008932:	6363      	str	r3, [r4, #52]	@ 0x34
 8008934:	e00d      	b.n	8008952 <__sflush_r+0xae>
 8008936:	2301      	movs	r3, #1
 8008938:	4628      	mov	r0, r5
 800893a:	47b0      	blx	r6
 800893c:	4602      	mov	r2, r0
 800893e:	1c50      	adds	r0, r2, #1
 8008940:	d1c9      	bne.n	80088d6 <__sflush_r+0x32>
 8008942:	682b      	ldr	r3, [r5, #0]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d0c6      	beq.n	80088d6 <__sflush_r+0x32>
 8008948:	2b1d      	cmp	r3, #29
 800894a:	d001      	beq.n	8008950 <__sflush_r+0xac>
 800894c:	2b16      	cmp	r3, #22
 800894e:	d11e      	bne.n	800898e <__sflush_r+0xea>
 8008950:	602f      	str	r7, [r5, #0]
 8008952:	2000      	movs	r0, #0
 8008954:	e022      	b.n	800899c <__sflush_r+0xf8>
 8008956:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800895a:	b21b      	sxth	r3, r3
 800895c:	e01b      	b.n	8008996 <__sflush_r+0xf2>
 800895e:	690f      	ldr	r7, [r1, #16]
 8008960:	2f00      	cmp	r7, #0
 8008962:	d0f6      	beq.n	8008952 <__sflush_r+0xae>
 8008964:	0793      	lsls	r3, r2, #30
 8008966:	680e      	ldr	r6, [r1, #0]
 8008968:	bf08      	it	eq
 800896a:	694b      	ldreq	r3, [r1, #20]
 800896c:	600f      	str	r7, [r1, #0]
 800896e:	bf18      	it	ne
 8008970:	2300      	movne	r3, #0
 8008972:	eba6 0807 	sub.w	r8, r6, r7
 8008976:	608b      	str	r3, [r1, #8]
 8008978:	f1b8 0f00 	cmp.w	r8, #0
 800897c:	dde9      	ble.n	8008952 <__sflush_r+0xae>
 800897e:	6a21      	ldr	r1, [r4, #32]
 8008980:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008982:	4643      	mov	r3, r8
 8008984:	463a      	mov	r2, r7
 8008986:	4628      	mov	r0, r5
 8008988:	47b0      	blx	r6
 800898a:	2800      	cmp	r0, #0
 800898c:	dc08      	bgt.n	80089a0 <__sflush_r+0xfc>
 800898e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008992:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008996:	81a3      	strh	r3, [r4, #12]
 8008998:	f04f 30ff 	mov.w	r0, #4294967295
 800899c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089a0:	4407      	add	r7, r0
 80089a2:	eba8 0800 	sub.w	r8, r8, r0
 80089a6:	e7e7      	b.n	8008978 <__sflush_r+0xd4>
 80089a8:	dfbffffe 	.word	0xdfbffffe

080089ac <_fflush_r>:
 80089ac:	b538      	push	{r3, r4, r5, lr}
 80089ae:	690b      	ldr	r3, [r1, #16]
 80089b0:	4605      	mov	r5, r0
 80089b2:	460c      	mov	r4, r1
 80089b4:	b913      	cbnz	r3, 80089bc <_fflush_r+0x10>
 80089b6:	2500      	movs	r5, #0
 80089b8:	4628      	mov	r0, r5
 80089ba:	bd38      	pop	{r3, r4, r5, pc}
 80089bc:	b118      	cbz	r0, 80089c6 <_fflush_r+0x1a>
 80089be:	6a03      	ldr	r3, [r0, #32]
 80089c0:	b90b      	cbnz	r3, 80089c6 <_fflush_r+0x1a>
 80089c2:	f7fe fa2d 	bl	8006e20 <__sinit>
 80089c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d0f3      	beq.n	80089b6 <_fflush_r+0xa>
 80089ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80089d0:	07d0      	lsls	r0, r2, #31
 80089d2:	d404      	bmi.n	80089de <_fflush_r+0x32>
 80089d4:	0599      	lsls	r1, r3, #22
 80089d6:	d402      	bmi.n	80089de <_fflush_r+0x32>
 80089d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089da:	f7fe fb38 	bl	800704e <__retarget_lock_acquire_recursive>
 80089de:	4628      	mov	r0, r5
 80089e0:	4621      	mov	r1, r4
 80089e2:	f7ff ff5f 	bl	80088a4 <__sflush_r>
 80089e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80089e8:	07da      	lsls	r2, r3, #31
 80089ea:	4605      	mov	r5, r0
 80089ec:	d4e4      	bmi.n	80089b8 <_fflush_r+0xc>
 80089ee:	89a3      	ldrh	r3, [r4, #12]
 80089f0:	059b      	lsls	r3, r3, #22
 80089f2:	d4e1      	bmi.n	80089b8 <_fflush_r+0xc>
 80089f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089f6:	f7fe fb2b 	bl	8007050 <__retarget_lock_release_recursive>
 80089fa:	e7dd      	b.n	80089b8 <_fflush_r+0xc>

080089fc <memmove>:
 80089fc:	4288      	cmp	r0, r1
 80089fe:	b510      	push	{r4, lr}
 8008a00:	eb01 0402 	add.w	r4, r1, r2
 8008a04:	d902      	bls.n	8008a0c <memmove+0x10>
 8008a06:	4284      	cmp	r4, r0
 8008a08:	4623      	mov	r3, r4
 8008a0a:	d807      	bhi.n	8008a1c <memmove+0x20>
 8008a0c:	1e43      	subs	r3, r0, #1
 8008a0e:	42a1      	cmp	r1, r4
 8008a10:	d008      	beq.n	8008a24 <memmove+0x28>
 8008a12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a1a:	e7f8      	b.n	8008a0e <memmove+0x12>
 8008a1c:	4402      	add	r2, r0
 8008a1e:	4601      	mov	r1, r0
 8008a20:	428a      	cmp	r2, r1
 8008a22:	d100      	bne.n	8008a26 <memmove+0x2a>
 8008a24:	bd10      	pop	{r4, pc}
 8008a26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a2e:	e7f7      	b.n	8008a20 <memmove+0x24>

08008a30 <_sbrk_r>:
 8008a30:	b538      	push	{r3, r4, r5, lr}
 8008a32:	4d06      	ldr	r5, [pc, #24]	@ (8008a4c <_sbrk_r+0x1c>)
 8008a34:	2300      	movs	r3, #0
 8008a36:	4604      	mov	r4, r0
 8008a38:	4608      	mov	r0, r1
 8008a3a:	602b      	str	r3, [r5, #0]
 8008a3c:	f7f9 ff14 	bl	8002868 <_sbrk>
 8008a40:	1c43      	adds	r3, r0, #1
 8008a42:	d102      	bne.n	8008a4a <_sbrk_r+0x1a>
 8008a44:	682b      	ldr	r3, [r5, #0]
 8008a46:	b103      	cbz	r3, 8008a4a <_sbrk_r+0x1a>
 8008a48:	6023      	str	r3, [r4, #0]
 8008a4a:	bd38      	pop	{r3, r4, r5, pc}
 8008a4c:	20000dd0 	.word	0x20000dd0

08008a50 <memcpy>:
 8008a50:	440a      	add	r2, r1
 8008a52:	4291      	cmp	r1, r2
 8008a54:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a58:	d100      	bne.n	8008a5c <memcpy+0xc>
 8008a5a:	4770      	bx	lr
 8008a5c:	b510      	push	{r4, lr}
 8008a5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a66:	4291      	cmp	r1, r2
 8008a68:	d1f9      	bne.n	8008a5e <memcpy+0xe>
 8008a6a:	bd10      	pop	{r4, pc}

08008a6c <__assert_func>:
 8008a6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a6e:	4614      	mov	r4, r2
 8008a70:	461a      	mov	r2, r3
 8008a72:	4b09      	ldr	r3, [pc, #36]	@ (8008a98 <__assert_func+0x2c>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4605      	mov	r5, r0
 8008a78:	68d8      	ldr	r0, [r3, #12]
 8008a7a:	b954      	cbnz	r4, 8008a92 <__assert_func+0x26>
 8008a7c:	4b07      	ldr	r3, [pc, #28]	@ (8008a9c <__assert_func+0x30>)
 8008a7e:	461c      	mov	r4, r3
 8008a80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a84:	9100      	str	r1, [sp, #0]
 8008a86:	462b      	mov	r3, r5
 8008a88:	4905      	ldr	r1, [pc, #20]	@ (8008aa0 <__assert_func+0x34>)
 8008a8a:	f000 f86f 	bl	8008b6c <fiprintf>
 8008a8e:	f000 f87f 	bl	8008b90 <abort>
 8008a92:	4b04      	ldr	r3, [pc, #16]	@ (8008aa4 <__assert_func+0x38>)
 8008a94:	e7f4      	b.n	8008a80 <__assert_func+0x14>
 8008a96:	bf00      	nop
 8008a98:	20000020 	.word	0x20000020
 8008a9c:	08009e66 	.word	0x08009e66
 8008aa0:	08009e38 	.word	0x08009e38
 8008aa4:	08009e2b 	.word	0x08009e2b

08008aa8 <_calloc_r>:
 8008aa8:	b570      	push	{r4, r5, r6, lr}
 8008aaa:	fba1 5402 	umull	r5, r4, r1, r2
 8008aae:	b93c      	cbnz	r4, 8008ac0 <_calloc_r+0x18>
 8008ab0:	4629      	mov	r1, r5
 8008ab2:	f7ff f991 	bl	8007dd8 <_malloc_r>
 8008ab6:	4606      	mov	r6, r0
 8008ab8:	b928      	cbnz	r0, 8008ac6 <_calloc_r+0x1e>
 8008aba:	2600      	movs	r6, #0
 8008abc:	4630      	mov	r0, r6
 8008abe:	bd70      	pop	{r4, r5, r6, pc}
 8008ac0:	220c      	movs	r2, #12
 8008ac2:	6002      	str	r2, [r0, #0]
 8008ac4:	e7f9      	b.n	8008aba <_calloc_r+0x12>
 8008ac6:	462a      	mov	r2, r5
 8008ac8:	4621      	mov	r1, r4
 8008aca:	f7fe fa42 	bl	8006f52 <memset>
 8008ace:	e7f5      	b.n	8008abc <_calloc_r+0x14>

08008ad0 <__ascii_mbtowc>:
 8008ad0:	b082      	sub	sp, #8
 8008ad2:	b901      	cbnz	r1, 8008ad6 <__ascii_mbtowc+0x6>
 8008ad4:	a901      	add	r1, sp, #4
 8008ad6:	b142      	cbz	r2, 8008aea <__ascii_mbtowc+0x1a>
 8008ad8:	b14b      	cbz	r3, 8008aee <__ascii_mbtowc+0x1e>
 8008ada:	7813      	ldrb	r3, [r2, #0]
 8008adc:	600b      	str	r3, [r1, #0]
 8008ade:	7812      	ldrb	r2, [r2, #0]
 8008ae0:	1e10      	subs	r0, r2, #0
 8008ae2:	bf18      	it	ne
 8008ae4:	2001      	movne	r0, #1
 8008ae6:	b002      	add	sp, #8
 8008ae8:	4770      	bx	lr
 8008aea:	4610      	mov	r0, r2
 8008aec:	e7fb      	b.n	8008ae6 <__ascii_mbtowc+0x16>
 8008aee:	f06f 0001 	mvn.w	r0, #1
 8008af2:	e7f8      	b.n	8008ae6 <__ascii_mbtowc+0x16>

08008af4 <_realloc_r>:
 8008af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008af8:	4680      	mov	r8, r0
 8008afa:	4615      	mov	r5, r2
 8008afc:	460c      	mov	r4, r1
 8008afe:	b921      	cbnz	r1, 8008b0a <_realloc_r+0x16>
 8008b00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b04:	4611      	mov	r1, r2
 8008b06:	f7ff b967 	b.w	8007dd8 <_malloc_r>
 8008b0a:	b92a      	cbnz	r2, 8008b18 <_realloc_r+0x24>
 8008b0c:	f7ff f8f0 	bl	8007cf0 <_free_r>
 8008b10:	2400      	movs	r4, #0
 8008b12:	4620      	mov	r0, r4
 8008b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b18:	f000 f841 	bl	8008b9e <_malloc_usable_size_r>
 8008b1c:	4285      	cmp	r5, r0
 8008b1e:	4606      	mov	r6, r0
 8008b20:	d802      	bhi.n	8008b28 <_realloc_r+0x34>
 8008b22:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008b26:	d8f4      	bhi.n	8008b12 <_realloc_r+0x1e>
 8008b28:	4629      	mov	r1, r5
 8008b2a:	4640      	mov	r0, r8
 8008b2c:	f7ff f954 	bl	8007dd8 <_malloc_r>
 8008b30:	4607      	mov	r7, r0
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d0ec      	beq.n	8008b10 <_realloc_r+0x1c>
 8008b36:	42b5      	cmp	r5, r6
 8008b38:	462a      	mov	r2, r5
 8008b3a:	4621      	mov	r1, r4
 8008b3c:	bf28      	it	cs
 8008b3e:	4632      	movcs	r2, r6
 8008b40:	f7ff ff86 	bl	8008a50 <memcpy>
 8008b44:	4621      	mov	r1, r4
 8008b46:	4640      	mov	r0, r8
 8008b48:	f7ff f8d2 	bl	8007cf0 <_free_r>
 8008b4c:	463c      	mov	r4, r7
 8008b4e:	e7e0      	b.n	8008b12 <_realloc_r+0x1e>

08008b50 <__ascii_wctomb>:
 8008b50:	4603      	mov	r3, r0
 8008b52:	4608      	mov	r0, r1
 8008b54:	b141      	cbz	r1, 8008b68 <__ascii_wctomb+0x18>
 8008b56:	2aff      	cmp	r2, #255	@ 0xff
 8008b58:	d904      	bls.n	8008b64 <__ascii_wctomb+0x14>
 8008b5a:	228a      	movs	r2, #138	@ 0x8a
 8008b5c:	601a      	str	r2, [r3, #0]
 8008b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b62:	4770      	bx	lr
 8008b64:	700a      	strb	r2, [r1, #0]
 8008b66:	2001      	movs	r0, #1
 8008b68:	4770      	bx	lr
	...

08008b6c <fiprintf>:
 8008b6c:	b40e      	push	{r1, r2, r3}
 8008b6e:	b503      	push	{r0, r1, lr}
 8008b70:	4601      	mov	r1, r0
 8008b72:	ab03      	add	r3, sp, #12
 8008b74:	4805      	ldr	r0, [pc, #20]	@ (8008b8c <fiprintf+0x20>)
 8008b76:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b7a:	6800      	ldr	r0, [r0, #0]
 8008b7c:	9301      	str	r3, [sp, #4]
 8008b7e:	f000 f83f 	bl	8008c00 <_vfiprintf_r>
 8008b82:	b002      	add	sp, #8
 8008b84:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b88:	b003      	add	sp, #12
 8008b8a:	4770      	bx	lr
 8008b8c:	20000020 	.word	0x20000020

08008b90 <abort>:
 8008b90:	b508      	push	{r3, lr}
 8008b92:	2006      	movs	r0, #6
 8008b94:	f000 fa08 	bl	8008fa8 <raise>
 8008b98:	2001      	movs	r0, #1
 8008b9a:	f7f9 fded 	bl	8002778 <_exit>

08008b9e <_malloc_usable_size_r>:
 8008b9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ba2:	1f18      	subs	r0, r3, #4
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	bfbc      	itt	lt
 8008ba8:	580b      	ldrlt	r3, [r1, r0]
 8008baa:	18c0      	addlt	r0, r0, r3
 8008bac:	4770      	bx	lr

08008bae <__sfputc_r>:
 8008bae:	6893      	ldr	r3, [r2, #8]
 8008bb0:	3b01      	subs	r3, #1
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	b410      	push	{r4}
 8008bb6:	6093      	str	r3, [r2, #8]
 8008bb8:	da08      	bge.n	8008bcc <__sfputc_r+0x1e>
 8008bba:	6994      	ldr	r4, [r2, #24]
 8008bbc:	42a3      	cmp	r3, r4
 8008bbe:	db01      	blt.n	8008bc4 <__sfputc_r+0x16>
 8008bc0:	290a      	cmp	r1, #10
 8008bc2:	d103      	bne.n	8008bcc <__sfputc_r+0x1e>
 8008bc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bc8:	f000 b932 	b.w	8008e30 <__swbuf_r>
 8008bcc:	6813      	ldr	r3, [r2, #0]
 8008bce:	1c58      	adds	r0, r3, #1
 8008bd0:	6010      	str	r0, [r2, #0]
 8008bd2:	7019      	strb	r1, [r3, #0]
 8008bd4:	4608      	mov	r0, r1
 8008bd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <__sfputs_r>:
 8008bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bde:	4606      	mov	r6, r0
 8008be0:	460f      	mov	r7, r1
 8008be2:	4614      	mov	r4, r2
 8008be4:	18d5      	adds	r5, r2, r3
 8008be6:	42ac      	cmp	r4, r5
 8008be8:	d101      	bne.n	8008bee <__sfputs_r+0x12>
 8008bea:	2000      	movs	r0, #0
 8008bec:	e007      	b.n	8008bfe <__sfputs_r+0x22>
 8008bee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bf2:	463a      	mov	r2, r7
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	f7ff ffda 	bl	8008bae <__sfputc_r>
 8008bfa:	1c43      	adds	r3, r0, #1
 8008bfc:	d1f3      	bne.n	8008be6 <__sfputs_r+0xa>
 8008bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008c00 <_vfiprintf_r>:
 8008c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c04:	460d      	mov	r5, r1
 8008c06:	b09d      	sub	sp, #116	@ 0x74
 8008c08:	4614      	mov	r4, r2
 8008c0a:	4698      	mov	r8, r3
 8008c0c:	4606      	mov	r6, r0
 8008c0e:	b118      	cbz	r0, 8008c18 <_vfiprintf_r+0x18>
 8008c10:	6a03      	ldr	r3, [r0, #32]
 8008c12:	b90b      	cbnz	r3, 8008c18 <_vfiprintf_r+0x18>
 8008c14:	f7fe f904 	bl	8006e20 <__sinit>
 8008c18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c1a:	07d9      	lsls	r1, r3, #31
 8008c1c:	d405      	bmi.n	8008c2a <_vfiprintf_r+0x2a>
 8008c1e:	89ab      	ldrh	r3, [r5, #12]
 8008c20:	059a      	lsls	r2, r3, #22
 8008c22:	d402      	bmi.n	8008c2a <_vfiprintf_r+0x2a>
 8008c24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c26:	f7fe fa12 	bl	800704e <__retarget_lock_acquire_recursive>
 8008c2a:	89ab      	ldrh	r3, [r5, #12]
 8008c2c:	071b      	lsls	r3, r3, #28
 8008c2e:	d501      	bpl.n	8008c34 <_vfiprintf_r+0x34>
 8008c30:	692b      	ldr	r3, [r5, #16]
 8008c32:	b99b      	cbnz	r3, 8008c5c <_vfiprintf_r+0x5c>
 8008c34:	4629      	mov	r1, r5
 8008c36:	4630      	mov	r0, r6
 8008c38:	f000 f938 	bl	8008eac <__swsetup_r>
 8008c3c:	b170      	cbz	r0, 8008c5c <_vfiprintf_r+0x5c>
 8008c3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c40:	07dc      	lsls	r4, r3, #31
 8008c42:	d504      	bpl.n	8008c4e <_vfiprintf_r+0x4e>
 8008c44:	f04f 30ff 	mov.w	r0, #4294967295
 8008c48:	b01d      	add	sp, #116	@ 0x74
 8008c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c4e:	89ab      	ldrh	r3, [r5, #12]
 8008c50:	0598      	lsls	r0, r3, #22
 8008c52:	d4f7      	bmi.n	8008c44 <_vfiprintf_r+0x44>
 8008c54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c56:	f7fe f9fb 	bl	8007050 <__retarget_lock_release_recursive>
 8008c5a:	e7f3      	b.n	8008c44 <_vfiprintf_r+0x44>
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c60:	2320      	movs	r3, #32
 8008c62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008c66:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c6a:	2330      	movs	r3, #48	@ 0x30
 8008c6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008e1c <_vfiprintf_r+0x21c>
 8008c70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008c74:	f04f 0901 	mov.w	r9, #1
 8008c78:	4623      	mov	r3, r4
 8008c7a:	469a      	mov	sl, r3
 8008c7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c80:	b10a      	cbz	r2, 8008c86 <_vfiprintf_r+0x86>
 8008c82:	2a25      	cmp	r2, #37	@ 0x25
 8008c84:	d1f9      	bne.n	8008c7a <_vfiprintf_r+0x7a>
 8008c86:	ebba 0b04 	subs.w	fp, sl, r4
 8008c8a:	d00b      	beq.n	8008ca4 <_vfiprintf_r+0xa4>
 8008c8c:	465b      	mov	r3, fp
 8008c8e:	4622      	mov	r2, r4
 8008c90:	4629      	mov	r1, r5
 8008c92:	4630      	mov	r0, r6
 8008c94:	f7ff ffa2 	bl	8008bdc <__sfputs_r>
 8008c98:	3001      	adds	r0, #1
 8008c9a:	f000 80a7 	beq.w	8008dec <_vfiprintf_r+0x1ec>
 8008c9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ca0:	445a      	add	r2, fp
 8008ca2:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ca4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	f000 809f 	beq.w	8008dec <_vfiprintf_r+0x1ec>
 8008cae:	2300      	movs	r3, #0
 8008cb0:	f04f 32ff 	mov.w	r2, #4294967295
 8008cb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cb8:	f10a 0a01 	add.w	sl, sl, #1
 8008cbc:	9304      	str	r3, [sp, #16]
 8008cbe:	9307      	str	r3, [sp, #28]
 8008cc0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008cc4:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cc6:	4654      	mov	r4, sl
 8008cc8:	2205      	movs	r2, #5
 8008cca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cce:	4853      	ldr	r0, [pc, #332]	@ (8008e1c <_vfiprintf_r+0x21c>)
 8008cd0:	f7f7 fa7e 	bl	80001d0 <memchr>
 8008cd4:	9a04      	ldr	r2, [sp, #16]
 8008cd6:	b9d8      	cbnz	r0, 8008d10 <_vfiprintf_r+0x110>
 8008cd8:	06d1      	lsls	r1, r2, #27
 8008cda:	bf44      	itt	mi
 8008cdc:	2320      	movmi	r3, #32
 8008cde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ce2:	0713      	lsls	r3, r2, #28
 8008ce4:	bf44      	itt	mi
 8008ce6:	232b      	movmi	r3, #43	@ 0x2b
 8008ce8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008cec:	f89a 3000 	ldrb.w	r3, [sl]
 8008cf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cf2:	d015      	beq.n	8008d20 <_vfiprintf_r+0x120>
 8008cf4:	9a07      	ldr	r2, [sp, #28]
 8008cf6:	4654      	mov	r4, sl
 8008cf8:	2000      	movs	r0, #0
 8008cfa:	f04f 0c0a 	mov.w	ip, #10
 8008cfe:	4621      	mov	r1, r4
 8008d00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d04:	3b30      	subs	r3, #48	@ 0x30
 8008d06:	2b09      	cmp	r3, #9
 8008d08:	d94b      	bls.n	8008da2 <_vfiprintf_r+0x1a2>
 8008d0a:	b1b0      	cbz	r0, 8008d3a <_vfiprintf_r+0x13a>
 8008d0c:	9207      	str	r2, [sp, #28]
 8008d0e:	e014      	b.n	8008d3a <_vfiprintf_r+0x13a>
 8008d10:	eba0 0308 	sub.w	r3, r0, r8
 8008d14:	fa09 f303 	lsl.w	r3, r9, r3
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	9304      	str	r3, [sp, #16]
 8008d1c:	46a2      	mov	sl, r4
 8008d1e:	e7d2      	b.n	8008cc6 <_vfiprintf_r+0xc6>
 8008d20:	9b03      	ldr	r3, [sp, #12]
 8008d22:	1d19      	adds	r1, r3, #4
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	9103      	str	r1, [sp, #12]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	bfbb      	ittet	lt
 8008d2c:	425b      	neglt	r3, r3
 8008d2e:	f042 0202 	orrlt.w	r2, r2, #2
 8008d32:	9307      	strge	r3, [sp, #28]
 8008d34:	9307      	strlt	r3, [sp, #28]
 8008d36:	bfb8      	it	lt
 8008d38:	9204      	strlt	r2, [sp, #16]
 8008d3a:	7823      	ldrb	r3, [r4, #0]
 8008d3c:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d3e:	d10a      	bne.n	8008d56 <_vfiprintf_r+0x156>
 8008d40:	7863      	ldrb	r3, [r4, #1]
 8008d42:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d44:	d132      	bne.n	8008dac <_vfiprintf_r+0x1ac>
 8008d46:	9b03      	ldr	r3, [sp, #12]
 8008d48:	1d1a      	adds	r2, r3, #4
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	9203      	str	r2, [sp, #12]
 8008d4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008d52:	3402      	adds	r4, #2
 8008d54:	9305      	str	r3, [sp, #20]
 8008d56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008e2c <_vfiprintf_r+0x22c>
 8008d5a:	7821      	ldrb	r1, [r4, #0]
 8008d5c:	2203      	movs	r2, #3
 8008d5e:	4650      	mov	r0, sl
 8008d60:	f7f7 fa36 	bl	80001d0 <memchr>
 8008d64:	b138      	cbz	r0, 8008d76 <_vfiprintf_r+0x176>
 8008d66:	9b04      	ldr	r3, [sp, #16]
 8008d68:	eba0 000a 	sub.w	r0, r0, sl
 8008d6c:	2240      	movs	r2, #64	@ 0x40
 8008d6e:	4082      	lsls	r2, r0
 8008d70:	4313      	orrs	r3, r2
 8008d72:	3401      	adds	r4, #1
 8008d74:	9304      	str	r3, [sp, #16]
 8008d76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d7a:	4829      	ldr	r0, [pc, #164]	@ (8008e20 <_vfiprintf_r+0x220>)
 8008d7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008d80:	2206      	movs	r2, #6
 8008d82:	f7f7 fa25 	bl	80001d0 <memchr>
 8008d86:	2800      	cmp	r0, #0
 8008d88:	d03f      	beq.n	8008e0a <_vfiprintf_r+0x20a>
 8008d8a:	4b26      	ldr	r3, [pc, #152]	@ (8008e24 <_vfiprintf_r+0x224>)
 8008d8c:	bb1b      	cbnz	r3, 8008dd6 <_vfiprintf_r+0x1d6>
 8008d8e:	9b03      	ldr	r3, [sp, #12]
 8008d90:	3307      	adds	r3, #7
 8008d92:	f023 0307 	bic.w	r3, r3, #7
 8008d96:	3308      	adds	r3, #8
 8008d98:	9303      	str	r3, [sp, #12]
 8008d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d9c:	443b      	add	r3, r7
 8008d9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008da0:	e76a      	b.n	8008c78 <_vfiprintf_r+0x78>
 8008da2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008da6:	460c      	mov	r4, r1
 8008da8:	2001      	movs	r0, #1
 8008daa:	e7a8      	b.n	8008cfe <_vfiprintf_r+0xfe>
 8008dac:	2300      	movs	r3, #0
 8008dae:	3401      	adds	r4, #1
 8008db0:	9305      	str	r3, [sp, #20]
 8008db2:	4619      	mov	r1, r3
 8008db4:	f04f 0c0a 	mov.w	ip, #10
 8008db8:	4620      	mov	r0, r4
 8008dba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dbe:	3a30      	subs	r2, #48	@ 0x30
 8008dc0:	2a09      	cmp	r2, #9
 8008dc2:	d903      	bls.n	8008dcc <_vfiprintf_r+0x1cc>
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d0c6      	beq.n	8008d56 <_vfiprintf_r+0x156>
 8008dc8:	9105      	str	r1, [sp, #20]
 8008dca:	e7c4      	b.n	8008d56 <_vfiprintf_r+0x156>
 8008dcc:	fb0c 2101 	mla	r1, ip, r1, r2
 8008dd0:	4604      	mov	r4, r0
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e7f0      	b.n	8008db8 <_vfiprintf_r+0x1b8>
 8008dd6:	ab03      	add	r3, sp, #12
 8008dd8:	9300      	str	r3, [sp, #0]
 8008dda:	462a      	mov	r2, r5
 8008ddc:	4b12      	ldr	r3, [pc, #72]	@ (8008e28 <_vfiprintf_r+0x228>)
 8008dde:	a904      	add	r1, sp, #16
 8008de0:	4630      	mov	r0, r6
 8008de2:	f7fd fbd9 	bl	8006598 <_printf_float>
 8008de6:	4607      	mov	r7, r0
 8008de8:	1c78      	adds	r0, r7, #1
 8008dea:	d1d6      	bne.n	8008d9a <_vfiprintf_r+0x19a>
 8008dec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008dee:	07d9      	lsls	r1, r3, #31
 8008df0:	d405      	bmi.n	8008dfe <_vfiprintf_r+0x1fe>
 8008df2:	89ab      	ldrh	r3, [r5, #12]
 8008df4:	059a      	lsls	r2, r3, #22
 8008df6:	d402      	bmi.n	8008dfe <_vfiprintf_r+0x1fe>
 8008df8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008dfa:	f7fe f929 	bl	8007050 <__retarget_lock_release_recursive>
 8008dfe:	89ab      	ldrh	r3, [r5, #12]
 8008e00:	065b      	lsls	r3, r3, #25
 8008e02:	f53f af1f 	bmi.w	8008c44 <_vfiprintf_r+0x44>
 8008e06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e08:	e71e      	b.n	8008c48 <_vfiprintf_r+0x48>
 8008e0a:	ab03      	add	r3, sp, #12
 8008e0c:	9300      	str	r3, [sp, #0]
 8008e0e:	462a      	mov	r2, r5
 8008e10:	4b05      	ldr	r3, [pc, #20]	@ (8008e28 <_vfiprintf_r+0x228>)
 8008e12:	a904      	add	r1, sp, #16
 8008e14:	4630      	mov	r0, r6
 8008e16:	f7fd fe57 	bl	8006ac8 <_printf_i>
 8008e1a:	e7e4      	b.n	8008de6 <_vfiprintf_r+0x1e6>
 8008e1c:	08009e10 	.word	0x08009e10
 8008e20:	08009e1a 	.word	0x08009e1a
 8008e24:	08006599 	.word	0x08006599
 8008e28:	08008bdd 	.word	0x08008bdd
 8008e2c:	08009e16 	.word	0x08009e16

08008e30 <__swbuf_r>:
 8008e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e32:	460e      	mov	r6, r1
 8008e34:	4614      	mov	r4, r2
 8008e36:	4605      	mov	r5, r0
 8008e38:	b118      	cbz	r0, 8008e42 <__swbuf_r+0x12>
 8008e3a:	6a03      	ldr	r3, [r0, #32]
 8008e3c:	b90b      	cbnz	r3, 8008e42 <__swbuf_r+0x12>
 8008e3e:	f7fd ffef 	bl	8006e20 <__sinit>
 8008e42:	69a3      	ldr	r3, [r4, #24]
 8008e44:	60a3      	str	r3, [r4, #8]
 8008e46:	89a3      	ldrh	r3, [r4, #12]
 8008e48:	071a      	lsls	r2, r3, #28
 8008e4a:	d501      	bpl.n	8008e50 <__swbuf_r+0x20>
 8008e4c:	6923      	ldr	r3, [r4, #16]
 8008e4e:	b943      	cbnz	r3, 8008e62 <__swbuf_r+0x32>
 8008e50:	4621      	mov	r1, r4
 8008e52:	4628      	mov	r0, r5
 8008e54:	f000 f82a 	bl	8008eac <__swsetup_r>
 8008e58:	b118      	cbz	r0, 8008e62 <__swbuf_r+0x32>
 8008e5a:	f04f 37ff 	mov.w	r7, #4294967295
 8008e5e:	4638      	mov	r0, r7
 8008e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e62:	6823      	ldr	r3, [r4, #0]
 8008e64:	6922      	ldr	r2, [r4, #16]
 8008e66:	1a98      	subs	r0, r3, r2
 8008e68:	6963      	ldr	r3, [r4, #20]
 8008e6a:	b2f6      	uxtb	r6, r6
 8008e6c:	4283      	cmp	r3, r0
 8008e6e:	4637      	mov	r7, r6
 8008e70:	dc05      	bgt.n	8008e7e <__swbuf_r+0x4e>
 8008e72:	4621      	mov	r1, r4
 8008e74:	4628      	mov	r0, r5
 8008e76:	f7ff fd99 	bl	80089ac <_fflush_r>
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	d1ed      	bne.n	8008e5a <__swbuf_r+0x2a>
 8008e7e:	68a3      	ldr	r3, [r4, #8]
 8008e80:	3b01      	subs	r3, #1
 8008e82:	60a3      	str	r3, [r4, #8]
 8008e84:	6823      	ldr	r3, [r4, #0]
 8008e86:	1c5a      	adds	r2, r3, #1
 8008e88:	6022      	str	r2, [r4, #0]
 8008e8a:	701e      	strb	r6, [r3, #0]
 8008e8c:	6962      	ldr	r2, [r4, #20]
 8008e8e:	1c43      	adds	r3, r0, #1
 8008e90:	429a      	cmp	r2, r3
 8008e92:	d004      	beq.n	8008e9e <__swbuf_r+0x6e>
 8008e94:	89a3      	ldrh	r3, [r4, #12]
 8008e96:	07db      	lsls	r3, r3, #31
 8008e98:	d5e1      	bpl.n	8008e5e <__swbuf_r+0x2e>
 8008e9a:	2e0a      	cmp	r6, #10
 8008e9c:	d1df      	bne.n	8008e5e <__swbuf_r+0x2e>
 8008e9e:	4621      	mov	r1, r4
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	f7ff fd83 	bl	80089ac <_fflush_r>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	d0d9      	beq.n	8008e5e <__swbuf_r+0x2e>
 8008eaa:	e7d6      	b.n	8008e5a <__swbuf_r+0x2a>

08008eac <__swsetup_r>:
 8008eac:	b538      	push	{r3, r4, r5, lr}
 8008eae:	4b29      	ldr	r3, [pc, #164]	@ (8008f54 <__swsetup_r+0xa8>)
 8008eb0:	4605      	mov	r5, r0
 8008eb2:	6818      	ldr	r0, [r3, #0]
 8008eb4:	460c      	mov	r4, r1
 8008eb6:	b118      	cbz	r0, 8008ec0 <__swsetup_r+0x14>
 8008eb8:	6a03      	ldr	r3, [r0, #32]
 8008eba:	b90b      	cbnz	r3, 8008ec0 <__swsetup_r+0x14>
 8008ebc:	f7fd ffb0 	bl	8006e20 <__sinit>
 8008ec0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ec4:	0719      	lsls	r1, r3, #28
 8008ec6:	d422      	bmi.n	8008f0e <__swsetup_r+0x62>
 8008ec8:	06da      	lsls	r2, r3, #27
 8008eca:	d407      	bmi.n	8008edc <__swsetup_r+0x30>
 8008ecc:	2209      	movs	r2, #9
 8008ece:	602a      	str	r2, [r5, #0]
 8008ed0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ed4:	81a3      	strh	r3, [r4, #12]
 8008ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8008eda:	e033      	b.n	8008f44 <__swsetup_r+0x98>
 8008edc:	0758      	lsls	r0, r3, #29
 8008ede:	d512      	bpl.n	8008f06 <__swsetup_r+0x5a>
 8008ee0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ee2:	b141      	cbz	r1, 8008ef6 <__swsetup_r+0x4a>
 8008ee4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ee8:	4299      	cmp	r1, r3
 8008eea:	d002      	beq.n	8008ef2 <__swsetup_r+0x46>
 8008eec:	4628      	mov	r0, r5
 8008eee:	f7fe feff 	bl	8007cf0 <_free_r>
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ef6:	89a3      	ldrh	r3, [r4, #12]
 8008ef8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008efc:	81a3      	strh	r3, [r4, #12]
 8008efe:	2300      	movs	r3, #0
 8008f00:	6063      	str	r3, [r4, #4]
 8008f02:	6923      	ldr	r3, [r4, #16]
 8008f04:	6023      	str	r3, [r4, #0]
 8008f06:	89a3      	ldrh	r3, [r4, #12]
 8008f08:	f043 0308 	orr.w	r3, r3, #8
 8008f0c:	81a3      	strh	r3, [r4, #12]
 8008f0e:	6923      	ldr	r3, [r4, #16]
 8008f10:	b94b      	cbnz	r3, 8008f26 <__swsetup_r+0x7a>
 8008f12:	89a3      	ldrh	r3, [r4, #12]
 8008f14:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008f18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f1c:	d003      	beq.n	8008f26 <__swsetup_r+0x7a>
 8008f1e:	4621      	mov	r1, r4
 8008f20:	4628      	mov	r0, r5
 8008f22:	f000 f883 	bl	800902c <__smakebuf_r>
 8008f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f2a:	f013 0201 	ands.w	r2, r3, #1
 8008f2e:	d00a      	beq.n	8008f46 <__swsetup_r+0x9a>
 8008f30:	2200      	movs	r2, #0
 8008f32:	60a2      	str	r2, [r4, #8]
 8008f34:	6962      	ldr	r2, [r4, #20]
 8008f36:	4252      	negs	r2, r2
 8008f38:	61a2      	str	r2, [r4, #24]
 8008f3a:	6922      	ldr	r2, [r4, #16]
 8008f3c:	b942      	cbnz	r2, 8008f50 <__swsetup_r+0xa4>
 8008f3e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008f42:	d1c5      	bne.n	8008ed0 <__swsetup_r+0x24>
 8008f44:	bd38      	pop	{r3, r4, r5, pc}
 8008f46:	0799      	lsls	r1, r3, #30
 8008f48:	bf58      	it	pl
 8008f4a:	6962      	ldrpl	r2, [r4, #20]
 8008f4c:	60a2      	str	r2, [r4, #8]
 8008f4e:	e7f4      	b.n	8008f3a <__swsetup_r+0x8e>
 8008f50:	2000      	movs	r0, #0
 8008f52:	e7f7      	b.n	8008f44 <__swsetup_r+0x98>
 8008f54:	20000020 	.word	0x20000020

08008f58 <_raise_r>:
 8008f58:	291f      	cmp	r1, #31
 8008f5a:	b538      	push	{r3, r4, r5, lr}
 8008f5c:	4605      	mov	r5, r0
 8008f5e:	460c      	mov	r4, r1
 8008f60:	d904      	bls.n	8008f6c <_raise_r+0x14>
 8008f62:	2316      	movs	r3, #22
 8008f64:	6003      	str	r3, [r0, #0]
 8008f66:	f04f 30ff 	mov.w	r0, #4294967295
 8008f6a:	bd38      	pop	{r3, r4, r5, pc}
 8008f6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008f6e:	b112      	cbz	r2, 8008f76 <_raise_r+0x1e>
 8008f70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f74:	b94b      	cbnz	r3, 8008f8a <_raise_r+0x32>
 8008f76:	4628      	mov	r0, r5
 8008f78:	f000 f830 	bl	8008fdc <_getpid_r>
 8008f7c:	4622      	mov	r2, r4
 8008f7e:	4601      	mov	r1, r0
 8008f80:	4628      	mov	r0, r5
 8008f82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f86:	f000 b817 	b.w	8008fb8 <_kill_r>
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d00a      	beq.n	8008fa4 <_raise_r+0x4c>
 8008f8e:	1c59      	adds	r1, r3, #1
 8008f90:	d103      	bne.n	8008f9a <_raise_r+0x42>
 8008f92:	2316      	movs	r3, #22
 8008f94:	6003      	str	r3, [r0, #0]
 8008f96:	2001      	movs	r0, #1
 8008f98:	e7e7      	b.n	8008f6a <_raise_r+0x12>
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008fa0:	4620      	mov	r0, r4
 8008fa2:	4798      	blx	r3
 8008fa4:	2000      	movs	r0, #0
 8008fa6:	e7e0      	b.n	8008f6a <_raise_r+0x12>

08008fa8 <raise>:
 8008fa8:	4b02      	ldr	r3, [pc, #8]	@ (8008fb4 <raise+0xc>)
 8008faa:	4601      	mov	r1, r0
 8008fac:	6818      	ldr	r0, [r3, #0]
 8008fae:	f7ff bfd3 	b.w	8008f58 <_raise_r>
 8008fb2:	bf00      	nop
 8008fb4:	20000020 	.word	0x20000020

08008fb8 <_kill_r>:
 8008fb8:	b538      	push	{r3, r4, r5, lr}
 8008fba:	4d07      	ldr	r5, [pc, #28]	@ (8008fd8 <_kill_r+0x20>)
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	4608      	mov	r0, r1
 8008fc2:	4611      	mov	r1, r2
 8008fc4:	602b      	str	r3, [r5, #0]
 8008fc6:	f7f9 fbc7 	bl	8002758 <_kill>
 8008fca:	1c43      	adds	r3, r0, #1
 8008fcc:	d102      	bne.n	8008fd4 <_kill_r+0x1c>
 8008fce:	682b      	ldr	r3, [r5, #0]
 8008fd0:	b103      	cbz	r3, 8008fd4 <_kill_r+0x1c>
 8008fd2:	6023      	str	r3, [r4, #0]
 8008fd4:	bd38      	pop	{r3, r4, r5, pc}
 8008fd6:	bf00      	nop
 8008fd8:	20000dd0 	.word	0x20000dd0

08008fdc <_getpid_r>:
 8008fdc:	f7f9 bbb4 	b.w	8002748 <_getpid>

08008fe0 <__swhatbuf_r>:
 8008fe0:	b570      	push	{r4, r5, r6, lr}
 8008fe2:	460c      	mov	r4, r1
 8008fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fe8:	2900      	cmp	r1, #0
 8008fea:	b096      	sub	sp, #88	@ 0x58
 8008fec:	4615      	mov	r5, r2
 8008fee:	461e      	mov	r6, r3
 8008ff0:	da0d      	bge.n	800900e <__swhatbuf_r+0x2e>
 8008ff2:	89a3      	ldrh	r3, [r4, #12]
 8008ff4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008ff8:	f04f 0100 	mov.w	r1, #0
 8008ffc:	bf14      	ite	ne
 8008ffe:	2340      	movne	r3, #64	@ 0x40
 8009000:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009004:	2000      	movs	r0, #0
 8009006:	6031      	str	r1, [r6, #0]
 8009008:	602b      	str	r3, [r5, #0]
 800900a:	b016      	add	sp, #88	@ 0x58
 800900c:	bd70      	pop	{r4, r5, r6, pc}
 800900e:	466a      	mov	r2, sp
 8009010:	f000 f848 	bl	80090a4 <_fstat_r>
 8009014:	2800      	cmp	r0, #0
 8009016:	dbec      	blt.n	8008ff2 <__swhatbuf_r+0x12>
 8009018:	9901      	ldr	r1, [sp, #4]
 800901a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800901e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009022:	4259      	negs	r1, r3
 8009024:	4159      	adcs	r1, r3
 8009026:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800902a:	e7eb      	b.n	8009004 <__swhatbuf_r+0x24>

0800902c <__smakebuf_r>:
 800902c:	898b      	ldrh	r3, [r1, #12]
 800902e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009030:	079d      	lsls	r5, r3, #30
 8009032:	4606      	mov	r6, r0
 8009034:	460c      	mov	r4, r1
 8009036:	d507      	bpl.n	8009048 <__smakebuf_r+0x1c>
 8009038:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800903c:	6023      	str	r3, [r4, #0]
 800903e:	6123      	str	r3, [r4, #16]
 8009040:	2301      	movs	r3, #1
 8009042:	6163      	str	r3, [r4, #20]
 8009044:	b003      	add	sp, #12
 8009046:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009048:	ab01      	add	r3, sp, #4
 800904a:	466a      	mov	r2, sp
 800904c:	f7ff ffc8 	bl	8008fe0 <__swhatbuf_r>
 8009050:	9f00      	ldr	r7, [sp, #0]
 8009052:	4605      	mov	r5, r0
 8009054:	4639      	mov	r1, r7
 8009056:	4630      	mov	r0, r6
 8009058:	f7fe febe 	bl	8007dd8 <_malloc_r>
 800905c:	b948      	cbnz	r0, 8009072 <__smakebuf_r+0x46>
 800905e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009062:	059a      	lsls	r2, r3, #22
 8009064:	d4ee      	bmi.n	8009044 <__smakebuf_r+0x18>
 8009066:	f023 0303 	bic.w	r3, r3, #3
 800906a:	f043 0302 	orr.w	r3, r3, #2
 800906e:	81a3      	strh	r3, [r4, #12]
 8009070:	e7e2      	b.n	8009038 <__smakebuf_r+0xc>
 8009072:	89a3      	ldrh	r3, [r4, #12]
 8009074:	6020      	str	r0, [r4, #0]
 8009076:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800907a:	81a3      	strh	r3, [r4, #12]
 800907c:	9b01      	ldr	r3, [sp, #4]
 800907e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009082:	b15b      	cbz	r3, 800909c <__smakebuf_r+0x70>
 8009084:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009088:	4630      	mov	r0, r6
 800908a:	f000 f81d 	bl	80090c8 <_isatty_r>
 800908e:	b128      	cbz	r0, 800909c <__smakebuf_r+0x70>
 8009090:	89a3      	ldrh	r3, [r4, #12]
 8009092:	f023 0303 	bic.w	r3, r3, #3
 8009096:	f043 0301 	orr.w	r3, r3, #1
 800909a:	81a3      	strh	r3, [r4, #12]
 800909c:	89a3      	ldrh	r3, [r4, #12]
 800909e:	431d      	orrs	r5, r3
 80090a0:	81a5      	strh	r5, [r4, #12]
 80090a2:	e7cf      	b.n	8009044 <__smakebuf_r+0x18>

080090a4 <_fstat_r>:
 80090a4:	b538      	push	{r3, r4, r5, lr}
 80090a6:	4d07      	ldr	r5, [pc, #28]	@ (80090c4 <_fstat_r+0x20>)
 80090a8:	2300      	movs	r3, #0
 80090aa:	4604      	mov	r4, r0
 80090ac:	4608      	mov	r0, r1
 80090ae:	4611      	mov	r1, r2
 80090b0:	602b      	str	r3, [r5, #0]
 80090b2:	f7f9 fbb1 	bl	8002818 <_fstat>
 80090b6:	1c43      	adds	r3, r0, #1
 80090b8:	d102      	bne.n	80090c0 <_fstat_r+0x1c>
 80090ba:	682b      	ldr	r3, [r5, #0]
 80090bc:	b103      	cbz	r3, 80090c0 <_fstat_r+0x1c>
 80090be:	6023      	str	r3, [r4, #0]
 80090c0:	bd38      	pop	{r3, r4, r5, pc}
 80090c2:	bf00      	nop
 80090c4:	20000dd0 	.word	0x20000dd0

080090c8 <_isatty_r>:
 80090c8:	b538      	push	{r3, r4, r5, lr}
 80090ca:	4d06      	ldr	r5, [pc, #24]	@ (80090e4 <_isatty_r+0x1c>)
 80090cc:	2300      	movs	r3, #0
 80090ce:	4604      	mov	r4, r0
 80090d0:	4608      	mov	r0, r1
 80090d2:	602b      	str	r3, [r5, #0]
 80090d4:	f7f9 fbb0 	bl	8002838 <_isatty>
 80090d8:	1c43      	adds	r3, r0, #1
 80090da:	d102      	bne.n	80090e2 <_isatty_r+0x1a>
 80090dc:	682b      	ldr	r3, [r5, #0]
 80090de:	b103      	cbz	r3, 80090e2 <_isatty_r+0x1a>
 80090e0:	6023      	str	r3, [r4, #0]
 80090e2:	bd38      	pop	{r3, r4, r5, pc}
 80090e4:	20000dd0 	.word	0x20000dd0

080090e8 <_init>:
 80090e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ea:	bf00      	nop
 80090ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090ee:	bc08      	pop	{r3}
 80090f0:	469e      	mov	lr, r3
 80090f2:	4770      	bx	lr

080090f4 <_fini>:
 80090f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090f6:	bf00      	nop
 80090f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090fa:	bc08      	pop	{r3}
 80090fc:	469e      	mov	lr, r3
 80090fe:	4770      	bx	lr
