{
  "Top": "GaussianUnit",
  "RtlTop": "GaussianUnit",
  "RtlPrefix": "",
  "RtlSubPrefix": "GaussianUnit_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "stream_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<16>, 1, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stream_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<16>, 1, 0, 0>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "stream_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "image_w": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "image_w",
          "name": "image_w",
          "usage": "data",
          "direction": "in"
        }]
    },
    "image_h": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "image_h",
          "name": "image_h",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -library=DVR-002",
      "config_export -rtl=vhdl",
      "config_export -vendor=Deverne",
      "config_export -version=1.0"
    ],
    "DirectiveTcl": ["set_directive_top GaussianUnit -name GaussianUnit"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "GaussianUnit"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -through [get_ports image_w[*]]",
      "set_false_path -through [get_ports image_h[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "Deverne",
    "Library": "DVR-002",
    "Name": "GaussianUnit",
    "Version": "1.0",
    "DisplayName": "Gaussianunit",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "Deverne_DVR-002_GaussianUnit_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/gaussian_low_pass.cpp"],
    "Vhdl": [
      "impl\/vhdl\/GaussianUnit_Gaussian.vhd",
      "impl\/vhdl\/GaussianUnit_Gaussian_line_buffer_V_0.vhd",
      "impl\/vhdl\/GaussianUnit_Gaussian_line_buffer_V_1.vhd",
      "impl\/vhdl\/GaussianUnit_mul_32ns_32ns_64_2_1.vhd",
      "impl\/vhdl\/GaussianUnit_regslice_both.vhd",
      "impl\/vhdl\/GaussianUnit.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/GaussianUnit_Gaussian.v",
      "impl\/verilog\/GaussianUnit_Gaussian_line_buffer_V_0.v",
      "impl\/verilog\/GaussianUnit_Gaussian_line_buffer_V_0_ram.dat",
      "impl\/verilog\/GaussianUnit_Gaussian_line_buffer_V_1.v",
      "impl\/verilog\/GaussianUnit_Gaussian_line_buffer_V_1_ram.dat",
      "impl\/verilog\/GaussianUnit_mul_32ns_32ns_64_2_1.v",
      "impl\/verilog\/GaussianUnit_regslice_both.v",
      "impl\/verilog\/GaussianUnit.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/GaussianUnit.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/lbo\/Projects\/esiee\/hardware\/IPs\/cores\/Gaussian_low_pass\/gaussian_low_pass\/solution1\/.debug\/GaussianUnit.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "stream_in:stream_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "image_h": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"image_h": "DATA"},
      "ports": ["image_h"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_stable",
          "register_option": "0",
          "argName": "image_h"
        }]
    },
    "image_w": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"image_w": "DATA"},
      "ports": ["image_w"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_stable",
          "register_option": "0",
          "argName": "image_w"
        }]
    },
    "stream_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "stream_in_",
      "ports": [
        "stream_in_TDATA",
        "stream_in_TKEEP",
        "stream_in_TLAST",
        "stream_in_TREADY",
        "stream_in_TSTRB",
        "stream_in_TUSER",
        "stream_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "stream_in"
        }]
    },
    "stream_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "stream_out_",
      "ports": [
        "stream_out_TDATA",
        "stream_out_TKEEP",
        "stream_out_TLAST",
        "stream_out_TREADY",
        "stream_out_TSTRB",
        "stream_out_TUSER",
        "stream_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "stream_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "stream_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TKEEP": {
      "dir": "in",
      "width": "2"
    },
    "stream_in_TSTRB": {
      "dir": "in",
      "width": "2"
    },
    "stream_in_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "stream_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_TKEEP": {
      "dir": "out",
      "width": "2"
    },
    "stream_out_TSTRB": {
      "dir": "out",
      "width": "2"
    },
    "stream_out_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "image_w": {
      "dir": "in",
      "width": "32"
    },
    "image_h": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "GaussianUnit",
      "Instances": [{
          "ModuleName": "Gaussian",
          "InstanceName": "grp_Gaussian_fu_110"
        }]
    },
    "Info": {
      "Gaussian": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "GaussianUnit": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Gaussian": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.614"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_30_1_VITIS_LOOP_31_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "978",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1446",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "GaussianUnit": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.614"
        },
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "983",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1482",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-08-11 14:03:37 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
