{"status": "active", "preferred_support_tool": "", "preferred_support_url": "", "labels": [], "private": false, "creation_date": "2007-03-28", "socialnetworks": [], "tools": [{"sourceforge_group_id": 192594, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "news", "name": "blog", "label": "News"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}], "categories": {"developmentstatus": [{"fullpath": "Development Status :: 3 - Alpha", "fullname": "3 - Alpha", "shortname": "alpha", "id": 9}], "environment": [], "language": [{"fullpath": "Programming Language :: C++", "fullname": "C++", "shortname": "cpp", "id": 165}, {"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: BSD License", "fullname": "BSD License", "shortname": "bsd", "id": 187}], "database": [], "topic": [{"fullpath": "Topic :: Software Development :: Design", "fullname": "Design", "shortname": "design", "id": 582}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "fullname": "Science/Research", "shortname": "scienceresearch", "id": 367}, {"fullpath": "Intended Audience :: by End-User Class :: Developers", "fullname": "Developers", "shortname": "developers", "id": 3}], "translation": [], "os": []}, "_id": "515ef58127184634d576f74f", "name": "Verilog Design Checker", "url": "http://sourceforge.net/p/vdcheck/", "icon_url": null, "video_url": "", "screenshots": [{"url": "http://sourceforge.net/p/vdcheck/screenshot/117541.jpg", "caption": "Well, it's a command line tool; what did you expect?", "thumbnail_url": "http://sourceforge.net/p/vdcheck/screenshot/117541.jpg/thumb"}], "summary": "", "short_description": "Compiler-like program that checks Verilog source for common design errors. This tool can help beginning Verilog programmers who aren't aware of common design pitfalls and advanced Verilog programmers who want to double check large projects. ", "moved_to_url": "", "shortname": "vdcheck", "developers": [{"url": "http://sourceforge.net/u/gerghk/", "username": "gerghk", "name": "Greg Tang"}, {"url": "http://sourceforge.net/u/steiza/", "username": "steiza", "name": "steiza"}], "external_homepage": "http://vdcheck.sourceforge.net"}
