DECL|GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_OFF_TIME_M|macro|GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_OFF_TIME_M
DECL|GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_OFF_TIME_S|macro|GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_OFF_TIME_S
DECL|GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_ON_TIME_M|macro|GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_ON_TIME_M
DECL|GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_ON_TIME_S|macro|GPRCM_ADC_CLK_CONFIG_ADC_CLKGEN_ON_TIME_S
DECL|GPRCM_ADC_CLK_CONFIG_ADC_CLK_ENABLE|macro|GPRCM_ADC_CLK_CONFIG_ADC_CLK_ENABLE
DECL|GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_mcu_lock_time_M|macro|GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_mcu_lock_time_M
DECL|GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_mcu_lock_time_S|macro|GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_mcu_lock_time_S
DECL|GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_wlan_lock_time_M|macro|GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_wlan_lock_time_M
DECL|GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_wlan_lock_time_S|macro|GPRCM_APLLMCS_LOCK_TIME_CONF_mem_apllmcs_wlan_lock_time_S
DECL|GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_ENABLE_OVERRIDE_CTRL|macro|GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_ENABLE_OVERRIDE_CTRL
DECL|GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_ENABLE_OVERRIDE|macro|GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_ENABLE_OVERRIDE
DECL|GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_LOCK|macro|GPRCM_APLLMCS_MCU_OVERRIDES_APLLMCS_MCU_LOCK
DECL|GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_CTRL|macro|GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_CTRL
DECL|GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_M|macro|GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_M
DECL|GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_S|macro|GPRCM_APLLMCS_MCU_OVERRIDES_SYSCLK_SRC_OVERRIDE_S
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_26_M|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_26_M
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_26_S|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_26_S
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_8_26|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_M_8_26
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_26_M|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_26_M
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_26_S|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_26_S
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_7_8_26_M|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_7_8_26_M
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_7_8_26_S|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_26_APLLMCS_MCU_RUN_N_7_8_26_S
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_POSTDIV_M|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_POSTDIV_M
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_POSTDIV_S|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_POSTDIV_S
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_38P4_M|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_38P4_M
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_38P4_S|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_38P4_S
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_8_38P4|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_M_8_38P4
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_38P4_M|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_38P4_M
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_38P4_S|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_38P4_S
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_7_8_38P4_M|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_7_8_38P4_M
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_7_8_38P4_S|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_RUN_N_7_8_38P4_S
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_SPARE_M|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_SPARE_M
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_SPARE_S|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG0_38P4_APLLMCS_MCU_SPARE_S
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_HISPEED_26|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_HISPEED_26
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SEL96_26|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SEL96_26
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SELINPFREQ_26_M|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SELINPFREQ_26_M
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SELINPFREQ_26_S|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG1_26_APLLMCS_MCU_RUN_SELINPFREQ_26_S
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_HISPEED_38P4|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_HISPEED_38P4
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SEL96_38P4|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SEL96_38P4
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SELINPFREQ_38P4_M|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SELINPFREQ_38P4_M
DECL|GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SELINPFREQ_38P4_S|macro|GPRCM_APLLMCS_MCU_RUN_CONFIG1_38P4_APLLMCS_MCU_RUN_SELINPFREQ_38P4_S
DECL|GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_M_26_M|macro|GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_M_26_M
DECL|GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_M_26_S|macro|GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_M_26_S
DECL|GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_N_26_M|macro|GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_N_26_M
DECL|GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_N_26_S|macro|GPRCM_APLLMCS_WLAN_CONFIG0_26_APLLMCS_WLAN_N_26_S
DECL|GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_M_40_M|macro|GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_M_40_M
DECL|GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_M_40_S|macro|GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_M_40_S
DECL|GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_N_40_M|macro|GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_N_40_M
DECL|GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_N_40_S|macro|GPRCM_APLLMCS_WLAN_CONFIG0_40_APLLMCS_WLAN_N_40_S
DECL|GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_HISPEED_26|macro|GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_HISPEED_26
DECL|GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SEL96_26|macro|GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SEL96_26
DECL|GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SELINPFREQ_26_M|macro|GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SELINPFREQ_26_M
DECL|GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SELINPFREQ_26_S|macro|GPRCM_APLLMCS_WLAN_CONFIG1_26_APLLMCS_SELINPFREQ_26_S
DECL|GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_HISPEED_40|macro|GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_HISPEED_40
DECL|GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SEL96_40|macro|GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SEL96_40
DECL|GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SELINPFREQ_40_M|macro|GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SELINPFREQ_40_M
DECL|GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SELINPFREQ_40_S|macro|GPRCM_APLLMCS_WLAN_CONFIG1_40_APLLMCS_SELINPFREQ_40_S
DECL|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_M_8_OVERRIDE_CTRL|macro|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_M_8_OVERRIDE_CTRL
DECL|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_M_8_OVERRIDE|macro|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_M_8_OVERRIDE
DECL|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_CTRL|macro|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_CTRL
DECL|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_M|macro|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_M
DECL|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_S|macro|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_N_7_8_OVERRIDE_S
DECL|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_CTRL|macro|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_CTRL
DECL|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_M|macro|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_M
DECL|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_S|macro|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_POSTDIV_OVERRIDE_S
DECL|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_SPARE_M|macro|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_SPARE_M
DECL|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_SPARE_S|macro|GPRCM_APLLMCS_WLAN_OVERRIDES_APLLMCS_WLAN_SPARE_S
DECL|GPRCM_APPS_DEV_MODE_INIT_DONE_APPS_DEV_MODE_INIT_DONE|macro|GPRCM_APPS_DEV_MODE_INIT_DONE_APPS_DEV_MODE_INIT_DONE
DECL|GPRCM_APPS_GPIO_WAKE_CONF_APPS_GPIO_WAKE_CONF_M|macro|GPRCM_APPS_GPIO_WAKE_CONF_APPS_GPIO_WAKE_CONF_M
DECL|GPRCM_APPS_GPIO_WAKE_CONF_APPS_GPIO_WAKE_CONF_S|macro|GPRCM_APPS_GPIO_WAKE_CONF_APPS_GPIO_WAKE_CONF_S
DECL|GPRCM_APPS_LPDS_WAKETIME_OPP_CFG_APPS_LPDS_WAKETIME_OPP_CFG_M|macro|GPRCM_APPS_LPDS_WAKETIME_OPP_CFG_APPS_LPDS_WAKETIME_OPP_CFG_M
DECL|GPRCM_APPS_LPDS_WAKETIME_OPP_CFG_APPS_LPDS_WAKETIME_OPP_CFG_S|macro|GPRCM_APPS_LPDS_WAKETIME_OPP_CFG_APPS_LPDS_WAKETIME_OPP_CFG_S
DECL|GPRCM_APPS_LPDS_WAKETIME_WAKE_CFG_APPS_LPDS_WAKETIME_WAKE_CFG_M|macro|GPRCM_APPS_LPDS_WAKETIME_WAKE_CFG_APPS_LPDS_WAKETIME_WAKE_CFG_M
DECL|GPRCM_APPS_LPDS_WAKETIME_WAKE_CFG_APPS_LPDS_WAKETIME_WAKE_CFG_S|macro|GPRCM_APPS_LPDS_WAKETIME_WAKE_CFG_APPS_LPDS_WAKETIME_WAKE_CFG_S
DECL|GPRCM_APPS_LPDS_WAKEUP_CFG_APPS_LPDS_WAKEUP_CFG_M|macro|GPRCM_APPS_LPDS_WAKEUP_CFG_APPS_LPDS_WAKEUP_CFG_M
DECL|GPRCM_APPS_LPDS_WAKEUP_CFG_APPS_LPDS_WAKEUP_CFG_S|macro|GPRCM_APPS_LPDS_WAKEUP_CFG_APPS_LPDS_WAKEUP_CFG_S
DECL|GPRCM_APPS_LPDS_WAKEUP_SRC_APPS_LPDS_WAKEUP_SRC_M|macro|GPRCM_APPS_LPDS_WAKEUP_SRC_APPS_LPDS_WAKEUP_SRC_M
DECL|GPRCM_APPS_LPDS_WAKEUP_SRC_APPS_LPDS_WAKEUP_SRC_S|macro|GPRCM_APPS_LPDS_WAKEUP_SRC_APPS_LPDS_WAKEUP_SRC_S
DECL|GPRCM_APPS_PWR_STATE_APPS_PWR_STATE_PS_M|macro|GPRCM_APPS_PWR_STATE_APPS_PWR_STATE_PS_M
DECL|GPRCM_APPS_PWR_STATE_APPS_PWR_STATE_PS_S|macro|GPRCM_APPS_PWR_STATE_APPS_PWR_STATE_PS_S
DECL|GPRCM_APPS_PWR_STATE_APPS_RCM_PS_M|macro|GPRCM_APPS_PWR_STATE_APPS_RCM_PS_M
DECL|GPRCM_APPS_PWR_STATE_APPS_RCM_PS_S|macro|GPRCM_APPS_PWR_STATE_APPS_RCM_PS_S
DECL|GPRCM_APPS_RESET_CAUSE_APPS_RESET_CAUSE_M|macro|GPRCM_APPS_RESET_CAUSE_APPS_RESET_CAUSE_M
DECL|GPRCM_APPS_RESET_CAUSE_APPS_RESET_CAUSE_S|macro|GPRCM_APPS_RESET_CAUSE_APPS_RESET_CAUSE_S
DECL|GPRCM_APPS_SECURE_INIT_DONE_APPS_SECURE_INIT_DONE|macro|GPRCM_APPS_SECURE_INIT_DONE_APPS_SECURE_INIT_DONE
DECL|GPRCM_APPS_SECURE_INIT_DONE_SECURE_INIT_DONE_STATUS|macro|GPRCM_APPS_SECURE_INIT_DONE_SECURE_INIT_DONE_STATUS
DECL|GPRCM_APPS_SOFT_RESET_APPS_SOFT_RESET0|macro|GPRCM_APPS_SOFT_RESET_APPS_SOFT_RESET0
DECL|GPRCM_APPS_SOFT_RESET_APPS_SOFT_RESET1|macro|GPRCM_APPS_SOFT_RESET_APPS_SOFT_RESET1
DECL|GPRCM_APPS_SRAM_DSLP_CFG_APPS_SRAM_DSLP_CFG_M|macro|GPRCM_APPS_SRAM_DSLP_CFG_APPS_SRAM_DSLP_CFG_M
DECL|GPRCM_APPS_SRAM_DSLP_CFG_APPS_SRAM_DSLP_CFG_S|macro|GPRCM_APPS_SRAM_DSLP_CFG_APPS_SRAM_DSLP_CFG_S
DECL|GPRCM_APPS_SRAM_LPDS_CFG_APPS_SRAM_LPDS_CFG_M|macro|GPRCM_APPS_SRAM_LPDS_CFG_APPS_SRAM_LPDS_CFG_M
DECL|GPRCM_APPS_SRAM_LPDS_CFG_APPS_SRAM_LPDS_CFG_S|macro|GPRCM_APPS_SRAM_LPDS_CFG_APPS_SRAM_LPDS_CFG_S
DECL|GPRCM_APPS_SS_OVERRIDES_mem_apps_pllclk_gating_override_ctrl|macro|GPRCM_APPS_SS_OVERRIDES_mem_apps_pllclk_gating_override_ctrl
DECL|GPRCM_APPS_SS_OVERRIDES_mem_apps_pllclk_gating_override|macro|GPRCM_APPS_SS_OVERRIDES_mem_apps_pllclk_gating_override
DECL|GPRCM_APPS_SS_OVERRIDES_mem_apps_por_rstn_override_ctrl|macro|GPRCM_APPS_SS_OVERRIDES_mem_apps_por_rstn_override_ctrl
DECL|GPRCM_APPS_SS_OVERRIDES_mem_apps_por_rstn_override|macro|GPRCM_APPS_SS_OVERRIDES_mem_apps_por_rstn_override
DECL|GPRCM_APPS_SS_OVERRIDES_mem_apps_refclk_gating_override_ctrl|macro|GPRCM_APPS_SS_OVERRIDES_mem_apps_refclk_gating_override_ctrl
DECL|GPRCM_APPS_SS_OVERRIDES_mem_apps_refclk_gating_override|macro|GPRCM_APPS_SS_OVERRIDES_mem_apps_refclk_gating_override
DECL|GPRCM_APPS_SS_OVERRIDES_mem_apps_sysclk_gating_override_ctrl|macro|GPRCM_APPS_SS_OVERRIDES_mem_apps_sysclk_gating_override_ctrl
DECL|GPRCM_APPS_SS_OVERRIDES_mem_apps_sysclk_gating_override|macro|GPRCM_APPS_SS_OVERRIDES_mem_apps_sysclk_gating_override
DECL|GPRCM_APPS_SS_OVERRIDES_mem_apps_sysrstn_override_ctrl|macro|GPRCM_APPS_SS_OVERRIDES_mem_apps_sysrstn_override_ctrl
DECL|GPRCM_APPS_SS_OVERRIDES_mem_apps_sysrstn_override|macro|GPRCM_APPS_SS_OVERRIDES_mem_apps_sysrstn_override
DECL|GPRCM_APPS_SS_OVERRIDES_reserved_M|macro|GPRCM_APPS_SS_OVERRIDES_reserved_M
DECL|GPRCM_APPS_SS_OVERRIDES_reserved_S|macro|GPRCM_APPS_SS_OVERRIDES_reserved_S
DECL|GPRCM_COEX_CLK_SWALLOW_CFG0_Q_FACTOR_M|macro|GPRCM_COEX_CLK_SWALLOW_CFG0_Q_FACTOR_M
DECL|GPRCM_COEX_CLK_SWALLOW_CFG0_Q_FACTOR_S|macro|GPRCM_COEX_CLK_SWALLOW_CFG0_Q_FACTOR_S
DECL|GPRCM_COEX_CLK_SWALLOW_CFG1_P_FACTOR_M|macro|GPRCM_COEX_CLK_SWALLOW_CFG1_P_FACTOR_M
DECL|GPRCM_COEX_CLK_SWALLOW_CFG1_P_FACTOR_S|macro|GPRCM_COEX_CLK_SWALLOW_CFG1_P_FACTOR_S
DECL|GPRCM_COEX_CLK_SWALLOW_CFG2_CONSECUTIVE_SWALLOW_M|macro|GPRCM_COEX_CLK_SWALLOW_CFG2_CONSECUTIVE_SWALLOW_M
DECL|GPRCM_COEX_CLK_SWALLOW_CFG2_CONSECUTIVE_SWALLOW_S|macro|GPRCM_COEX_CLK_SWALLOW_CFG2_CONSECUTIVE_SWALLOW_S
DECL|GPRCM_COEX_CLK_SWALLOW_CFG2_PRBS_ENABLE|macro|GPRCM_COEX_CLK_SWALLOW_CFG2_PRBS_ENABLE
DECL|GPRCM_COEX_CLK_SWALLOW_CFG2_PRBS_GAIN|macro|GPRCM_COEX_CLK_SWALLOW_CFG2_PRBS_GAIN
DECL|GPRCM_COEX_CLK_SWALLOW_CFG2_SWALLOW_ENABLE|macro|GPRCM_COEX_CLK_SWALLOW_CFG2_SWALLOW_ENABLE
DECL|GPRCM_COEX_CLK_SWALLOW_ENABLE_COEX_CLK_SWALLOW_ENABLE|macro|GPRCM_COEX_CLK_SWALLOW_ENABLE_COEX_CLK_SWALLOW_ENABLE
DECL|GPRCM_DCDC_CLK_GEN_CONFIG_DCDC_CLK_ENABLE|macro|GPRCM_DCDC_CLK_GEN_CONFIG_DCDC_CLK_ENABLE
DECL|GPRCM_EN_APPS_REBOOT_EN_APPS_REBOOT|macro|GPRCM_EN_APPS_REBOOT_EN_APPS_REBOOT
DECL|GPRCM_EN_NWP_BOOT_WO_DEVINIT_mem_en_nwp_boot_wo_devinit|macro|GPRCM_EN_NWP_BOOT_WO_DEVINIT_mem_en_nwp_boot_wo_devinit
DECL|GPRCM_EN_NWP_BOOT_WO_DEVINIT_reserved_M|macro|GPRCM_EN_NWP_BOOT_WO_DEVINIT_reserved_M
DECL|GPRCM_EN_NWP_BOOT_WO_DEVINIT_reserved_S|macro|GPRCM_EN_NWP_BOOT_WO_DEVINIT_reserved_S
DECL|GPRCM_GPRCM_DIEID_READ_REG0_FUSEFARM_191_160_M|macro|GPRCM_GPRCM_DIEID_READ_REG0_FUSEFARM_191_160_M
DECL|GPRCM_GPRCM_DIEID_READ_REG0_FUSEFARM_191_160_S|macro|GPRCM_GPRCM_DIEID_READ_REG0_FUSEFARM_191_160_S
DECL|GPRCM_GPRCM_DIEID_READ_REG1_FUSEFARM_223_192_M|macro|GPRCM_GPRCM_DIEID_READ_REG1_FUSEFARM_223_192_M
DECL|GPRCM_GPRCM_DIEID_READ_REG1_FUSEFARM_223_192_S|macro|GPRCM_GPRCM_DIEID_READ_REG1_FUSEFARM_223_192_S
DECL|GPRCM_GPRCM_DIEID_READ_REG2_FUSEFARM_255_224_M|macro|GPRCM_GPRCM_DIEID_READ_REG2_FUSEFARM_255_224_M
DECL|GPRCM_GPRCM_DIEID_READ_REG2_FUSEFARM_255_224_S|macro|GPRCM_GPRCM_DIEID_READ_REG2_FUSEFARM_255_224_S
DECL|GPRCM_GPRCM_DIEID_READ_REG3_FUSEFARM_287_256_M|macro|GPRCM_GPRCM_DIEID_READ_REG3_FUSEFARM_287_256_M
DECL|GPRCM_GPRCM_DIEID_READ_REG3_FUSEFARM_287_256_S|macro|GPRCM_GPRCM_DIEID_READ_REG3_FUSEFARM_287_256_S
DECL|GPRCM_GPRCM_DIEID_READ_REG4_FUSEFARM_319_288_M|macro|GPRCM_GPRCM_DIEID_READ_REG4_FUSEFARM_319_288_M
DECL|GPRCM_GPRCM_DIEID_READ_REG4_FUSEFARM_319_288_S|macro|GPRCM_GPRCM_DIEID_READ_REG4_FUSEFARM_319_288_S
DECL|GPRCM_GPRCM_DIEID_READ_REG5_FUSEFARM_ROW_10_M|macro|GPRCM_GPRCM_DIEID_READ_REG5_FUSEFARM_ROW_10_M
DECL|GPRCM_GPRCM_DIEID_READ_REG5_FUSEFARM_ROW_10_S|macro|GPRCM_GPRCM_DIEID_READ_REG5_FUSEFARM_ROW_10_S
DECL|GPRCM_GPRCM_DIEID_READ_REG6_FUSEFARM_ROW_11_M|macro|GPRCM_GPRCM_DIEID_READ_REG6_FUSEFARM_ROW_11_M
DECL|GPRCM_GPRCM_DIEID_READ_REG6_FUSEFARM_ROW_11_S|macro|GPRCM_GPRCM_DIEID_READ_REG6_FUSEFARM_ROW_11_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG0_FUSEFARM_ROW_14_M|macro|GPRCM_GPRCM_EFUSE_READ_REG0_FUSEFARM_ROW_14_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG0_FUSEFARM_ROW_14_S|macro|GPRCM_GPRCM_EFUSE_READ_REG0_FUSEFARM_ROW_14_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG10_FUSEFARM_ROW_23_LSW_ROW_22_MSW_M|macro|GPRCM_GPRCM_EFUSE_READ_REG10_FUSEFARM_ROW_23_LSW_ROW_22_MSW_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG10_FUSEFARM_ROW_23_LSW_ROW_22_MSW_S|macro|GPRCM_GPRCM_EFUSE_READ_REG10_FUSEFARM_ROW_23_LSW_ROW_22_MSW_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG11_FUSEFARM_ROW_24_LSW_ROW_23_MSW_M|macro|GPRCM_GPRCM_EFUSE_READ_REG11_FUSEFARM_ROW_24_LSW_ROW_23_MSW_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG11_FUSEFARM_ROW_24_LSW_ROW_23_MSW_S|macro|GPRCM_GPRCM_EFUSE_READ_REG11_FUSEFARM_ROW_24_LSW_ROW_23_MSW_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG12_FUSEFARM_ROW_32_MSW_M|macro|GPRCM_GPRCM_EFUSE_READ_REG12_FUSEFARM_ROW_32_MSW_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG12_FUSEFARM_ROW_32_MSW_S|macro|GPRCM_GPRCM_EFUSE_READ_REG12_FUSEFARM_ROW_32_MSW_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG1_FUSEFARM_ROW_15_LSW_M|macro|GPRCM_GPRCM_EFUSE_READ_REG1_FUSEFARM_ROW_15_LSW_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG1_FUSEFARM_ROW_15_LSW_S|macro|GPRCM_GPRCM_EFUSE_READ_REG1_FUSEFARM_ROW_15_LSW_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG2_FUSEFARM_ROW_16_LSW_ROW_15_MSW_M|macro|GPRCM_GPRCM_EFUSE_READ_REG2_FUSEFARM_ROW_16_LSW_ROW_15_MSW_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG2_FUSEFARM_ROW_16_LSW_ROW_15_MSW_S|macro|GPRCM_GPRCM_EFUSE_READ_REG2_FUSEFARM_ROW_16_LSW_ROW_15_MSW_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG3_FUSEFARM_ROW_17_LSW_ROW_16_MSW_M|macro|GPRCM_GPRCM_EFUSE_READ_REG3_FUSEFARM_ROW_17_LSW_ROW_16_MSW_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG3_FUSEFARM_ROW_17_LSW_ROW_16_MSW_S|macro|GPRCM_GPRCM_EFUSE_READ_REG3_FUSEFARM_ROW_17_LSW_ROW_16_MSW_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG4_FUSEFARM_ROW_17_MSW_M|macro|GPRCM_GPRCM_EFUSE_READ_REG4_FUSEFARM_ROW_17_MSW_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG4_FUSEFARM_ROW_17_MSW_S|macro|GPRCM_GPRCM_EFUSE_READ_REG4_FUSEFARM_ROW_17_MSW_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG5_FUSEFARM_ROW_18_M|macro|GPRCM_GPRCM_EFUSE_READ_REG5_FUSEFARM_ROW_18_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG5_FUSEFARM_ROW_18_S|macro|GPRCM_GPRCM_EFUSE_READ_REG5_FUSEFARM_ROW_18_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG6_FUSEFARM_ROW_19_LSW_M|macro|GPRCM_GPRCM_EFUSE_READ_REG6_FUSEFARM_ROW_19_LSW_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG6_FUSEFARM_ROW_19_LSW_S|macro|GPRCM_GPRCM_EFUSE_READ_REG6_FUSEFARM_ROW_19_LSW_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG7_FUSEFARM_ROW_20_LSW_ROW_19_MSW_M|macro|GPRCM_GPRCM_EFUSE_READ_REG7_FUSEFARM_ROW_20_LSW_ROW_19_MSW_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG7_FUSEFARM_ROW_20_LSW_ROW_19_MSW_S|macro|GPRCM_GPRCM_EFUSE_READ_REG7_FUSEFARM_ROW_20_LSW_ROW_19_MSW_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG8_FUSEFARM_ROW_21_LSW_ROW_20_MSW_M|macro|GPRCM_GPRCM_EFUSE_READ_REG8_FUSEFARM_ROW_21_LSW_ROW_20_MSW_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG8_FUSEFARM_ROW_21_LSW_ROW_20_MSW_S|macro|GPRCM_GPRCM_EFUSE_READ_REG8_FUSEFARM_ROW_21_LSW_ROW_20_MSW_S
DECL|GPRCM_GPRCM_EFUSE_READ_REG9_FUSEFARM_ROW_22_LSW_ROW_21_MSW_M|macro|GPRCM_GPRCM_EFUSE_READ_REG9_FUSEFARM_ROW_22_LSW_ROW_21_MSW_M
DECL|GPRCM_GPRCM_EFUSE_READ_REG9_FUSEFARM_ROW_22_LSW_ROW_21_MSW_S|macro|GPRCM_GPRCM_EFUSE_READ_REG9_FUSEFARM_ROW_22_LSW_ROW_21_MSW_S
DECL|GPRCM_IDMEM_CORE_RST_OVERRIDES_SPARE_RW0|macro|GPRCM_IDMEM_CORE_RST_OVERRIDES_SPARE_RW0
DECL|GPRCM_IDMEM_CORE_RST_OVERRIDES_SPARE_RW1|macro|GPRCM_IDMEM_CORE_RST_OVERRIDES_SPARE_RW1
DECL|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_fmc_rstn_override_ctrl|macro|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_fmc_rstn_override_ctrl
DECL|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_fmc_rstn_override|macro|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_fmc_rstn_override
DECL|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_piosc_gating_override_ctrl|macro|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_piosc_gating_override_ctrl
DECL|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_piosc_gating_override|macro|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_piosc_gating_override
DECL|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_sysrstn_override_ctrl|macro|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_sysrstn_override_ctrl
DECL|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_sysrstn_override|macro|GPRCM_IDMEM_CORE_RST_OVERRIDES_mem_idmem_core_sysrstn_override
DECL|GPRCM_IDMEM_CORE_RST_OVERRIDES_reserved_M|macro|GPRCM_IDMEM_CORE_RST_OVERRIDES_reserved_M
DECL|GPRCM_IDMEM_CORE_RST_OVERRIDES_reserved_S|macro|GPRCM_IDMEM_CORE_RST_OVERRIDES_reserved_S
DECL|GPRCM_MCSPI_N1_PD_RESETZ_OVERRIDE_REG_MCSPI_N1_PD_RESETZ_OVERRIDE_CTRL|macro|GPRCM_MCSPI_N1_PD_RESETZ_OVERRIDE_REG_MCSPI_N1_PD_RESETZ_OVERRIDE_CTRL
DECL|GPRCM_MCSPI_N1_PD_RESETZ_OVERRIDE_REG_MCSPI_N1_PD_RESETZ_OVERRIDE|macro|GPRCM_MCSPI_N1_PD_RESETZ_OVERRIDE_REG_MCSPI_N1_PD_RESETZ_OVERRIDE
DECL|GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_ENABLE|macro|GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_ENABLE
DECL|GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_STATUS_M|macro|GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_STATUS_M
DECL|GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_STATUS_S|macro|GPRCM_MCSPI_N1_POWER_CTRL_MCSPI_N1_PD_STATUS_S
DECL|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_off_override_ctrl|macro|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_off_override_ctrl
DECL|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_off_override|macro|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_off_override
DECL|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_retain_override_ctrl|macro|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_retain_override_ctrl
DECL|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_retain_override|macro|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_retain_override
DECL|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_update_override_ctrl|macro|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_update_override_ctrl
DECL|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_update_override|macro|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_mem_update_override
DECL|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_sleep_override_ctrl|macro|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_sleep_override_ctrl
DECL|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_sleep_override|macro|GPRCM_MCSPI_PSCON_OVERRIDES_mem_mcspi_pscon_sleep_override
DECL|GPRCM_MCSPI_PSCON_OVERRIDES_reserved_M|macro|GPRCM_MCSPI_PSCON_OVERRIDES_reserved_M
DECL|GPRCM_MCSPI_PSCON_OVERRIDES_reserved_S|macro|GPRCM_MCSPI_PSCON_OVERRIDES_reserved_S
DECL|GPRCM_MCU_GLOBAL_SOFT_RESET_MCU_GLOBAL_SOFT_RESET|macro|GPRCM_MCU_GLOBAL_SOFT_RESET_MCU_GLOBAL_SOFT_RESET
DECL|GPRCM_MCU_PD_RESETZ_OVERRIDE_REG_MCU_PD_RESETZ_OVERRIDE_CTRL|macro|GPRCM_MCU_PD_RESETZ_OVERRIDE_REG_MCU_PD_RESETZ_OVERRIDE_CTRL
DECL|GPRCM_MCU_PD_RESETZ_OVERRIDE_REG_MCU_PD_RESETZ_OVERRIDE|macro|GPRCM_MCU_PD_RESETZ_OVERRIDE_REG_MCU_PD_RESETZ_OVERRIDE
DECL|GPRCM_MCU_PSCON_DEBUG_mcu_pscon_rtc_ps_M|macro|GPRCM_MCU_PSCON_DEBUG_mcu_pscon_rtc_ps_M
DECL|GPRCM_MCU_PSCON_DEBUG_mcu_pscon_rtc_ps_S|macro|GPRCM_MCU_PSCON_DEBUG_mcu_pscon_rtc_ps_S
DECL|GPRCM_MCU_PSCON_DEBUG_mcu_pscon_sys_ps_M|macro|GPRCM_MCU_PSCON_DEBUG_mcu_pscon_sys_ps_M
DECL|GPRCM_MCU_PSCON_DEBUG_mcu_pscon_sys_ps_S|macro|GPRCM_MCU_PSCON_DEBUG_mcu_pscon_sys_ps_S
DECL|GPRCM_MCU_PSCON_DEBUG_reserved_M|macro|GPRCM_MCU_PSCON_DEBUG_reserved_M
DECL|GPRCM_MCU_PSCON_DEBUG_reserved_S|macro|GPRCM_MCU_PSCON_DEBUG_reserved_S
DECL|GPRCM_MCU_PSCON_OVERRIDES_NU1_M|macro|GPRCM_MCU_PSCON_OVERRIDES_NU1_M
DECL|GPRCM_MCU_PSCON_OVERRIDES_NU1_S|macro|GPRCM_MCU_PSCON_OVERRIDES_NU1_S
DECL|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_M|macro|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_M
DECL|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_S|macro|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_S
DECL|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_ctrl|macro|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_off_override_ctrl
DECL|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_M|macro|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_M
DECL|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_S|macro|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_S
DECL|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_ctrl|macro|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_retain_override_ctrl
DECL|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_sleep_override_ctrl|macro|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_sleep_override_ctrl
DECL|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_update_override_ctrl|macro|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_update_override_ctrl
DECL|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_update_override|macro|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_mem_update_override
DECL|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_sleep_override|macro|GPRCM_MCU_PSCON_OVERRIDES_mem_mcu_pscon_sleep_override
DECL|GPRCM_MCU_PSCON_OVERRIDES_reserved_M|macro|GPRCM_MCU_PSCON_OVERRIDES_reserved_M
DECL|GPRCM_MCU_PSCON_OVERRIDES_reserved_S|macro|GPRCM_MCU_PSCON_OVERRIDES_reserved_S
DECL|GPRCM_MCU_PWR_STATE_MCU_OPP_PS_M|macro|GPRCM_MCU_PWR_STATE_MCU_OPP_PS_M
DECL|GPRCM_MCU_PWR_STATE_MCU_OPP_PS_S|macro|GPRCM_MCU_PWR_STATE_MCU_OPP_PS_S
DECL|GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_off_override_M|macro|GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_off_override_M
DECL|GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_off_override_S|macro|GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_off_override_S
DECL|GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_retain_override_M|macro|GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_retain_override_M
DECL|GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_retain_override_S|macro|GPRCM_MEMSS_PSCON_OVERRIDES0_mem_memss_pscon_mem_retain_override_S
DECL|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memms_pscon_mem_retain_override_ctrl|macro|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memms_pscon_mem_retain_override_ctrl
DECL|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_off_override_ctrl|macro|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_off_override_ctrl
DECL|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_update_override_ctrl|macro|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_update_override_ctrl
DECL|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_update_override|macro|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_mem_update_override
DECL|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_sleep_override_ctrl|macro|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_sleep_override_ctrl
DECL|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_sleep_override|macro|GPRCM_MEMSS_PSCON_OVERRIDES1_mem_memss_pscon_sleep_override
DECL|GPRCM_MEMSS_PSCON_OVERRIDES1_reserved_M|macro|GPRCM_MEMSS_PSCON_OVERRIDES1_reserved_M
DECL|GPRCM_MEMSS_PSCON_OVERRIDES1_reserved_S|macro|GPRCM_MEMSS_PSCON_OVERRIDES1_reserved_S
DECL|GPRCM_MEMSS_PWR_PS_pwr_ps_memss_M|macro|GPRCM_MEMSS_PWR_PS_pwr_ps_memss_M
DECL|GPRCM_MEMSS_PWR_PS_pwr_ps_memss_S|macro|GPRCM_MEMSS_PWR_PS_pwr_ps_memss_S
DECL|GPRCM_MEMSS_PWR_PS_reserved_M|macro|GPRCM_MEMSS_PWR_PS_reserved_M
DECL|GPRCM_MEMSS_PWR_PS_reserved_S|macro|GPRCM_MEMSS_PWR_PS_reserved_S
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_AES_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_AES_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_CAMERA_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_CAMERA_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_DES_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_DES_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A0_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A0_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A1_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A1_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A2_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A2_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A3_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_GPT_A3_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCASP_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCASP_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCSPI_A1_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCSPI_A1_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCSPI_A2_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MCSPI_A2_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MMCHS_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_MMCHS_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_SHA_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_SHA_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UART_A0_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UART_A0_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UART_A1_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UART_A1_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UDMA_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_UDMA_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_WDOG_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_APPS_WDOG_PP
DECL|GPRCM_MEM_APPS_PERIPH_PRESENT_WLAN_GEM_PP|macro|GPRCM_MEM_APPS_PERIPH_PRESENT_WLAN_GEM_PP
DECL|GPRCM_MEM_HCLK_DIV_CFG_mem_hclk_div_cfg_M|macro|GPRCM_MEM_HCLK_DIV_CFG_mem_hclk_div_cfg_M
DECL|GPRCM_MEM_HCLK_DIV_CFG_mem_hclk_div_cfg_S|macro|GPRCM_MEM_HCLK_DIV_CFG_mem_hclk_div_cfg_S
DECL|GPRCM_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES_mem_mcspi_sram_off_req_override_ctrl|macro|GPRCM_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES_mem_mcspi_sram_off_req_override_ctrl
DECL|GPRCM_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES_mem_mcspi_sram_off_req_override|macro|GPRCM_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES_mem_mcspi_sram_off_req_override
DECL|GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_mode_req_override_ctrl|macro|GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_mode_req_override_ctrl
DECL|GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_pwrdn_req_override|macro|GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_pwrdn_req_override
DECL|GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_ret_req_override|macro|GPRCM_MEM_MCU_PD_MODE_REQ_OVERRIDES_mem_mcu_pd_ret_req_override
DECL|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_ASYNC_BRIDGE_PP|macro|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_ASYNC_BRIDGE_PP
DECL|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_GPT_N0_PP|macro|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_GPT_N0_PP
DECL|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_GPT_N1_PP|macro|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_GPT_N1_PP
DECL|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_MCSPI_N1_PP|macro|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_MCSPI_N1_PP
DECL|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_MCSPI_N2_PP|macro|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_MCSPI_N2_PP
DECL|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_SSDIO_PP|macro|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_SSDIO_PP
DECL|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UART_N0_PP|macro|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UART_N0_PP
DECL|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UART_N1_PP|macro|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UART_N1_PP
DECL|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UDMA_PP|macro|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_UDMA_PP
DECL|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_WDOG_PP|macro|GPRCM_MEM_NWP_PERIPH_PRESENT_NWP_WDOG_PP
DECL|GPRCM_MEM_REF_FSM_CFG2_MEM_EXT_TCXO_SETTLING_TIME_M|macro|GPRCM_MEM_REF_FSM_CFG2_MEM_EXT_TCXO_SETTLING_TIME_M
DECL|GPRCM_MEM_REF_FSM_CFG2_MEM_EXT_TCXO_SETTLING_TIME_S|macro|GPRCM_MEM_REF_FSM_CFG2_MEM_EXT_TCXO_SETTLING_TIME_S
DECL|GPRCM_MEM_REF_FSM_CFG2_MEM_FC_DEASSERT_DELAY_M|macro|GPRCM_MEM_REF_FSM_CFG2_MEM_FC_DEASSERT_DELAY_M
DECL|GPRCM_MEM_REF_FSM_CFG2_MEM_FC_DEASSERT_DELAY_S|macro|GPRCM_MEM_REF_FSM_CFG2_MEM_FC_DEASSERT_DELAY_S
DECL|GPRCM_MEM_REF_FSM_CFG2_MEM_STARTUP_DEASSERT_DELAY_M|macro|GPRCM_MEM_REF_FSM_CFG2_MEM_STARTUP_DEASSERT_DELAY_M
DECL|GPRCM_MEM_REF_FSM_CFG2_MEM_STARTUP_DEASSERT_DELAY_S|macro|GPRCM_MEM_REF_FSM_CFG2_MEM_STARTUP_DEASSERT_DELAY_S
DECL|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_A_PP|macro|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_A_PP
DECL|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_B_PP|macro|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_B_PP
DECL|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_C_PP|macro|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_C_PP
DECL|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_D_PP|macro|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_D_PP
DECL|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_E_PP|macro|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_GPIO_E_PP
DECL|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_I2C_PP|macro|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_I2C_PP
DECL|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_MCSPI_PP|macro|GPRCM_MEM_SHARED_PERIPH_PRESENT_SHARED_MCSPI_PP
DECL|GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_off_time_M|macro|GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_off_time_M
DECL|GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_off_time_S|macro|GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_off_time_S
DECL|GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_on_time_M|macro|GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_on_time_M
DECL|GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_on_time_S|macro|GPRCM_MEM_SYSCLK_DIV_CFG_mem_sysclk_div_on_time_S
DECL|GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_M|macro|GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_M
DECL|GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_S|macro|GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_S
DECL|GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_ctrl|macro|GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_mem_sys_opp_req_override_ctrl
DECL|GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_reserved_M|macro|GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_reserved_M
DECL|GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_reserved_S|macro|GPRCM_MEM_SYS_OPP_REQ_OVERRIDE_reserved_S
DECL|GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_mem_sleep_opp_enter_with_testpd_on|macro|GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_mem_sleep_opp_enter_with_testpd_on
DECL|GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_reserved_M|macro|GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_reserved_M
DECL|GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_reserved_S|macro|GPRCM_MEM_TESTCTRL_PD_OPP_CONFIG_reserved_S
DECL|GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_mem_wlan_apllmcs_enable_override_ctrl|macro|GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_mem_wlan_apllmcs_enable_override_ctrl
DECL|GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_mem_wlan_apllmcs_enable_override|macro|GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_mem_wlan_apllmcs_enable_override
DECL|GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_wlan_apllmcs_lock|macro|GPRCM_MEM_WLAN_APLLMCS_OVERRIDES_wlan_apllmcs_lock
DECL|GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_fast_clk_req_override_ctrl|macro|GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_fast_clk_req_override_ctrl
DECL|GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_fast_clk_req_override|macro|GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_fast_clk_req_override
DECL|GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_sleep_with_clk_req_override|macro|GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_mem_wl_sleep_with_clk_req_override
DECL|GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_reserved_M|macro|GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_reserved_M
DECL|GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_reserved_S|macro|GPRCM_MEM_WL_FAST_CLK_REQ_OVERRIDES_reserved_S
DECL|GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_ACK|macro|GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_ACK
DECL|GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_REQ|macro|GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_REQ
DECL|GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_WAKEUP|macro|GPRCM_NWP_AUTONMS_SPI_IDLE_REQ_NWP_AUTONMS_SPI_IDLE_WAKEUP
DECL|GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_F_M|macro|GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_F_M
DECL|GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_F_S|macro|GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_F_S
DECL|GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_MEM_AUTONMS_SPI_MASTER_SEL|macro|GPRCM_NWP_AUTONMS_SPI_MASTER_SEL_MEM_AUTONMS_SPI_MASTER_SEL
DECL|GPRCM_NWP_GPIO_WAKE_CONF_NWP_GPIO_WAKE_CONF_M|macro|GPRCM_NWP_GPIO_WAKE_CONF_NWP_GPIO_WAKE_CONF_M
DECL|GPRCM_NWP_GPIO_WAKE_CONF_NWP_GPIO_WAKE_CONF_S|macro|GPRCM_NWP_GPIO_WAKE_CONF_NWP_GPIO_WAKE_CONF_S
DECL|GPRCM_NWP_LPDS_WAKETIME_OPP_CFG_NWP_LPDS_WAKETIME_OPP_CFG_M|macro|GPRCM_NWP_LPDS_WAKETIME_OPP_CFG_NWP_LPDS_WAKETIME_OPP_CFG_M
DECL|GPRCM_NWP_LPDS_WAKETIME_OPP_CFG_NWP_LPDS_WAKETIME_OPP_CFG_S|macro|GPRCM_NWP_LPDS_WAKETIME_OPP_CFG_NWP_LPDS_WAKETIME_OPP_CFG_S
DECL|GPRCM_NWP_LPDS_WAKETIME_WAKE_CFG_NWP_LPDS_WAKETIME_WAKE_CFG_M|macro|GPRCM_NWP_LPDS_WAKETIME_WAKE_CFG_NWP_LPDS_WAKETIME_WAKE_CFG_M
DECL|GPRCM_NWP_LPDS_WAKETIME_WAKE_CFG_NWP_LPDS_WAKETIME_WAKE_CFG_S|macro|GPRCM_NWP_LPDS_WAKETIME_WAKE_CFG_NWP_LPDS_WAKETIME_WAKE_CFG_S
DECL|GPRCM_NWP_LPDS_WAKEUP_CFG_NWP_LPDS_WAKEUP_CFG_M|macro|GPRCM_NWP_LPDS_WAKEUP_CFG_NWP_LPDS_WAKEUP_CFG_M
DECL|GPRCM_NWP_LPDS_WAKEUP_CFG_NWP_LPDS_WAKEUP_CFG_S|macro|GPRCM_NWP_LPDS_WAKEUP_CFG_NWP_LPDS_WAKEUP_CFG_S
DECL|GPRCM_NWP_LPDS_WAKEUP_SRC_NWP_LPDS_WAKEUP_SRC_M|macro|GPRCM_NWP_LPDS_WAKEUP_SRC_NWP_LPDS_WAKEUP_SRC_M
DECL|GPRCM_NWP_LPDS_WAKEUP_SRC_NWP_LPDS_WAKEUP_SRC_S|macro|GPRCM_NWP_LPDS_WAKEUP_SRC_NWP_LPDS_WAKEUP_SRC_S
DECL|GPRCM_NWP_PWR_STATE_NWP_PWR_STATE_PS_M|macro|GPRCM_NWP_PWR_STATE_NWP_PWR_STATE_PS_M
DECL|GPRCM_NWP_PWR_STATE_NWP_PWR_STATE_PS_S|macro|GPRCM_NWP_PWR_STATE_NWP_PWR_STATE_PS_S
DECL|GPRCM_NWP_PWR_STATE_NWP_RCM_PS_M|macro|GPRCM_NWP_PWR_STATE_NWP_RCM_PS_M
DECL|GPRCM_NWP_PWR_STATE_NWP_RCM_PS_S|macro|GPRCM_NWP_PWR_STATE_NWP_RCM_PS_S
DECL|GPRCM_NWP_RESET_CAUSE_NWP_RESET_CAUSE_M|macro|GPRCM_NWP_RESET_CAUSE_NWP_RESET_CAUSE_M
DECL|GPRCM_NWP_RESET_CAUSE_NWP_RESET_CAUSE_S|macro|GPRCM_NWP_RESET_CAUSE_NWP_RESET_CAUSE_S
DECL|GPRCM_NWP_SOFT_RESET_NWP_SOFT_RESET0|macro|GPRCM_NWP_SOFT_RESET_NWP_SOFT_RESET0
DECL|GPRCM_NWP_SOFT_RESET_NWP_SOFT_RESET1|macro|GPRCM_NWP_SOFT_RESET_NWP_SOFT_RESET1
DECL|GPRCM_NWP_SRAM_DSLP_CFG_NWP_SRAM_DSLP_CFG_M|macro|GPRCM_NWP_SRAM_DSLP_CFG_NWP_SRAM_DSLP_CFG_M
DECL|GPRCM_NWP_SRAM_DSLP_CFG_NWP_SRAM_DSLP_CFG_S|macro|GPRCM_NWP_SRAM_DSLP_CFG_NWP_SRAM_DSLP_CFG_S
DECL|GPRCM_NWP_SRAM_LPDS_CFG_NWP_SRAM_LPDS_CFG_M|macro|GPRCM_NWP_SRAM_LPDS_CFG_NWP_SRAM_LPDS_CFG_M
DECL|GPRCM_NWP_SRAM_LPDS_CFG_NWP_SRAM_LPDS_CFG_S|macro|GPRCM_NWP_SRAM_LPDS_CFG_NWP_SRAM_LPDS_CFG_S
DECL|GPRCM_NWP_SS_OVERRIDES_mem_nwp_pllclk_gating_override_ctrl|macro|GPRCM_NWP_SS_OVERRIDES_mem_nwp_pllclk_gating_override_ctrl
DECL|GPRCM_NWP_SS_OVERRIDES_mem_nwp_pllclk_gating_override|macro|GPRCM_NWP_SS_OVERRIDES_mem_nwp_pllclk_gating_override
DECL|GPRCM_NWP_SS_OVERRIDES_mem_nwp_por_rstn_override_ctrl|macro|GPRCM_NWP_SS_OVERRIDES_mem_nwp_por_rstn_override_ctrl
DECL|GPRCM_NWP_SS_OVERRIDES_mem_nwp_por_rstn_override|macro|GPRCM_NWP_SS_OVERRIDES_mem_nwp_por_rstn_override
DECL|GPRCM_NWP_SS_OVERRIDES_mem_nwp_refclk_gating_override_ctrl|macro|GPRCM_NWP_SS_OVERRIDES_mem_nwp_refclk_gating_override_ctrl
DECL|GPRCM_NWP_SS_OVERRIDES_mem_nwp_refclk_gating_override|macro|GPRCM_NWP_SS_OVERRIDES_mem_nwp_refclk_gating_override
DECL|GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysclk_gating_override_ctrl|macro|GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysclk_gating_override_ctrl
DECL|GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysclk_gating_override|macro|GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysclk_gating_override
DECL|GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysrstn_override_ctrl|macro|GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysrstn_override_ctrl
DECL|GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysrstn_override|macro|GPRCM_NWP_SS_OVERRIDES_mem_nwp_sysrstn_override
DECL|GPRCM_NWP_SS_OVERRIDES_reserved_M|macro|GPRCM_NWP_SS_OVERRIDES_reserved_M
DECL|GPRCM_NWP_SS_OVERRIDES_reserved_S|macro|GPRCM_NWP_SS_OVERRIDES_reserved_S
DECL|GPRCM_NWP_TO_WLAN_WAKE_REQUEST_NWP_TO_WLAN_WAKE_REQUEST|macro|GPRCM_NWP_TO_WLAN_WAKE_REQUEST_NWP_TO_WLAN_WAKE_REQUEST
DECL|GPRCM_O_ADC_CLK_CONFIG|macro|GPRCM_O_ADC_CLK_CONFIG
DECL|GPRCM_O_APLLMCS_LOCK_TIME_CONF|macro|GPRCM_O_APLLMCS_LOCK_TIME_CONF
DECL|GPRCM_O_APLLMCS_MCU_OVERRIDES|macro|GPRCM_O_APLLMCS_MCU_OVERRIDES
DECL|GPRCM_O_APLLMCS_MCU_RUN_CONFIG0_26|macro|GPRCM_O_APLLMCS_MCU_RUN_CONFIG0_26
DECL|GPRCM_O_APLLMCS_MCU_RUN_CONFIG0_38P4|macro|GPRCM_O_APLLMCS_MCU_RUN_CONFIG0_38P4
DECL|GPRCM_O_APLLMCS_MCU_RUN_CONFIG1_26|macro|GPRCM_O_APLLMCS_MCU_RUN_CONFIG1_26
DECL|GPRCM_O_APLLMCS_MCU_RUN_CONFIG1_38P4|macro|GPRCM_O_APLLMCS_MCU_RUN_CONFIG1_38P4
DECL|GPRCM_O_APLLMCS_WLAN_CONFIG0_26|macro|GPRCM_O_APLLMCS_WLAN_CONFIG0_26
DECL|GPRCM_O_APLLMCS_WLAN_CONFIG0_40|macro|GPRCM_O_APLLMCS_WLAN_CONFIG0_40
DECL|GPRCM_O_APLLMCS_WLAN_CONFIG1_26|macro|GPRCM_O_APLLMCS_WLAN_CONFIG1_26
DECL|GPRCM_O_APLLMCS_WLAN_CONFIG1_40|macro|GPRCM_O_APLLMCS_WLAN_CONFIG1_40
DECL|GPRCM_O_APLLMCS_WLAN_OVERRIDES|macro|GPRCM_O_APLLMCS_WLAN_OVERRIDES
DECL|GPRCM_O_APPS_DEV_MODE_INIT_DONE|macro|GPRCM_O_APPS_DEV_MODE_INIT_DONE
DECL|GPRCM_O_APPS_GPIO_WAKE_CONF|macro|GPRCM_O_APPS_GPIO_WAKE_CONF
DECL|GPRCM_O_APPS_LPDS_WAKETIME_OPP_CFG|macro|GPRCM_O_APPS_LPDS_WAKETIME_OPP_CFG
DECL|GPRCM_O_APPS_LPDS_WAKETIME_WAKE_CFG|macro|GPRCM_O_APPS_LPDS_WAKETIME_WAKE_CFG
DECL|GPRCM_O_APPS_LPDS_WAKEUP_CFG|macro|GPRCM_O_APPS_LPDS_WAKEUP_CFG
DECL|GPRCM_O_APPS_LPDS_WAKEUP_SRC|macro|GPRCM_O_APPS_LPDS_WAKEUP_SRC
DECL|GPRCM_O_APPS_PWR_STATE|macro|GPRCM_O_APPS_PWR_STATE
DECL|GPRCM_O_APPS_RESET_CAUSE|macro|GPRCM_O_APPS_RESET_CAUSE
DECL|GPRCM_O_APPS_SECURE_INIT_DONE|macro|GPRCM_O_APPS_SECURE_INIT_DONE
DECL|GPRCM_O_APPS_SOFT_RESET|macro|GPRCM_O_APPS_SOFT_RESET
DECL|GPRCM_O_APPS_SRAM_DSLP_CFG|macro|GPRCM_O_APPS_SRAM_DSLP_CFG
DECL|GPRCM_O_APPS_SRAM_LPDS_CFG|macro|GPRCM_O_APPS_SRAM_LPDS_CFG
DECL|GPRCM_O_APPS_SS_OVERRIDES|macro|GPRCM_O_APPS_SS_OVERRIDES
DECL|GPRCM_O_COEX_CLK_SWALLOW_CFG0|macro|GPRCM_O_COEX_CLK_SWALLOW_CFG0
DECL|GPRCM_O_COEX_CLK_SWALLOW_CFG1|macro|GPRCM_O_COEX_CLK_SWALLOW_CFG1
DECL|GPRCM_O_COEX_CLK_SWALLOW_CFG2|macro|GPRCM_O_COEX_CLK_SWALLOW_CFG2
DECL|GPRCM_O_COEX_CLK_SWALLOW_ENABLE|macro|GPRCM_O_COEX_CLK_SWALLOW_ENABLE
DECL|GPRCM_O_DCDC_CLK_GEN_CONFIG|macro|GPRCM_O_DCDC_CLK_GEN_CONFIG
DECL|GPRCM_O_EN_APPS_REBOOT|macro|GPRCM_O_EN_APPS_REBOOT
DECL|GPRCM_O_EN_NWP_BOOT_WO_DEVINIT|macro|GPRCM_O_EN_NWP_BOOT_WO_DEVINIT
DECL|GPRCM_O_GPRCM_DIEID_READ_REG0|macro|GPRCM_O_GPRCM_DIEID_READ_REG0
DECL|GPRCM_O_GPRCM_DIEID_READ_REG1|macro|GPRCM_O_GPRCM_DIEID_READ_REG1
DECL|GPRCM_O_GPRCM_DIEID_READ_REG2|macro|GPRCM_O_GPRCM_DIEID_READ_REG2
DECL|GPRCM_O_GPRCM_DIEID_READ_REG3|macro|GPRCM_O_GPRCM_DIEID_READ_REG3
DECL|GPRCM_O_GPRCM_DIEID_READ_REG4|macro|GPRCM_O_GPRCM_DIEID_READ_REG4
DECL|GPRCM_O_GPRCM_DIEID_READ_REG5|macro|GPRCM_O_GPRCM_DIEID_READ_REG5
DECL|GPRCM_O_GPRCM_DIEID_READ_REG6|macro|GPRCM_O_GPRCM_DIEID_READ_REG6
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG0|macro|GPRCM_O_GPRCM_EFUSE_READ_REG0
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG10|macro|GPRCM_O_GPRCM_EFUSE_READ_REG10
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG11|macro|GPRCM_O_GPRCM_EFUSE_READ_REG11
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG12|macro|GPRCM_O_GPRCM_EFUSE_READ_REG12
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG1|macro|GPRCM_O_GPRCM_EFUSE_READ_REG1
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG2|macro|GPRCM_O_GPRCM_EFUSE_READ_REG2
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG3|macro|GPRCM_O_GPRCM_EFUSE_READ_REG3
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG4|macro|GPRCM_O_GPRCM_EFUSE_READ_REG4
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG5|macro|GPRCM_O_GPRCM_EFUSE_READ_REG5
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG6|macro|GPRCM_O_GPRCM_EFUSE_READ_REG6
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG7|macro|GPRCM_O_GPRCM_EFUSE_READ_REG7
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG8|macro|GPRCM_O_GPRCM_EFUSE_READ_REG8
DECL|GPRCM_O_GPRCM_EFUSE_READ_REG9|macro|GPRCM_O_GPRCM_EFUSE_READ_REG9
DECL|GPRCM_O_IDMEM_CORE_RST_OVERRIDES|macro|GPRCM_O_IDMEM_CORE_RST_OVERRIDES
DECL|GPRCM_O_MCSPI_N1_PD_RESETZ_OVERRIDE_REG|macro|GPRCM_O_MCSPI_N1_PD_RESETZ_OVERRIDE_REG
DECL|GPRCM_O_MCSPI_N1_POWER_CTRL|macro|GPRCM_O_MCSPI_N1_POWER_CTRL
DECL|GPRCM_O_MCSPI_PSCON_OVERRIDES|macro|GPRCM_O_MCSPI_PSCON_OVERRIDES
DECL|GPRCM_O_MCU_GLOBAL_SOFT_RESET|macro|GPRCM_O_MCU_GLOBAL_SOFT_RESET
DECL|GPRCM_O_MCU_PD_RESETZ_OVERRIDE_REG|macro|GPRCM_O_MCU_PD_RESETZ_OVERRIDE_REG
DECL|GPRCM_O_MCU_PSCON_DEBUG|macro|GPRCM_O_MCU_PSCON_DEBUG
DECL|GPRCM_O_MCU_PSCON_OVERRIDES|macro|GPRCM_O_MCU_PSCON_OVERRIDES
DECL|GPRCM_O_MCU_PWR_STATE|macro|GPRCM_O_MCU_PWR_STATE
DECL|GPRCM_O_MEMSS_PSCON_OVERRIDES0|macro|GPRCM_O_MEMSS_PSCON_OVERRIDES0
DECL|GPRCM_O_MEMSS_PSCON_OVERRIDES1|macro|GPRCM_O_MEMSS_PSCON_OVERRIDES1
DECL|GPRCM_O_MEMSS_PWR_PS|macro|GPRCM_O_MEMSS_PWR_PS
DECL|GPRCM_O_MEM_APPS_PERIPH_PRESENT|macro|GPRCM_O_MEM_APPS_PERIPH_PRESENT
DECL|GPRCM_O_MEM_HCLK_DIV_CFG|macro|GPRCM_O_MEM_HCLK_DIV_CFG
DECL|GPRCM_O_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES|macro|GPRCM_O_MEM_MCSPI_SRAM_OFF_REQ_OVERRIDES
DECL|GPRCM_O_MEM_MCU_PD_MODE_REQ_OVERRIDES|macro|GPRCM_O_MEM_MCU_PD_MODE_REQ_OVERRIDES
DECL|GPRCM_O_MEM_NWP_PERIPH_PRESENT|macro|GPRCM_O_MEM_NWP_PERIPH_PRESENT
DECL|GPRCM_O_MEM_REF_FSM_CFG2|macro|GPRCM_O_MEM_REF_FSM_CFG2
DECL|GPRCM_O_MEM_SHARED_PERIPH_PRESENT|macro|GPRCM_O_MEM_SHARED_PERIPH_PRESENT
DECL|GPRCM_O_MEM_SYSCLK_DIV_CFG|macro|GPRCM_O_MEM_SYSCLK_DIV_CFG
DECL|GPRCM_O_MEM_SYS_OPP_REQ_OVERRIDE|macro|GPRCM_O_MEM_SYS_OPP_REQ_OVERRIDE
DECL|GPRCM_O_MEM_TESTCTRL_PD_OPP_CONFIG|macro|GPRCM_O_MEM_TESTCTRL_PD_OPP_CONFIG
DECL|GPRCM_O_MEM_WLAN_APLLMCS_OVERRIDES|macro|GPRCM_O_MEM_WLAN_APLLMCS_OVERRIDES
DECL|GPRCM_O_MEM_WL_FAST_CLK_REQ_OVERRIDES|macro|GPRCM_O_MEM_WL_FAST_CLK_REQ_OVERRIDES
DECL|GPRCM_O_NWP_AUTONMS_SPI_IDLE_REQ|macro|GPRCM_O_NWP_AUTONMS_SPI_IDLE_REQ
DECL|GPRCM_O_NWP_AUTONMS_SPI_MASTER_SEL|macro|GPRCM_O_NWP_AUTONMS_SPI_MASTER_SEL
DECL|GPRCM_O_NWP_GPIO_WAKE_CONF|macro|GPRCM_O_NWP_GPIO_WAKE_CONF
DECL|GPRCM_O_NWP_LPDS_WAKETIME_OPP_CFG|macro|GPRCM_O_NWP_LPDS_WAKETIME_OPP_CFG
DECL|GPRCM_O_NWP_LPDS_WAKETIME_WAKE_CFG|macro|GPRCM_O_NWP_LPDS_WAKETIME_WAKE_CFG
DECL|GPRCM_O_NWP_LPDS_WAKEUP_CFG|macro|GPRCM_O_NWP_LPDS_WAKEUP_CFG
DECL|GPRCM_O_NWP_LPDS_WAKEUP_SRC|macro|GPRCM_O_NWP_LPDS_WAKEUP_SRC
DECL|GPRCM_O_NWP_PWR_STATE|macro|GPRCM_O_NWP_PWR_STATE
DECL|GPRCM_O_NWP_RESET_CAUSE|macro|GPRCM_O_NWP_RESET_CAUSE
DECL|GPRCM_O_NWP_SOFT_RESET|macro|GPRCM_O_NWP_SOFT_RESET
DECL|GPRCM_O_NWP_SRAM_DSLP_CFG|macro|GPRCM_O_NWP_SRAM_DSLP_CFG
DECL|GPRCM_O_NWP_SRAM_LPDS_CFG|macro|GPRCM_O_NWP_SRAM_LPDS_CFG
DECL|GPRCM_O_NWP_SS_OVERRIDES|macro|GPRCM_O_NWP_SS_OVERRIDES
DECL|GPRCM_O_NWP_TO_WLAN_WAKE_REQUEST|macro|GPRCM_O_NWP_TO_WLAN_WAKE_REQUEST
DECL|GPRCM_O_PLL_REF_LOCK_OVERRIDES|macro|GPRCM_O_PLL_REF_LOCK_OVERRIDES
DECL|GPRCM_O_REF_ANA_BGAP_CONTROLS0|macro|GPRCM_O_REF_ANA_BGAP_CONTROLS0
DECL|GPRCM_O_REF_ANA_BGAP_CONTROLS1|macro|GPRCM_O_REF_ANA_BGAP_CONTROLS1
DECL|GPRCM_O_REF_ANA_SPARE_CONTROLS0|macro|GPRCM_O_REF_ANA_SPARE_CONTROLS0
DECL|GPRCM_O_REF_ANA_SPARE_CONTROLS1|macro|GPRCM_O_REF_ANA_SPARE_CONTROLS1
DECL|GPRCM_O_REF_FSM_CFG0|macro|GPRCM_O_REF_FSM_CFG0
DECL|GPRCM_O_REF_FSM_CFG1|macro|GPRCM_O_REF_FSM_CFG1
DECL|GPRCM_O_REF_FSM_DEBUG|macro|GPRCM_O_REF_FSM_DEBUG
DECL|GPRCM_O_REF_LDO_CONTROLS|macro|GPRCM_O_REF_LDO_CONTROLS
DECL|GPRCM_O_REF_RTRIM_CONTROL|macro|GPRCM_O_REF_RTRIM_CONTROL
DECL|GPRCM_O_REF_SLICER_CONTROLS0|macro|GPRCM_O_REF_SLICER_CONTROLS0
DECL|GPRCM_O_REF_SLICER_CONTROLS1|macro|GPRCM_O_REF_SLICER_CONTROLS1
DECL|GPRCM_O_SHARED_SS_OVERRIDES|macro|GPRCM_O_SHARED_SS_OVERRIDES
DECL|GPRCM_O_SPARE_RW0|macro|GPRCM_O_SPARE_RW0
DECL|GPRCM_O_SPARE_RW1|macro|GPRCM_O_SPARE_RW1
DECL|GPRCM_O_SSDIO_PD_RESETZ_OVERRIDE_REG|macro|GPRCM_O_SSDIO_PD_RESETZ_OVERRIDE_REG
DECL|GPRCM_O_SSDIO_POWER_CTRL|macro|GPRCM_O_SSDIO_POWER_CTRL
DECL|GPRCM_O_SSDIO_PSCON_OVERRIDES|macro|GPRCM_O_SSDIO_PSCON_OVERRIDES
DECL|GPRCM_O_SYSCLK_SWITCH_STATUS|macro|GPRCM_O_SYSCLK_SWITCH_STATUS
DECL|GPRCM_O_TESTCTRL_PD_RESETZ_OVERRIDE_REG|macro|GPRCM_O_TESTCTRL_PD_RESETZ_OVERRIDE_REG
DECL|GPRCM_O_TESTCTRL_POWER_CTRL|macro|GPRCM_O_TESTCTRL_POWER_CTRL
DECL|GPRCM_O_TOP_DIE_ENABLE_PARAMETERS|macro|GPRCM_O_TOP_DIE_ENABLE_PARAMETERS
DECL|GPRCM_O_TOP_DIE_ENABLE|macro|GPRCM_O_TOP_DIE_ENABLE
DECL|GPRCM_O_TOP_DIE_FSM_OVERRIDES|macro|GPRCM_O_TOP_DIE_FSM_OVERRIDES
DECL|GPRCM_O_WELP_PD_RESETZ_OVERRIDE_REG|macro|GPRCM_O_WELP_PD_RESETZ_OVERRIDE_REG
DECL|GPRCM_O_WELP_POWER_CTRL|macro|GPRCM_O_WELP_POWER_CTRL
DECL|GPRCM_O_WELP_PSCON_OVERRIDES|macro|GPRCM_O_WELP_PSCON_OVERRIDES
DECL|GPRCM_O_WLAN_SRAM_ACTIVE_PWR_CFG|macro|GPRCM_O_WLAN_SRAM_ACTIVE_PWR_CFG
DECL|GPRCM_O_WLAN_SRAM_SLEEP_PWR_CFG|macro|GPRCM_O_WLAN_SRAM_SLEEP_PWR_CFG
DECL|GPRCM_O_WLAN_TO_NWP_WAKE_REQUEST|macro|GPRCM_O_WLAN_TO_NWP_WAKE_REQUEST
DECL|GPRCM_O_WL_SDIO_PD_RESETZ_OVERRIDE_REG|macro|GPRCM_O_WL_SDIO_PD_RESETZ_OVERRIDE_REG
DECL|GPRCM_O_WL_SDIO_POWER_CTRL|macro|GPRCM_O_WL_SDIO_POWER_CTRL
DECL|GPRCM_O_WL_SDIO_PSCON_OVERRIDES|macro|GPRCM_O_WL_SDIO_PSCON_OVERRIDES
DECL|GPRCM_O_WTOP_MEM_RET_CFG|macro|GPRCM_O_WTOP_MEM_RET_CFG
DECL|GPRCM_O_WTOP_PD_RESETZ_OVERRIDE_REG|macro|GPRCM_O_WTOP_PD_RESETZ_OVERRIDE_REG
DECL|GPRCM_O_WTOP_PM_PS|macro|GPRCM_O_WTOP_PM_PS
DECL|GPRCM_O_WTOP_PSCON_OVERRIDES|macro|GPRCM_O_WTOP_PSCON_OVERRIDES
DECL|GPRCM_PLL_REF_LOCK_OVERRIDES_mem_mcu_apllmcs_lock_override|macro|GPRCM_PLL_REF_LOCK_OVERRIDES_mem_mcu_apllmcs_lock_override
DECL|GPRCM_PLL_REF_LOCK_OVERRIDES_mem_ref_clk_valid_override|macro|GPRCM_PLL_REF_LOCK_OVERRIDES_mem_ref_clk_valid_override
DECL|GPRCM_PLL_REF_LOCK_OVERRIDES_mem_wlan_apllmcs_lock_override|macro|GPRCM_PLL_REF_LOCK_OVERRIDES_mem_wlan_apllmcs_lock_override
DECL|GPRCM_PLL_REF_LOCK_OVERRIDES_reserved_M|macro|GPRCM_PLL_REF_LOCK_OVERRIDES_reserved_M
DECL|GPRCM_PLL_REF_LOCK_OVERRIDES_reserved_S|macro|GPRCM_PLL_REF_LOCK_OVERRIDES_reserved_S
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_NU1_M|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_NU1_M
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_NU1_S|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_NU1_S
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_bgap_en_override_ctrl|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_bgap_en_override_ctrl
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_bgap_en|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_bgap_en
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_fc_en_override_ctrl|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_fc_en_override_ctrl
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_fc_en|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_fc_en
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_mag_trim_override_ctrl|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_mag_trim_override_ctrl
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_startup_en_override_ctrl|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_startup_en_override_ctrl
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_startup_en|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_startup_en
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_M|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_M
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_S|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_S
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_override_ctrl|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_temp_trim_override_ctrl
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_en_override_ctrl|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_en_override_ctrl
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_en|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_en
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_M|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_M
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_S|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_S
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_override_ctrl|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_mem_ref_v2i_trim_override_ctrl
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_reserved_M|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_reserved_M
DECL|GPRCM_REF_ANA_BGAP_CONTROLS0_reserved_S|macro|GPRCM_REF_ANA_BGAP_CONTROLS0_reserved_S
DECL|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bg_spare_M|macro|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bg_spare_M
DECL|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bg_spare_S|macro|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bg_spare_S
DECL|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bgap_tmux_ctrl_M|macro|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bgap_tmux_ctrl_M
DECL|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bgap_tmux_ctrl_S|macro|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_bgap_tmux_ctrl_S
DECL|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_filt_trim_M|macro|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_filt_trim_M
DECL|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_filt_trim_S|macro|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_filt_trim_S
DECL|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_mag_trim_M|macro|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_mag_trim_M
DECL|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_mag_trim_S|macro|GPRCM_REF_ANA_BGAP_CONTROLS1_mem_ref_mag_trim_S
DECL|GPRCM_REF_ANA_BGAP_CONTROLS1_reserved_M|macro|GPRCM_REF_ANA_BGAP_CONTROLS1_reserved_M
DECL|GPRCM_REF_ANA_BGAP_CONTROLS1_reserved_S|macro|GPRCM_REF_ANA_BGAP_CONTROLS1_reserved_S
DECL|GPRCM_REF_ANA_SPARE_CONTROLS0_mem_top_pm_reg3_M|macro|GPRCM_REF_ANA_SPARE_CONTROLS0_mem_top_pm_reg3_M
DECL|GPRCM_REF_ANA_SPARE_CONTROLS0_mem_top_pm_reg3_S|macro|GPRCM_REF_ANA_SPARE_CONTROLS0_mem_top_pm_reg3_S
DECL|GPRCM_REF_ANA_SPARE_CONTROLS0_reserved_M|macro|GPRCM_REF_ANA_SPARE_CONTROLS0_reserved_M
DECL|GPRCM_REF_ANA_SPARE_CONTROLS0_reserved_S|macro|GPRCM_REF_ANA_SPARE_CONTROLS0_reserved_S
DECL|GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg3_M|macro|GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg3_M
DECL|GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg3_S|macro|GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg3_S
DECL|GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg4_M|macro|GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg4_M
DECL|GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg4_S|macro|GPRCM_REF_ANA_SPARE_CONTROLS1_mem_top_clkm_reg4_S
DECL|GPRCM_REF_FSM_CFG0_BGAP_SETTLING_TIME_M|macro|GPRCM_REF_FSM_CFG0_BGAP_SETTLING_TIME_M
DECL|GPRCM_REF_FSM_CFG0_BGAP_SETTLING_TIME_S|macro|GPRCM_REF_FSM_CFG0_BGAP_SETTLING_TIME_S
DECL|GPRCM_REF_FSM_CFG0_DIG_BUF_SETTLING_TIME_M|macro|GPRCM_REF_FSM_CFG0_DIG_BUF_SETTLING_TIME_M
DECL|GPRCM_REF_FSM_CFG0_DIG_BUF_SETTLING_TIME_S|macro|GPRCM_REF_FSM_CFG0_DIG_BUF_SETTLING_TIME_S
DECL|GPRCM_REF_FSM_CFG0_FREF_LDO_SETTLING_TIME_M|macro|GPRCM_REF_FSM_CFG0_FREF_LDO_SETTLING_TIME_M
DECL|GPRCM_REF_FSM_CFG0_FREF_LDO_SETTLING_TIME_S|macro|GPRCM_REF_FSM_CFG0_FREF_LDO_SETTLING_TIME_S
DECL|GPRCM_REF_FSM_CFG1_SLICER_HV_PD_SETTLING_TIME_M|macro|GPRCM_REF_FSM_CFG1_SLICER_HV_PD_SETTLING_TIME_M
DECL|GPRCM_REF_FSM_CFG1_SLICER_HV_PD_SETTLING_TIME_S|macro|GPRCM_REF_FSM_CFG1_SLICER_HV_PD_SETTLING_TIME_S
DECL|GPRCM_REF_FSM_CFG1_SLICER_HV_SETTLING_TIME_M|macro|GPRCM_REF_FSM_CFG1_SLICER_HV_SETTLING_TIME_M
DECL|GPRCM_REF_FSM_CFG1_SLICER_HV_SETTLING_TIME_S|macro|GPRCM_REF_FSM_CFG1_SLICER_HV_SETTLING_TIME_S
DECL|GPRCM_REF_FSM_CFG1_SLICER_LV_SETTLING_TIME_M|macro|GPRCM_REF_FSM_CFG1_SLICER_LV_SETTLING_TIME_M
DECL|GPRCM_REF_FSM_CFG1_SLICER_LV_SETTLING_TIME_S|macro|GPRCM_REF_FSM_CFG1_SLICER_LV_SETTLING_TIME_S
DECL|GPRCM_REF_FSM_CFG1_XTAL_SETTLING_TIME_M|macro|GPRCM_REF_FSM_CFG1_XTAL_SETTLING_TIME_M
DECL|GPRCM_REF_FSM_CFG1_XTAL_SETTLING_TIME_S|macro|GPRCM_REF_FSM_CFG1_XTAL_SETTLING_TIME_S
DECL|GPRCM_REF_FSM_DEBUG_fref_mode_M|macro|GPRCM_REF_FSM_DEBUG_fref_mode_M
DECL|GPRCM_REF_FSM_DEBUG_fref_mode_S|macro|GPRCM_REF_FSM_DEBUG_fref_mode_S
DECL|GPRCM_REF_FSM_DEBUG_ref_fsm_ps_M|macro|GPRCM_REF_FSM_DEBUG_ref_fsm_ps_M
DECL|GPRCM_REF_FSM_DEBUG_ref_fsm_ps_S|macro|GPRCM_REF_FSM_DEBUG_ref_fsm_ps_S
DECL|GPRCM_REF_FSM_DEBUG_reserved_M|macro|GPRCM_REF_FSM_DEBUG_reserved_M
DECL|GPRCM_REF_FSM_DEBUG_reserved_S|macro|GPRCM_REF_FSM_DEBUG_reserved_S
DECL|GPRCM_REF_LDO_CONTROLS_REF_BW_CONTROL_M|macro|GPRCM_REF_LDO_CONTROLS_REF_BW_CONTROL_M
DECL|GPRCM_REF_LDO_CONTROLS_REF_BW_CONTROL_S|macro|GPRCM_REF_LDO_CONTROLS_REF_BW_CONTROL_S
DECL|GPRCM_REF_LDO_CONTROLS_REF_LDO_BYPASS_ENABLE|macro|GPRCM_REF_LDO_CONTROLS_REF_LDO_BYPASS_ENABLE
DECL|GPRCM_REF_LDO_CONTROLS_REF_LDO_ENABLE_OVERRIDE_CTRL|macro|GPRCM_REF_LDO_CONTROLS_REF_LDO_ENABLE_OVERRIDE_CTRL
DECL|GPRCM_REF_LDO_CONTROLS_REF_LDO_ENABLE|macro|GPRCM_REF_LDO_CONTROLS_REF_LDO_ENABLE
DECL|GPRCM_REF_LDO_CONTROLS_REF_LDO_TMUX_CONTROL_M|macro|GPRCM_REF_LDO_CONTROLS_REF_LDO_TMUX_CONTROL_M
DECL|GPRCM_REF_LDO_CONTROLS_REF_LDO_TMUX_CONTROL_S|macro|GPRCM_REF_LDO_CONTROLS_REF_LDO_TMUX_CONTROL_S
DECL|GPRCM_REF_LDO_CONTROLS_REF_SPARE_CONTROL_M|macro|GPRCM_REF_LDO_CONTROLS_REF_SPARE_CONTROL_M
DECL|GPRCM_REF_LDO_CONTROLS_REF_SPARE_CONTROL_S|macro|GPRCM_REF_LDO_CONTROLS_REF_SPARE_CONTROL_S
DECL|GPRCM_REF_LDO_CONTROLS_REF_TLOAD_ENABLE_M|macro|GPRCM_REF_LDO_CONTROLS_REF_TLOAD_ENABLE_M
DECL|GPRCM_REF_LDO_CONTROLS_REF_TLOAD_ENABLE_S|macro|GPRCM_REF_LDO_CONTROLS_REF_TLOAD_ENABLE_S
DECL|GPRCM_REF_LDO_CONTROLS_REF_VTRIM_CONTROL_M|macro|GPRCM_REF_LDO_CONTROLS_REF_VTRIM_CONTROL_M
DECL|GPRCM_REF_LDO_CONTROLS_REF_VTRIM_CONTROL_S|macro|GPRCM_REF_LDO_CONTROLS_REF_VTRIM_CONTROL_S
DECL|GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_M|macro|GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_M
DECL|GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_OVERRIDE_CTRL|macro|GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_OVERRIDE_CTRL
DECL|GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_S|macro|GPRCM_REF_RTRIM_CONTROL_REF_CLKM_RTRIM_S
DECL|GPRCM_REF_RTRIM_CONTROL_TOP_CLKM_REG0_15_5_M|macro|GPRCM_REF_RTRIM_CONTROL_TOP_CLKM_REG0_15_5_M
DECL|GPRCM_REF_RTRIM_CONTROL_TOP_CLKM_REG0_15_5_S|macro|GPRCM_REF_RTRIM_CONTROL_TOP_CLKM_REG0_15_5_S
DECL|GPRCM_REF_RTRIM_CONTROL_TOP_PM_REG0_5_4_M|macro|GPRCM_REF_RTRIM_CONTROL_TOP_PM_REG0_5_4_M
DECL|GPRCM_REF_RTRIM_CONTROL_TOP_PM_REG0_5_4_S|macro|GPRCM_REF_RTRIM_CONTROL_TOP_PM_REG0_5_4_S
DECL|GPRCM_REF_SLICER_CONTROLS0_CLKOUT_FLIP_EN|macro|GPRCM_REF_SLICER_CONTROLS0_CLKOUT_FLIP_EN
DECL|GPRCM_REF_SLICER_CONTROLS0_CLK_EN_TOP_LOWV_OVERRIDE_CTRL|macro|GPRCM_REF_SLICER_CONTROLS0_CLK_EN_TOP_LOWV_OVERRIDE_CTRL
DECL|GPRCM_REF_SLICER_CONTROLS0_CLK_EN_TOP_LOWV|macro|GPRCM_REF_SLICER_CONTROLS0_CLK_EN_TOP_LOWV
DECL|GPRCM_REF_SLICER_CONTROLS0_CLK_EN_WLAN_LOWV_OVERRIDE_CTRL|macro|GPRCM_REF_SLICER_CONTROLS0_CLK_EN_WLAN_LOWV_OVERRIDE_CTRL
DECL|GPRCM_REF_SLICER_CONTROLS0_CLK_EN_WLAN_LOWV|macro|GPRCM_REF_SLICER_CONTROLS0_CLK_EN_WLAN_LOWV
DECL|GPRCM_REF_SLICER_CONTROLS0_CM_TMUX_SEL_LOWV_M|macro|GPRCM_REF_SLICER_CONTROLS0_CM_TMUX_SEL_LOWV_M
DECL|GPRCM_REF_SLICER_CONTROLS0_CM_TMUX_SEL_LOWV_S|macro|GPRCM_REF_SLICER_CONTROLS0_CM_TMUX_SEL_LOWV_S
DECL|GPRCM_REF_SLICER_CONTROLS0_EN_DIV2_WLAN_CLK|macro|GPRCM_REF_SLICER_CONTROLS0_EN_DIV2_WLAN_CLK
DECL|GPRCM_REF_SLICER_CONTROLS0_EN_DIV3_WLAN_CLK|macro|GPRCM_REF_SLICER_CONTROLS0_EN_DIV3_WLAN_CLK
DECL|GPRCM_REF_SLICER_CONTROLS0_EN_DIV4_WLAN_CLK|macro|GPRCM_REF_SLICER_CONTROLS0_EN_DIV4_WLAN_CLK
DECL|GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_HV_PDN|macro|GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_HV_PDN
DECL|GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_HV|macro|GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_HV
DECL|GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_LV|macro|GPRCM_REF_SLICER_CONTROLS0_EN_SLICER_LV
DECL|GPRCM_REF_SLICER_CONTROLS0_EN_SLI_HV_OVERRIDE_CTRL|macro|GPRCM_REF_SLICER_CONTROLS0_EN_SLI_HV_OVERRIDE_CTRL
DECL|GPRCM_REF_SLICER_CONTROLS0_EN_SLI_HV_PDN_OVERRIDE_CTRL|macro|GPRCM_REF_SLICER_CONTROLS0_EN_SLI_HV_PDN_OVERRIDE_CTRL
DECL|GPRCM_REF_SLICER_CONTROLS0_EN_SLI_LV_OVERRIDE_CTRL|macro|GPRCM_REF_SLICER_CONTROLS0_EN_SLI_LV_OVERRIDE_CTRL
DECL|GPRCM_REF_SLICER_CONTROLS0_EN_XTAL_OVERRIDE_CTRL|macro|GPRCM_REF_SLICER_CONTROLS0_EN_XTAL_OVERRIDE_CTRL
DECL|GPRCM_REF_SLICER_CONTROLS0_EN_XTAL|macro|GPRCM_REF_SLICER_CONTROLS0_EN_XTAL
DECL|GPRCM_REF_SLICER_CONTROLS0_SLICER_SPARE0_M|macro|GPRCM_REF_SLICER_CONTROLS0_SLICER_SPARE0_M
DECL|GPRCM_REF_SLICER_CONTROLS0_SLICER_SPARE0_S|macro|GPRCM_REF_SLICER_CONTROLS0_SLICER_SPARE0_S
DECL|GPRCM_REF_SLICER_CONTROLS1_SLICER_ITRIM_CHANGE_TOGGLE|macro|GPRCM_REF_SLICER_CONTROLS1_SLICER_ITRIM_CHANGE_TOGGLE
DECL|GPRCM_REF_SLICER_CONTROLS1_SLICER_LV_TRIM_M|macro|GPRCM_REF_SLICER_CONTROLS1_SLICER_LV_TRIM_M
DECL|GPRCM_REF_SLICER_CONTROLS1_SLICER_LV_TRIM_S|macro|GPRCM_REF_SLICER_CONTROLS1_SLICER_LV_TRIM_S
DECL|GPRCM_REF_SLICER_CONTROLS1_SLICER_SPARE1_M|macro|GPRCM_REF_SLICER_CONTROLS1_SLICER_SPARE1_M
DECL|GPRCM_REF_SLICER_CONTROLS1_SLICER_SPARE1_S|macro|GPRCM_REF_SLICER_CONTROLS1_SLICER_SPARE1_S
DECL|GPRCM_REF_SLICER_CONTROLS1_XOSC_TRIM_M|macro|GPRCM_REF_SLICER_CONTROLS1_XOSC_TRIM_M
DECL|GPRCM_REF_SLICER_CONTROLS1_XOSC_TRIM_S|macro|GPRCM_REF_SLICER_CONTROLS1_XOSC_TRIM_S
DECL|GPRCM_SHARED_SS_OVERRIDES_mem_shared_pllclk_gating_override_ctrl|macro|GPRCM_SHARED_SS_OVERRIDES_mem_shared_pllclk_gating_override_ctrl
DECL|GPRCM_SHARED_SS_OVERRIDES_mem_shared_pllclk_gating_override|macro|GPRCM_SHARED_SS_OVERRIDES_mem_shared_pllclk_gating_override
DECL|GPRCM_SHARED_SS_OVERRIDES_mem_shared_refclk_gating_override_ctrl|macro|GPRCM_SHARED_SS_OVERRIDES_mem_shared_refclk_gating_override_ctrl
DECL|GPRCM_SHARED_SS_OVERRIDES_mem_shared_refclk_gating_override|macro|GPRCM_SHARED_SS_OVERRIDES_mem_shared_refclk_gating_override
DECL|GPRCM_SHARED_SS_OVERRIDES_mem_shared_rstn_override_ctrl|macro|GPRCM_SHARED_SS_OVERRIDES_mem_shared_rstn_override_ctrl
DECL|GPRCM_SHARED_SS_OVERRIDES_mem_shared_rstn_override|macro|GPRCM_SHARED_SS_OVERRIDES_mem_shared_rstn_override
DECL|GPRCM_SHARED_SS_OVERRIDES_mem_shared_sysclk_gating_override_ctrl|macro|GPRCM_SHARED_SS_OVERRIDES_mem_shared_sysclk_gating_override_ctrl
DECL|GPRCM_SHARED_SS_OVERRIDES_mem_shared_sysclk_gating_override|macro|GPRCM_SHARED_SS_OVERRIDES_mem_shared_sysclk_gating_override
DECL|GPRCM_SHARED_SS_OVERRIDES_reserved_M|macro|GPRCM_SHARED_SS_OVERRIDES_reserved_M
DECL|GPRCM_SHARED_SS_OVERRIDES_reserved_S|macro|GPRCM_SHARED_SS_OVERRIDES_reserved_S
DECL|GPRCM_SSDIO_PD_RESETZ_OVERRIDE_REG_SSDIO_PD_RESETZ_OVERRIDE_CTRL|macro|GPRCM_SSDIO_PD_RESETZ_OVERRIDE_REG_SSDIO_PD_RESETZ_OVERRIDE_CTRL
DECL|GPRCM_SSDIO_PD_RESETZ_OVERRIDE_REG_SSDIO_PD_RESETZ_OVERRIDE|macro|GPRCM_SSDIO_PD_RESETZ_OVERRIDE_REG_SSDIO_PD_RESETZ_OVERRIDE
DECL|GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_ENABLE|macro|GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_ENABLE
DECL|GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_STATUS_M|macro|GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_STATUS_M
DECL|GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_STATUS_S|macro|GPRCM_SSDIO_POWER_CTRL_SSDIO_PD_STATUS_S
DECL|GPRCM_SSDIO_PSCON_OVERRIDES_mem_ssdio_pscon_sleep_override_ctrl|macro|GPRCM_SSDIO_PSCON_OVERRIDES_mem_ssdio_pscon_sleep_override_ctrl
DECL|GPRCM_SSDIO_PSCON_OVERRIDES_mem_ssdio_pscon_sleep_override|macro|GPRCM_SSDIO_PSCON_OVERRIDES_mem_ssdio_pscon_sleep_override
DECL|GPRCM_SSDIO_PSCON_OVERRIDES_reserved_M|macro|GPRCM_SSDIO_PSCON_OVERRIDES_reserved_M
DECL|GPRCM_SSDIO_PSCON_OVERRIDES_reserved_S|macro|GPRCM_SSDIO_PSCON_OVERRIDES_reserved_S
DECL|GPRCM_SYSCLK_SWITCH_STATUS_SYSCLK_SWITCH_STATUS|macro|GPRCM_SYSCLK_SWITCH_STATUS_SYSCLK_SWITCH_STATUS
DECL|GPRCM_TESTCTRL_PD_RESETZ_OVERRIDE_REG_TESTCTRL_PD_RESETZ_OVERRIDE_CTRL|macro|GPRCM_TESTCTRL_PD_RESETZ_OVERRIDE_REG_TESTCTRL_PD_RESETZ_OVERRIDE_CTRL
DECL|GPRCM_TESTCTRL_PD_RESETZ_OVERRIDE_REG_TESTCTRL_PD_RESETZ_OVERRIDE|macro|GPRCM_TESTCTRL_PD_RESETZ_OVERRIDE_REG_TESTCTRL_PD_RESETZ_OVERRIDE
DECL|GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_ENABLE|macro|GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_ENABLE
DECL|GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_STATUS_M|macro|GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_STATUS_M
DECL|GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_STATUS_S|macro|GPRCM_TESTCTRL_POWER_CTRL_TESTCTRL_PD_STATUS_S
DECL|GPRCM_TOP_DIE_ENABLE_FLASH_BUSY|macro|GPRCM_TOP_DIE_ENABLE_FLASH_BUSY
DECL|GPRCM_TOP_DIE_ENABLE_PARAMETERS_FLASH_3P3_RSTN2D2D_POR_RSTN_M|macro|GPRCM_TOP_DIE_ENABLE_PARAMETERS_FLASH_3P3_RSTN2D2D_POR_RSTN_M
DECL|GPRCM_TOP_DIE_ENABLE_PARAMETERS_FLASH_3P3_RSTN2D2D_POR_RSTN_S|macro|GPRCM_TOP_DIE_ENABLE_PARAMETERS_FLASH_3P3_RSTN2D2D_POR_RSTN_S
DECL|GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_POR_RSTN2BOTT_DIE_FMC_RSTN_M|macro|GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_POR_RSTN2BOTT_DIE_FMC_RSTN_M
DECL|GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_POR_RSTN2BOTT_DIE_FMC_RSTN_S|macro|GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_POR_RSTN2BOTT_DIE_FMC_RSTN_S
DECL|GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_SW_EN2TOP_DIE_FLASH_3P3_RSTN_M|macro|GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_SW_EN2TOP_DIE_FLASH_3P3_RSTN_M
DECL|GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_SW_EN2TOP_DIE_FLASH_3P3_RSTN_S|macro|GPRCM_TOP_DIE_ENABLE_PARAMETERS_TOP_DIE_SW_EN2TOP_DIE_FLASH_3P3_RSTN_S
DECL|GPRCM_TOP_DIE_ENABLE_TOP_DIE_ENABLE_STATUS|macro|GPRCM_TOP_DIE_ENABLE_TOP_DIE_ENABLE_STATUS
DECL|GPRCM_TOP_DIE_ENABLE_TOP_DIE_ENABLE|macro|GPRCM_TOP_DIE_ENABLE_TOP_DIE_ENABLE
DECL|GPRCM_TOP_DIE_ENABLE_TOP_DIE_PWR_PS_M|macro|GPRCM_TOP_DIE_ENABLE_TOP_DIE_PWR_PS_M
DECL|GPRCM_TOP_DIE_ENABLE_TOP_DIE_PWR_PS_S|macro|GPRCM_TOP_DIE_ENABLE_TOP_DIE_PWR_PS_S
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_hclk_gating_override_ctrl|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_hclk_gating_override_ctrl
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_hclk_gating_override|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_hclk_gating_override
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_piosc_gating_override_ctrl|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_piosc_gating_override_ctrl
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_piosc_gating_override|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_piosc_gating_override
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_pgoodin_override_ctrl|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_pgoodin_override_ctrl
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_pgoodin_override|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_pgoodin_override
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_ponin_override_ctrl|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_ponin_override_ctrl
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_ponin_override|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_pwr_switch_ponin_override
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_rstn_override_ctrl|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_rstn_override_ctrl
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_rstn_override|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_d2d_rstn_override
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_flash_ready_override_ctrl|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_flash_ready_override_ctrl
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_flash_ready_override|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_mem_flash_ready_override
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_reserved_M|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_reserved_M
DECL|GPRCM_TOP_DIE_FSM_OVERRIDES_reserved_S|macro|GPRCM_TOP_DIE_FSM_OVERRIDES_reserved_S
DECL|GPRCM_WELP_PD_RESETZ_OVERRIDE_REG_WELP_PD_RESETZ_OVERRIDE_CTRL|macro|GPRCM_WELP_PD_RESETZ_OVERRIDE_REG_WELP_PD_RESETZ_OVERRIDE_CTRL
DECL|GPRCM_WELP_PD_RESETZ_OVERRIDE_REG_WELP_PD_RESETZ_OVERRIDE|macro|GPRCM_WELP_PD_RESETZ_OVERRIDE_REG_WELP_PD_RESETZ_OVERRIDE
DECL|GPRCM_WELP_POWER_CTRL_WELP_PD_ENABLE|macro|GPRCM_WELP_POWER_CTRL_WELP_PD_ENABLE
DECL|GPRCM_WELP_POWER_CTRL_WELP_PD_STATUS_M|macro|GPRCM_WELP_POWER_CTRL_WELP_PD_STATUS_M
DECL|GPRCM_WELP_POWER_CTRL_WELP_PD_STATUS_S|macro|GPRCM_WELP_POWER_CTRL_WELP_PD_STATUS_S
DECL|GPRCM_WELP_POWER_CTRL_WTOP_PD_REQ_OVERRIDE_CTRL|macro|GPRCM_WELP_POWER_CTRL_WTOP_PD_REQ_OVERRIDE_CTRL
DECL|GPRCM_WELP_POWER_CTRL_WTOP_PD_REQ_OVERRIDE|macro|GPRCM_WELP_POWER_CTRL_WTOP_PD_REQ_OVERRIDE
DECL|GPRCM_WELP_POWER_CTRL_WTOP_PD_STATUS_M|macro|GPRCM_WELP_POWER_CTRL_WTOP_PD_STATUS_M
DECL|GPRCM_WELP_POWER_CTRL_WTOP_PD_STATUS_S|macro|GPRCM_WELP_POWER_CTRL_WTOP_PD_STATUS_S
DECL|GPRCM_WELP_PSCON_OVERRIDES_mem_welp_pscon_sleep_override_ctrl|macro|GPRCM_WELP_PSCON_OVERRIDES_mem_welp_pscon_sleep_override_ctrl
DECL|GPRCM_WELP_PSCON_OVERRIDES_mem_welp_pscon_sleep_override|macro|GPRCM_WELP_PSCON_OVERRIDES_mem_welp_pscon_sleep_override
DECL|GPRCM_WELP_PSCON_OVERRIDES_reserved_M|macro|GPRCM_WELP_PSCON_OVERRIDES_reserved_M
DECL|GPRCM_WELP_PSCON_OVERRIDES_reserved_S|macro|GPRCM_WELP_PSCON_OVERRIDES_reserved_S
DECL|GPRCM_WLAN_SRAM_ACTIVE_PWR_CFG_WLAN_SRAM_ACTIVE_PWR_CFG_M|macro|GPRCM_WLAN_SRAM_ACTIVE_PWR_CFG_WLAN_SRAM_ACTIVE_PWR_CFG_M
DECL|GPRCM_WLAN_SRAM_ACTIVE_PWR_CFG_WLAN_SRAM_ACTIVE_PWR_CFG_S|macro|GPRCM_WLAN_SRAM_ACTIVE_PWR_CFG_WLAN_SRAM_ACTIVE_PWR_CFG_S
DECL|GPRCM_WLAN_SRAM_SLEEP_PWR_CFG_WLAN_SRAM_SLEEP_PWR_CFG_M|macro|GPRCM_WLAN_SRAM_SLEEP_PWR_CFG_WLAN_SRAM_SLEEP_PWR_CFG_M
DECL|GPRCM_WLAN_SRAM_SLEEP_PWR_CFG_WLAN_SRAM_SLEEP_PWR_CFG_S|macro|GPRCM_WLAN_SRAM_SLEEP_PWR_CFG_WLAN_SRAM_SLEEP_PWR_CFG_S
DECL|GPRCM_WLAN_TO_NWP_WAKE_REQUEST_WLAN_TO_NWP_WAKE_REQUEST|macro|GPRCM_WLAN_TO_NWP_WAKE_REQUEST_WLAN_TO_NWP_WAKE_REQUEST
DECL|GPRCM_WL_SDIO_PD_RESETZ_OVERRIDE_REG_WL_SDIO_PD_RESETZ_OVERRIDE_CTRL|macro|GPRCM_WL_SDIO_PD_RESETZ_OVERRIDE_REG_WL_SDIO_PD_RESETZ_OVERRIDE_CTRL
DECL|GPRCM_WL_SDIO_PD_RESETZ_OVERRIDE_REG_WL_SDIO_PD_RESETZ_OVERRIDE|macro|GPRCM_WL_SDIO_PD_RESETZ_OVERRIDE_REG_WL_SDIO_PD_RESETZ_OVERRIDE
DECL|GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_ENABLE|macro|GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_ENABLE
DECL|GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_STATUS_M|macro|GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_STATUS_M
DECL|GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_STATUS_S|macro|GPRCM_WL_SDIO_POWER_CTRL_WL_SDIO_PD_STATUS_S
DECL|GPRCM_WL_SDIO_PSCON_OVERRIDES_mem_wl_sdio_pscon_sleep_override_ctrl|macro|GPRCM_WL_SDIO_PSCON_OVERRIDES_mem_wl_sdio_pscon_sleep_override_ctrl
DECL|GPRCM_WL_SDIO_PSCON_OVERRIDES_mem_wl_sdio_pscon_sleep_override|macro|GPRCM_WL_SDIO_PSCON_OVERRIDES_mem_wl_sdio_pscon_sleep_override
DECL|GPRCM_WL_SDIO_PSCON_OVERRIDES_reserved_M|macro|GPRCM_WL_SDIO_PSCON_OVERRIDES_reserved_M
DECL|GPRCM_WL_SDIO_PSCON_OVERRIDES_reserved_S|macro|GPRCM_WL_SDIO_PSCON_OVERRIDES_reserved_S
DECL|GPRCM_WTOP_MEM_RET_CFG_WTOP_MEM_RET_CFG|macro|GPRCM_WTOP_MEM_RET_CFG_WTOP_MEM_RET_CFG
DECL|GPRCM_WTOP_PD_RESETZ_OVERRIDE_REG_WTOP_PD_RESETZ_OVERRIDE_CTRL|macro|GPRCM_WTOP_PD_RESETZ_OVERRIDE_REG_WTOP_PD_RESETZ_OVERRIDE_CTRL
DECL|GPRCM_WTOP_PD_RESETZ_OVERRIDE_REG_WTOP_PD_RESETZ_OVERRIDE|macro|GPRCM_WTOP_PD_RESETZ_OVERRIDE_REG_WTOP_PD_RESETZ_OVERRIDE
DECL|GPRCM_WTOP_PM_PS_WTOP_PM_PS_M|macro|GPRCM_WTOP_PM_PS_WTOP_PM_PS_M
DECL|GPRCM_WTOP_PM_PS_WTOP_PM_PS_S|macro|GPRCM_WTOP_PM_PS_WTOP_PM_PS_S
DECL|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_M|macro|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_M
DECL|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_S|macro|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_S
DECL|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_ctrl|macro|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_off_override_ctrl
DECL|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_M|macro|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_M
DECL|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_S|macro|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_S
DECL|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_ctrl|macro|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_retain_override_ctrl
DECL|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_update_override_ctrl|macro|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_update_override_ctrl
DECL|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_update_override|macro|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_mem_update_override
DECL|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_sleep_override_ctrl|macro|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_sleep_override_ctrl
DECL|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_sleep_override|macro|GPRCM_WTOP_PSCON_OVERRIDES_mem_wtop_pscon_sleep_override
DECL|GPRCM_WTOP_PSCON_OVERRIDES_reserved_M|macro|GPRCM_WTOP_PSCON_OVERRIDES_reserved_M
DECL|GPRCM_WTOP_PSCON_OVERRIDES_reserved_S|macro|GPRCM_WTOP_PSCON_OVERRIDES_reserved_S
DECL|__HW_GPRCM_H__|macro|__HW_GPRCM_H__
