/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynth91/i1_orig.v:2" *)
(* top =  1  *)
module i1(\IN-V27_0 , V7_1, V7_2, V7_3, V7_4, V7_5, V7_6, V7_7, V8_0, V9_0, V10_0, V11_0, V12_0, V13_0, V14_0, V15_0, V16_0, V17_0, V18_0, \IN-V29_0 , \IN-V27_3 , V22_2, V22_3, V22_4, V22_5, V27_0, V27_1, V27_2, V27_3, V27_4, V28_0, V29_0, V30_0, V31_0, V32_0, V33_0, V34_0, V35_0, V36_0, V37_0, V38_0);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input \IN-V27_0 ;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input \IN-V27_3 ;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input \IN-V29_0 ;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V10_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V11_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V12_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V13_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V14_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V15_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V16_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V17_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V18_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_2;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_3;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_4;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_5;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_1;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_2;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_3;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_4;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V28_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V29_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V30_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V31_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V32_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V33_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V34_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V35_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V36_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V37_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V38_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_1;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_2;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_3;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_4;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_5;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_6;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_7;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V8_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V9_0;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[10] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[11] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[12] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[13] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[14] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[15] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[1] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[2] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[4] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[5] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[7] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[8] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[9] ;
  assign _007_ = _005_ & _029_;
  assign _031_ = _006_ & _030_;
  assign _055_ = _007_ & _031_;
  assign _056_ = \IN-V29_0  & _032_;
  assign _034_ = _008_ & _033_;
  assign _057_ = _009_ & _034_;
  assign _011_ = _010_ & _035_;
  assign _036_ = _001_ & \IN-V29_0 ;
  assign _000_ = _011_ & _036_;
  assign _038_ = _012_ & _037_;
  assign _039_ = _013_ & _038_;
  assign _001_ = _002_ & _039_;
  assign _016_ = _014_ & _040_;
  assign _042_ = _015_ & _041_;
  assign _002_ = _016_ & _042_;
  assign _017_ = _001_ & \IN-V29_0 ;
  assign _043_ = V8_0 & V9_0;
  assign _003_ = _017_ & _043_;
  assign _044_ = _018_ & \IN-V27_0 ;
  assign _058_ = \IN-V29_0  & _044_;
  assign _059_ = _019_ & _045_;
  assign _046_ = V8_0 & \IN-V29_0 ;
  assign _047_ = _001_ & _046_;
  assign _004_ = _020_ & _047_;
  assign _060_ = _021_ & _048_;
  assign _049_ = _022_ & \IN-V29_0 ;
  assign _061_ = _001_ & _049_;
  assign _062_ = _023_ & _050_;
  assign V30_0 = V22_5 & V18_0;
  assign V32_0 = V22_5 & V11_0;
  assign _051_ = V14_0 & V22_3;
  assign V33_0 = _024_ & _051_;
  assign _052_ = V22_3 & V17_0;
  assign V34_0 = _025_ & _052_;
  assign _053_ = V14_0 & V22_4;
  assign V35_0 = _026_ & _053_;
  assign _054_ = V17_0 & V22_4;
  assign V36_0 = _027_ & _054_;
  assign V37_0 = _028_ & V16_0;
  assign _006_ = ~V13_0;
  assign _005_ = ~V15_0;
  assign _029_ = ~V12_0;
  assign _030_ = ~V14_0;
  assign V38_0 = ~_055_;
  assign _032_ = ~\IN-V27_0 ;
  assign _008_ = ~_000_;
  assign _009_ = ~_003_;
  assign _033_ = ~_056_;
  assign V27_1 = ~_057_;
  assign _010_ = ~V8_0;
  assign _035_ = ~V9_0;
  assign _013_ = ~V7_2;
  assign _012_ = ~V7_4;
  assign _037_ = ~V7_6;
  assign _015_ = ~V7_3;
  assign _014_ = ~V7_5;
  assign _040_ = ~V7_7;
  assign _041_ = ~V7_1;
  assign _018_ = ~_001_;
  assign _019_ = ~_004_;
  assign _045_ = ~_058_;
  assign V27_2 = ~_059_;
  assign _020_ = ~V9_0;
  assign _021_ = ~V22_2;
  assign _048_ = ~\IN-V27_3 ;
  assign V27_4 = ~_060_;
  assign _022_ = ~V8_0;
  assign _023_ = ~V10_0;
  assign _050_ = ~_061_;
  assign V28_0 = ~_062_;
  assign _024_ = ~V22_5;
  assign _025_ = ~V22_5;
  assign _026_ = ~V22_5;
  assign _027_ = ~V22_5;
  assign _028_ = ~V22_5;
  assign V27_0 = \IN-V27_0 ;
  assign V27_3 = \IN-V27_3 ;
  assign V29_0 = \IN-V29_0 ;
  assign V31_0 = V11_0;
  assign \[10]  = V33_0;
  assign \[11]  = V34_0;
  assign \[12]  = V35_0;
  assign \[13]  = V36_0;
  assign \[14]  = V37_0;
  assign \[15]  = V38_0;
  assign \[1]  = V27_1;
  assign \[2]  = V27_2;
  assign \[4]  = V27_4;
  assign \[5]  = V28_0;
  assign \[7]  = V30_0;
  assign \[8]  = V11_0;
  assign \[9]  = V32_0;
endmodule
