Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  8 23:18:17 2018
| Host         : Reiji-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 92
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 2          |
| TIMING-7  | Warning  | No common node between related clocks          | 2          |
| TIMING-8  | Warning  | No common period between related clocks        | 2          |
| TIMING-16 | Warning  | Large setup violation                          | 82         |
| TIMING-18 | Warning  | Missing input or output delay                  | 4          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out1_design_1_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out1_design_1_clk_wiz_0_0 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_0_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out1_design_1_clk_wiz_0_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_out1_design_1_clk_wiz_0_0 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_design_1_clk_wiz_0_0] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-8#1 Warning
No common period between related clocks  
The clocks clk_fpga_0 and clk_out1_design_1_clk_wiz_0_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Warning
No common period between related clocks  
The clocks clk_out1_design_1_clk_wiz_0_0 and clk_fpga_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -4.598 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[6]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[22]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -4.610 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[6]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[6]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -4.611 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[8]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[8]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -4.616 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[12]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -4.627 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[5]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -4.636 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[16]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -4.639 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[12]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[28]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.642 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[19]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.652 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[11]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[27]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.654 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[3]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[3]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.663 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[10]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -4.664 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[11]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[11]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -4.665 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/prescalerBICK_reg[2]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -4.666 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[18]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -4.672 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[15]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -4.672 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[1]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[1]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -4.675 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[10]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[26]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -4.679 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/prescalerBICK_reg[0]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -4.679 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[0]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -4.684 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[1]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[17]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -4.703 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[29]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -4.714 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/prescalerBICK_reg[1]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -4.734 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[5]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[21]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -4.738 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[13]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[13]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -4.741 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/SDT_reg/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -4.749 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[9]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[9]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -4.783 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[20]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -4.790 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[8]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[24]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -4.797 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[15]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[31]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -4.804 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[4]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[4]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -4.808 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[9]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[25]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -4.838 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[14]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[30]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -4.850 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[14]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[14]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -4.883 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[7]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[23]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -4.895 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[7]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[7]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -5.039 ns between design_1_i/DSP/Synthesizer/GainAndSum/mult_sum_0/inst/outDataBuffer_reg[2]/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[2]/D (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -5.331 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[14]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -5.331 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[19]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -5.331 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[20]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -5.331 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[25]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -5.331 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[2]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -5.331 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[30]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -5.497 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[15]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -5.497 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[17]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -5.497 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[1]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -5.497 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[23]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -5.497 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[31]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -5.497 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[5]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -5.497 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[7]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -5.497 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[9]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -5.502 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[10]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -5.502 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[11]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -5.502 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[24]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -5.502 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[26]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -5.502 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[27]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -5.502 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[29]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -5.541 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[13]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -5.541 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[21]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -5.559 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[22]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -5.559 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[6]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -5.615 ns between design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[0]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -5.615 ns between design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[5]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -5.615 ns between design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[6]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -5.615 ns between design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[7]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -5.661 ns between design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[1]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -5.661 ns between design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -5.686 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/bitCounter_reg[0]/S (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -5.686 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/bitCounter_reg[1]/S (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -5.686 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/bitCounter_reg[2]/S (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -5.686 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/bitCounter_reg[3]/S (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -5.686 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/bitCounter_reg[4]/S (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -5.695 ns between design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[2]/C (clocked by clk_out1_design_1_clk_wiz_0_0) and design_1_i/DSP/Synthesizer/Oscillator/phase_gen_256_0/inst/preAudioClk_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -5.739 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[0]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -5.739 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[12]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -5.739 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[16]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -5.739 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[18]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -5.739 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[28]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -5.739 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[3]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -5.739 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[4]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -5.739 ns between design_1_i/DAC_IF_0/inst/nResetbuf_reg/C (clocked by clk_fpga_0) and design_1_i/DAC_IF_0/inst/dataBuf_reg[8]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -5.763 ns between design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[3]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -5.763 ns between design_1_i/DSP/DSP_register_0/inst/DSP_register_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (clocked by clk_fpga_0) and design_1_i/DSP/audio_clk_gen_0/inst/prescaler_reg[4]/R (clocked by clk_out1_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on RGB_OUT_0[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on RGB_OUT_0[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on RGB_OUT_0[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on USB_nRESET_0 relative to clock(s) clk_fpga_0
Related violations: <none>


