// Seed: 421478775
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_12;
  initial assert (1 || id_3);
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wand id_3,
    input supply0 id_4
    , id_6
);
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
  always @(posedge id_6 >= "" or posedge id_4) begin
    wait (id_2);
  end
  wire id_7;
endmodule
