#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2083a40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2083bd0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x207b1d0 .functor NOT 1, L_0x20b38a0, C4<0>, C4<0>, C4<0>;
L_0x20b3630 .functor XOR 1, L_0x20b34d0, L_0x20b3590, C4<0>, C4<0>;
L_0x20b3790 .functor XOR 1, L_0x20b3630, L_0x20b36f0, C4<0>, C4<0>;
v0x20b0dd0_0 .net *"_ivl_10", 0 0, L_0x20b36f0;  1 drivers
v0x20b0ed0_0 .net *"_ivl_12", 0 0, L_0x20b3790;  1 drivers
v0x20b0fb0_0 .net *"_ivl_2", 0 0, L_0x20b3430;  1 drivers
v0x20b1070_0 .net *"_ivl_4", 0 0, L_0x20b34d0;  1 drivers
v0x20b1150_0 .net *"_ivl_6", 0 0, L_0x20b3590;  1 drivers
v0x20b1280_0 .net *"_ivl_8", 0 0, L_0x20b3630;  1 drivers
v0x20b1360_0 .net "a", 0 0, v0x20af530_0;  1 drivers
v0x20b1400_0 .net "b", 0 0, v0x20af5d0_0;  1 drivers
v0x20b14a0_0 .net "c", 0 0, v0x20af670_0;  1 drivers
v0x20b15d0_0 .var "clk", 0 0;
v0x20b1670_0 .net "d", 0 0, v0x20af7e0_0;  1 drivers
v0x20b1710_0 .net "out_dut", 0 0, L_0x20b3320;  1 drivers
v0x20b17b0_0 .net "out_ref", 0 0, L_0x20b2780;  1 drivers
v0x20b1850_0 .var/2u "stats1", 159 0;
v0x20b18f0_0 .var/2u "strobe", 0 0;
v0x20b1990_0 .net "tb_match", 0 0, L_0x20b38a0;  1 drivers
v0x20b1a50_0 .net "tb_mismatch", 0 0, L_0x207b1d0;  1 drivers
v0x20b1c20_0 .net "wavedrom_enable", 0 0, v0x20af8d0_0;  1 drivers
v0x20b1cc0_0 .net "wavedrom_title", 511 0, v0x20af970_0;  1 drivers
L_0x20b3430 .concat [ 1 0 0 0], L_0x20b2780;
L_0x20b34d0 .concat [ 1 0 0 0], L_0x20b2780;
L_0x20b3590 .concat [ 1 0 0 0], L_0x20b3320;
L_0x20b36f0 .concat [ 1 0 0 0], L_0x20b2780;
L_0x20b38a0 .cmp/eeq 1, L_0x20b3430, L_0x20b3790;
S_0x2083d60 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2083bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x20844e0 .functor NOT 1, v0x20af670_0, C4<0>, C4<0>, C4<0>;
L_0x207ba90 .functor NOT 1, v0x20af5d0_0, C4<0>, C4<0>, C4<0>;
L_0x20b1ed0 .functor AND 1, L_0x20844e0, L_0x207ba90, C4<1>, C4<1>;
L_0x20b1f70 .functor NOT 1, v0x20af7e0_0, C4<0>, C4<0>, C4<0>;
L_0x20b20a0 .functor NOT 1, v0x20af530_0, C4<0>, C4<0>, C4<0>;
L_0x20b21a0 .functor AND 1, L_0x20b1f70, L_0x20b20a0, C4<1>, C4<1>;
L_0x20b2280 .functor OR 1, L_0x20b1ed0, L_0x20b21a0, C4<0>, C4<0>;
L_0x20b2340 .functor AND 1, v0x20af530_0, v0x20af670_0, C4<1>, C4<1>;
L_0x20b2400 .functor AND 1, L_0x20b2340, v0x20af7e0_0, C4<1>, C4<1>;
L_0x20b24c0 .functor OR 1, L_0x20b2280, L_0x20b2400, C4<0>, C4<0>;
L_0x20b2630 .functor AND 1, v0x20af5d0_0, v0x20af670_0, C4<1>, C4<1>;
L_0x20b26a0 .functor AND 1, L_0x20b2630, v0x20af7e0_0, C4<1>, C4<1>;
L_0x20b2780 .functor OR 1, L_0x20b24c0, L_0x20b26a0, C4<0>, C4<0>;
v0x207b440_0 .net *"_ivl_0", 0 0, L_0x20844e0;  1 drivers
v0x207b4e0_0 .net *"_ivl_10", 0 0, L_0x20b21a0;  1 drivers
v0x20add20_0 .net *"_ivl_12", 0 0, L_0x20b2280;  1 drivers
v0x20adde0_0 .net *"_ivl_14", 0 0, L_0x20b2340;  1 drivers
v0x20adec0_0 .net *"_ivl_16", 0 0, L_0x20b2400;  1 drivers
v0x20adff0_0 .net *"_ivl_18", 0 0, L_0x20b24c0;  1 drivers
v0x20ae0d0_0 .net *"_ivl_2", 0 0, L_0x207ba90;  1 drivers
v0x20ae1b0_0 .net *"_ivl_20", 0 0, L_0x20b2630;  1 drivers
v0x20ae290_0 .net *"_ivl_22", 0 0, L_0x20b26a0;  1 drivers
v0x20ae370_0 .net *"_ivl_4", 0 0, L_0x20b1ed0;  1 drivers
v0x20ae450_0 .net *"_ivl_6", 0 0, L_0x20b1f70;  1 drivers
v0x20ae530_0 .net *"_ivl_8", 0 0, L_0x20b20a0;  1 drivers
v0x20ae610_0 .net "a", 0 0, v0x20af530_0;  alias, 1 drivers
v0x20ae6d0_0 .net "b", 0 0, v0x20af5d0_0;  alias, 1 drivers
v0x20ae790_0 .net "c", 0 0, v0x20af670_0;  alias, 1 drivers
v0x20ae850_0 .net "d", 0 0, v0x20af7e0_0;  alias, 1 drivers
v0x20ae910_0 .net "out", 0 0, L_0x20b2780;  alias, 1 drivers
S_0x20aea70 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2083bd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x20af530_0 .var "a", 0 0;
v0x20af5d0_0 .var "b", 0 0;
v0x20af670_0 .var "c", 0 0;
v0x20af740_0 .net "clk", 0 0, v0x20b15d0_0;  1 drivers
v0x20af7e0_0 .var "d", 0 0;
v0x20af8d0_0 .var "wavedrom_enable", 0 0;
v0x20af970_0 .var "wavedrom_title", 511 0;
S_0x20aed10 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x20aea70;
 .timescale -12 -12;
v0x20aef70_0 .var/2s "count", 31 0;
E_0x207e990/0 .event negedge, v0x20af740_0;
E_0x207e990/1 .event posedge, v0x20af740_0;
E_0x207e990 .event/or E_0x207e990/0, E_0x207e990/1;
E_0x207ebe0 .event negedge, v0x20af740_0;
E_0x20699f0 .event posedge, v0x20af740_0;
S_0x20af070 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x20aea70;
 .timescale -12 -12;
v0x20af270_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20af350 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x20aea70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20afad0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2083bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x20b28e0 .functor AND 1, v0x20af530_0, v0x20af7e0_0, C4<1>, C4<1>;
L_0x20b2950 .functor NOT 1, L_0x20b28e0, C4<0>, C4<0>, C4<0>;
L_0x20b2a30 .functor AND 1, v0x20af670_0, v0x20af7e0_0, C4<1>, C4<1>;
L_0x20b2bb0 .functor OR 1, L_0x20b2950, L_0x20b2a30, C4<0>, C4<0>;
L_0x20b2cf0 .functor NOT 1, v0x20af5d0_0, C4<0>, C4<0>, C4<0>;
L_0x20b2d60 .functor AND 1, v0x20af530_0, L_0x20b2cf0, C4<1>, C4<1>;
L_0x20b2e60 .functor OR 1, L_0x20b2bb0, L_0x20b2d60, C4<0>, C4<0>;
L_0x20b2f70 .functor AND 1, v0x20af5d0_0, v0x20af670_0, C4<1>, C4<1>;
L_0x20b3140 .functor NOT 1, v0x20af7e0_0, C4<0>, C4<0>, C4<0>;
L_0x20b31b0 .functor AND 1, L_0x20b2f70, L_0x20b3140, C4<1>, C4<1>;
L_0x20b3320 .functor OR 1, L_0x20b2e60, L_0x20b31b0, C4<0>, C4<0>;
v0x20afdc0_0 .net *"_ivl_0", 0 0, L_0x20b28e0;  1 drivers
v0x20afea0_0 .net *"_ivl_10", 0 0, L_0x20b2d60;  1 drivers
v0x20aff80_0 .net *"_ivl_12", 0 0, L_0x20b2e60;  1 drivers
v0x20b0070_0 .net *"_ivl_14", 0 0, L_0x20b2f70;  1 drivers
v0x20b0150_0 .net *"_ivl_16", 0 0, L_0x20b3140;  1 drivers
v0x20b0280_0 .net *"_ivl_18", 0 0, L_0x20b31b0;  1 drivers
v0x20b0360_0 .net *"_ivl_2", 0 0, L_0x20b2950;  1 drivers
v0x20b0440_0 .net *"_ivl_4", 0 0, L_0x20b2a30;  1 drivers
v0x20b0520_0 .net *"_ivl_6", 0 0, L_0x20b2bb0;  1 drivers
v0x20b0600_0 .net *"_ivl_8", 0 0, L_0x20b2cf0;  1 drivers
v0x20b06e0_0 .net "a", 0 0, v0x20af530_0;  alias, 1 drivers
v0x20b0780_0 .net "b", 0 0, v0x20af5d0_0;  alias, 1 drivers
v0x20b0870_0 .net "c", 0 0, v0x20af670_0;  alias, 1 drivers
v0x20b0960_0 .net "d", 0 0, v0x20af7e0_0;  alias, 1 drivers
v0x20b0a50_0 .net "out", 0 0, L_0x20b3320;  alias, 1 drivers
S_0x20b0bb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2083bd0;
 .timescale -12 -12;
E_0x207e730 .event anyedge, v0x20b18f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20b18f0_0;
    %nor/r;
    %assign/vec4 v0x20b18f0_0, 0;
    %wait E_0x207e730;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20aea70;
T_3 ;
    %fork t_1, S_0x20aed10;
    %jmp t_0;
    .scope S_0x20aed10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20aef70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20af7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20af670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20af5d0_0, 0;
    %assign/vec4 v0x20af530_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20699f0;
    %load/vec4 v0x20aef70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x20aef70_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20af7e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20af670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20af5d0_0, 0;
    %assign/vec4 v0x20af530_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x207ebe0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20af350;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x207e990;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x20af530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20af5d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20af670_0, 0;
    %assign/vec4 v0x20af7e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x20aea70;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2083bd0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b15d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b18f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2083bd0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20b15d0_0;
    %inv;
    %store/vec4 v0x20b15d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2083bd0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20af740_0, v0x20b1a50_0, v0x20b1360_0, v0x20b1400_0, v0x20b14a0_0, v0x20b1670_0, v0x20b17b0_0, v0x20b1710_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2083bd0;
T_7 ;
    %load/vec4 v0x20b1850_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20b1850_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20b1850_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20b1850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20b1850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20b1850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20b1850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2083bd0;
T_8 ;
    %wait E_0x207e990;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b1850_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b1850_0, 4, 32;
    %load/vec4 v0x20b1990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20b1850_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b1850_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b1850_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b1850_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20b17b0_0;
    %load/vec4 v0x20b17b0_0;
    %load/vec4 v0x20b1710_0;
    %xor;
    %load/vec4 v0x20b17b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20b1850_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b1850_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20b1850_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b1850_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/kmap2/iter5/response2/top_module.sv";
