// Seed: 1405599793
module module_0;
  tri id_2, id_3;
  assign id_3 = id_1;
  wire id_4;
  assign id_1 = 1;
  wor id_5, id_6;
  assign id_1 = id_6;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri   id_1,
    output tri1  id_2,
    output tri0  id_3,
    input  uwire id_4
);
  logic [7:0] id_6;
  module_0();
  if (id_6[1]) assign id_0 = 1;
  id_7(
      .id_0(id_6), .id_1(1), .id_2(id_6), .id_3(id_2)
  );
endmodule
