Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto fdb91471379d412ba7e8621f5fe0c6d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ADD2_TB_behav xil_defaultlib.ADD2_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture combinational of entity xil_defaultlib.ADD2 [add2_default]
Compiling architecture behave of entity xil_defaultlib.add2_tb
Built simulation snapshot ADD2_TB_behav
