// Seed: 1465326159
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wand id_3
);
  logic [1 : 1] id_5;
  assign id_2 = id_1;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wor id_6,
    output tri0 id_7
    , id_34,
    input tri id_8,
    output supply1 id_9,
    input tri id_10,
    input supply0 id_11,
    output uwire id_12,
    input supply0 id_13,
    output wor id_14,
    output wand id_15,
    input supply1 id_16,
    input uwire id_17,
    input tri id_18,
    output supply1 id_19,
    output tri0 id_20,
    input wor id_21,
    input tri1 id_22,
    input supply0 id_23,
    output tri0 id_24,
    input wand id_25,
    input wire id_26,
    input wire id_27,
    output tri0 id_28,
    input tri1 id_29,
    input uwire id_30,
    input tri0 id_31,
    output tri1 id_32
);
  genvar id_35;
  module_0 modCall_1 (
      id_4,
      id_27,
      id_2,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
