$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 16 # raw_in [15:0] $end
  $var wire 1 $ enable $end
  $var wire 4 % bcd_out [3:0] $end
  $scope module encoder $end
   $var wire 16 # raw_in [15:0] $end
   $var wire 1 $ enable $end
   $var wire 4 % bcd_out [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000000 #
1$
b0000 %
#10
b0000000000000001 #
#20
b0000000000000010 #
b0001 %
#30
b0000000000000011 #
#40
b0000000000000100 #
b0010 %
#50
b0000000000000101 #
#60
b0000000000000110 #
#70
b0000000000000111 #
#80
b0000000000001000 #
b0011 %
#90
b0000000000001001 #
#100
b0000000000001010 #
#110
b0000000000001011 #
#120
b0000000000001100 #
#130
b0000000000001101 #
#140
b0000000000001110 #
#150
b0000000000001111 #
#160
b0000000000010000 #
b0100 %
#170
b0000000000010001 #
#180
b0000000000010010 #
#190
b0000000000010011 #
