`timescale 1ns / 1ps

// TODO
// Szymon MiÄ™kina - 23.11.2025

module busmux2 (
    input wire busy1,
    input wire busy2,
    input wire [31:0] src1,
    input wire [31:0] src2,
    output reg [31:0] out
);

always @(*) begin
    out <= 32'h00000000;
    if (busy1) out <= src1;
    if (busy2) out <= src2;
end

endmodule
