<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1189" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1189{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1189{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1189{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1189{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_1189{left:70px;bottom:1071px;letter-spacing:-0.21px;word-spacing:-0.44px;}
#t6_1189{left:70px;bottom:1034px;letter-spacing:0.12px;word-spacing:0.03px;}
#t7_1189{left:70px;bottom:1011px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_1189{left:70px;bottom:995px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t9_1189{left:70px;bottom:978px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_1189{left:70px;bottom:961px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tb_1189{left:70px;bottom:944px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tc_1189{left:70px;bottom:907px;letter-spacing:0.14px;word-spacing:-0.02px;}
#td_1189{left:70px;bottom:885px;letter-spacing:-0.16px;word-spacing:-1.25px;}
#te_1189{left:70px;bottom:868px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tf_1189{left:70px;bottom:851px;letter-spacing:-0.27px;word-spacing:-0.34px;}
#tg_1189{left:70px;bottom:801px;letter-spacing:-0.1px;}
#th_1189{left:156px;bottom:801px;letter-spacing:-0.12px;word-spacing:0.02px;}
#ti_1189{left:70px;bottom:778px;letter-spacing:-0.17px;word-spacing:-0.63px;}
#tj_1189{left:70px;bottom:762px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tk_1189{left:70px;bottom:745px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_1189{left:70px;bottom:722px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tm_1189{left:70px;bottom:705px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_1189{left:70px;bottom:688px;letter-spacing:-0.19px;}
#to_1189{left:335px;bottom:654px;letter-spacing:0.14px;word-spacing:-0.04px;}
#tp_1189{left:77px;bottom:632px;letter-spacing:-0.13px;}
#tq_1189{left:155px;bottom:632px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#tr_1189{left:240px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#ts_1189{left:529px;bottom:632px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tt_1189{left:98px;bottom:607px;}
#tu_1189{left:141px;bottom:607px;letter-spacing:-0.11px;}
#tv_1189{left:239px;bottom:607px;}
#tw_1189{left:305px;bottom:607px;letter-spacing:-0.11px;}
#tx_1189{left:305px;bottom:590px;letter-spacing:-0.11px;}
#ty_1189{left:98px;bottom:566px;}
#tz_1189{left:141px;bottom:566px;letter-spacing:-0.14px;}
#t10_1189{left:239px;bottom:566px;}
#t11_1189{left:305px;bottom:566px;letter-spacing:-0.11px;}
#t12_1189{left:305px;bottom:549px;letter-spacing:-0.11px;}
#t13_1189{left:98px;bottom:525px;}
#t14_1189{left:141px;bottom:525px;letter-spacing:-0.12px;}
#t15_1189{left:240px;bottom:525px;}
#t16_1189{left:305px;bottom:525px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t17_1189{left:305px;bottom:508px;letter-spacing:-0.11px;}
#t18_1189{left:98px;bottom:483px;}
#t19_1189{left:141px;bottom:483px;letter-spacing:-0.13px;}
#t1a_1189{left:240px;bottom:483px;}
#t1b_1189{left:305px;bottom:483px;letter-spacing:-0.11px;}
#t1c_1189{left:98px;bottom:459px;}
#t1d_1189{left:141px;bottom:459px;letter-spacing:-0.11px;}
#t1e_1189{left:240px;bottom:459px;}
#t1f_1189{left:305px;bottom:459px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t1g_1189{left:305px;bottom:442px;letter-spacing:-0.11px;}
#t1h_1189{left:305px;bottom:425px;letter-spacing:-0.11px;}
#t1i_1189{left:305px;bottom:404px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t1j_1189{left:305px;bottom:387px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1k_1189{left:305px;bottom:370px;letter-spacing:-0.11px;}
#t1l_1189{left:98px;bottom:346px;}
#t1m_1189{left:141px;bottom:346px;letter-spacing:-0.14px;}
#t1n_1189{left:239px;bottom:346px;}
#t1o_1189{left:305px;bottom:346px;letter-spacing:-0.11px;}
#t1p_1189{left:305px;bottom:329px;letter-spacing:-0.1px;}
#t1q_1189{left:305px;bottom:312px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1r_1189{left:305px;bottom:291px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t1s_1189{left:305px;bottom:274px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1t_1189{left:305px;bottom:257px;letter-spacing:-0.11px;}
#t1u_1189{left:98px;bottom:233px;}
#t1v_1189{left:141px;bottom:233px;letter-spacing:-0.15px;}
#t1w_1189{left:240px;bottom:233px;}
#t1x_1189{left:305px;bottom:233px;letter-spacing:-0.12px;}
#t1y_1189{left:305px;bottom:216px;letter-spacing:-0.11px;}
#t1z_1189{left:305px;bottom:199px;letter-spacing:-0.11px;}
#t20_1189{left:305px;bottom:182px;letter-spacing:-0.11px;}
#t21_1189{left:305px;bottom:166px;letter-spacing:-0.1px;}
#t22_1189{left:305px;bottom:144px;letter-spacing:-0.12px;}
#t23_1189{left:620px;bottom:144px;letter-spacing:-0.1px;}
#t24_1189{left:642px;bottom:144px;letter-spacing:-0.14px;word-spacing:0.08px;}

.s1_1189{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1189{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1189{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1189{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_1189{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1189{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_1189{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1189" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1189Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1189" style="-webkit-user-select: none;"><object width="935" height="1210" data="1189/1189.svg" type="image/svg+xml" id="pdf1189" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1189" class="t s1_1189">Vol. 3C </span><span id="t2_1189" class="t s1_1189">33-21 </span>
<span id="t3_1189" class="t s2_1189">INTEL® PROCESSOR TRACE </span>
<span id="t4_1189" class="t s3_1189">uration of restricted memory regions). See Section 33.7 for more details of packets that may be generated with </span>
<span id="t5_1189" class="t s3_1189">modifications to TraceEn. </span>
<span id="t6_1189" class="t s4_1189">Disabling Packet Generation </span>
<span id="t7_1189" class="t s3_1189">Clearing TraceEn causes any packet data buffered within the logical processor to be flushed out, after which the </span>
<span id="t8_1189" class="t s3_1189">output MSRs (IA32_RTIT_OUTPUT_BASE and IA32_RTIT_OUTPUT_MASK_PTRS) will have stable values. When </span>
<span id="t9_1189" class="t s3_1189">output is directed to memory, a store, fence, or architecturally serializing instruction may be required to ensure </span>
<span id="ta_1189" class="t s3_1189">that the packet data is globally observed. No special packets are generated by disabling packet generation, though </span>
<span id="tb_1189" class="t s3_1189">a TIP.PGD may result if PacketEn=1 at the time of disable. </span>
<span id="tc_1189" class="t s4_1189">Other Writes to IA32_RTIT_CTL </span>
<span id="td_1189" class="t s3_1189">Any attempt to modify IA32_RTIT_CTL while TraceEn is set will result in a general-protection fault (#GP) unless the </span>
<span id="te_1189" class="t s3_1189">same write also clears TraceEn. However, writes to IA32_RTIT_CTL that do not modify any bits will not cause a </span>
<span id="tf_1189" class="t s3_1189">#GP, even if TraceEn remains set. </span>
<span id="tg_1189" class="t s5_1189">33.2.8.4 </span><span id="th_1189" class="t s5_1189">IA32_RTIT_STATUS MSR </span>
<span id="ti_1189" class="t s3_1189">The IA32_RTIT_STATUS MSR is readable and writable by software, though some fields cannot be modified by soft- </span>
<span id="tj_1189" class="t s3_1189">ware. See Table 33-7 for details. The WRMSR instruction ignores these bits in the source operand (attempts to </span>
<span id="tk_1189" class="t s3_1189">modify these bits are ignored and do not cause WRMSR to fault). </span>
<span id="tl_1189" class="t s3_1189">This MSR can only be written when IA32_RTIT_CTL.TraceEn is 0; otherwise WRMSR causes a general-protection </span>
<span id="tm_1189" class="t s3_1189">fault (#GP). The processor does not modify the value of this MSR while TraceEn is 0 (software can modify it with </span>
<span id="tn_1189" class="t s3_1189">WRMSR). </span>
<span id="to_1189" class="t s4_1189">Table 33-7. IA32_RTIT_STATUS MSR </span>
<span id="tp_1189" class="t s6_1189">Position </span><span id="tq_1189" class="t s6_1189">Bit Name </span><span id="tr_1189" class="t s6_1189">At Reset </span><span id="ts_1189" class="t s6_1189">Bit Description </span>
<span id="tt_1189" class="t s7_1189">0 </span><span id="tu_1189" class="t s7_1189">FilterEn </span><span id="tv_1189" class="t s7_1189">0 </span><span id="tw_1189" class="t s7_1189">This bit is written by the processor, and indicates that tracing is allowed for the current IP, </span>
<span id="tx_1189" class="t s7_1189">see Section 33.2.6.5. Writes are ignored. </span>
<span id="ty_1189" class="t s7_1189">1 </span><span id="tz_1189" class="t s7_1189">ContextEn </span><span id="t10_1189" class="t s7_1189">0 </span><span id="t11_1189" class="t s7_1189">The processor sets this bit to indicate that tracing is allowed for the current context. See </span>
<span id="t12_1189" class="t s7_1189">Section 33.2.6.3. Writes are ignored. </span>
<span id="t13_1189" class="t s7_1189">2 </span><span id="t14_1189" class="t s7_1189">TriggerEn </span><span id="t15_1189" class="t s7_1189">0 </span><span id="t16_1189" class="t s7_1189">The processor sets this bit to indicate that tracing is enabled. See Section 33.2.6.2. Writes are </span>
<span id="t17_1189" class="t s7_1189">ignored. </span>
<span id="t18_1189" class="t s7_1189">3 </span><span id="t19_1189" class="t s7_1189">Reserved </span><span id="t1a_1189" class="t s7_1189">0 </span><span id="t1b_1189" class="t s7_1189">Must be 0. </span>
<span id="t1c_1189" class="t s7_1189">4 </span><span id="t1d_1189" class="t s7_1189">Error </span><span id="t1e_1189" class="t s7_1189">0 </span><span id="t1f_1189" class="t s7_1189">The processor sets this bit to indicate that an operational error has been encountered. When </span>
<span id="t1g_1189" class="t s7_1189">this bit is set, TriggerEn is cleared to 0 and packet generation is disabled. For details, see </span>
<span id="t1h_1189" class="t s7_1189">“ToPA Errors” in Section 33.2.7.2. </span>
<span id="t1i_1189" class="t s7_1189">When TraceEn is cleared, software can write this bit. Once it is set, only software can clear it. </span>
<span id="t1j_1189" class="t s7_1189">It is not recommended that software ever set this bit, except in cases where it is restoring a </span>
<span id="t1k_1189" class="t s7_1189">prior saved state. </span>
<span id="t1l_1189" class="t s7_1189">5 </span><span id="t1m_1189" class="t s7_1189">Stopped </span><span id="t1n_1189" class="t s7_1189">0 </span><span id="t1o_1189" class="t s7_1189">The processor sets this bit to indicate that a ToPA Stop condition has been encountered. </span>
<span id="t1p_1189" class="t s7_1189">When this bit is set, TriggerEn is cleared to 0 and packet generation is disabled. For details, </span>
<span id="t1q_1189" class="t s7_1189">see “ToPA STOP” in Section 33.2.7.2. </span>
<span id="t1r_1189" class="t s7_1189">When TraceEn is cleared, software can write this bit. Once it is set, only software can clear it. </span>
<span id="t1s_1189" class="t s7_1189">It is not recommended that software ever set this bit, except in cases where it is restoring a </span>
<span id="t1t_1189" class="t s7_1189">prior saved state. </span>
<span id="t1u_1189" class="t s7_1189">6 </span><span id="t1v_1189" class="t s7_1189">PendPSB </span><span id="t1w_1189" class="t s7_1189">0 </span><span id="t1x_1189" class="t s7_1189">If IA32_RTIT_CTL.InjectPsbPmiOnEnable[56] = 1, the processor sets this bit when the </span>
<span id="t1y_1189" class="t s7_1189">threshold for a PSB+ to be inserted has been reached. The processor will clear this bit when </span>
<span id="t1z_1189" class="t s7_1189">the PSB+ has been inserted into the trace. If PendPSB = 1 and InjectPsbPmiOnEnable = 1 </span>
<span id="t20_1189" class="t s7_1189">when IA32_RTIT_CTL.TraceEn[0] transitions from 0 to 1, a PSB+ will be inserted into the </span>
<span id="t21_1189" class="t s7_1189">trace. </span>
<span id="t22_1189" class="t s7_1189">This field is reserved if CPUID.(EAX=14H, ECX=0):EBX[</span><span id="t23_1189" class="t s3_1189">bit </span><span id="t24_1189" class="t s7_1189">6] = 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
