// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "03/27/2017 20:54:57"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module display (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	[17:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[8]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[8]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[8]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("display_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \VGA|mypll|altpll_component|pll~CLK1 ;
wire \VGA|mypll|altpll_component|pll~CLK2 ;
wire \VGA|mypll|altpll_component|pll~CLK3 ;
wire \VGA|mypll|altpll_component|pll~CLK4 ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|pll~FBOUT ;
wire \VGA|mypll|altpll_component|_clk0 ;
wire \VGA|mypll|altpll_component|_clk0~clkctrl_outclk ;
wire \VGA|controller|Add0~0_combout ;
wire \KEY[0]~input_o ;
wire \VGA|controller|Add0~1 ;
wire \VGA|controller|Add0~2_combout ;
wire \VGA|controller|Add0~3 ;
wire \VGA|controller|Add0~4_combout ;
wire \VGA|controller|Add0~5 ;
wire \VGA|controller|Add0~6_combout ;
wire \VGA|controller|Add0~7 ;
wire \VGA|controller|Add0~8_combout ;
wire \VGA|controller|Add0~9 ;
wire \VGA|controller|Add0~10_combout ;
wire \VGA|controller|xCounter~2_combout ;
wire \VGA|controller|Add0~11 ;
wire \VGA|controller|Add0~12_combout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Add0~13 ;
wire \VGA|controller|Add0~14_combout ;
wire \VGA|controller|Add0~15 ;
wire \VGA|controller|Add0~17 ;
wire \VGA|controller|Add0~18_combout ;
wire \VGA|controller|xCounter~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~16_combout ;
wire \VGA|controller|xCounter~1_combout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~2_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~0_combout ;
wire \VGA|controller|yCounter[0]~10_combout ;
wire \VGA|controller|Add1~1 ;
wire \VGA|controller|Add1~3 ;
wire \VGA|controller|Add1~4_combout ;
wire \VGA|controller|yCounter[2]~7_combout ;
wire \VGA|controller|Add1~5 ;
wire \VGA|controller|Add1~6_combout ;
wire \VGA|controller|yCounter[3]~6_combout ;
wire \VGA|controller|Add1~7 ;
wire \VGA|controller|Add1~8_combout ;
wire \VGA|controller|yCounter[4]~5_combout ;
wire \VGA|controller|Add1~9 ;
wire \VGA|controller|Add1~10_combout ;
wire \VGA|controller|yCounter[5]~4_combout ;
wire \VGA|controller|Add1~11 ;
wire \VGA|controller|Add1~12_combout ;
wire \VGA|controller|yCounter[6]~3_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~13 ;
wire \VGA|controller|Add1~14_combout ;
wire \VGA|controller|yCounter[7]~2_combout ;
wire \VGA|controller|Add1~15 ;
wire \VGA|controller|Add1~16_combout ;
wire \VGA|controller|yCounter[8]~1_combout ;
wire \VGA|controller|Add1~17 ;
wire \VGA|controller|Add1~18_combout ;
wire \VGA|controller|yCounter[9]~8_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|yCounter[8]~0_combout ;
wire \VGA|controller|Add1~2_combout ;
wire \VGA|controller|yCounter[1]~9_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~2_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~1_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \out_y1[1]~7 ;
wire \out_y1[2]~8_combout ;
wire \out_y1[2]~9 ;
wire \out_y1[3]~10_combout ;
wire \out_y1[3]~11 ;
wire \out_y1[4]~12_combout ;
wire \out_y1[4]~13 ;
wire \out_y1[5]~14_combout ;
wire \out_y1[5]~15 ;
wire \out_y1[6]~16_combout ;
wire \LessThan0~2_combout ;
wire \out_y1[0]~18_combout ;
wire \out_y1[1]~6_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \out_y2[0]~19_combout ;
wire \out_y2[1]~7_combout ;
wire \out_y2[6]~6_combout ;
wire \out_y2[1]~8 ;
wire \out_y2[2]~9_combout ;
wire \out_y2[2]~10 ;
wire \out_y2[3]~11_combout ;
wire \out_y2[3]~12 ;
wire \out_y2[4]~13_combout ;
wire \out_y2[4]~14 ;
wire \out_y2[5]~15_combout ;
wire \out_y2[5]~16 ;
wire \out_y2[6]~17_combout ;
wire \y~0_combout ;
wire \plotPlayer~0_combout ;
wire \plotPlayer~q ;
wire \x[4]~1_combout ;
wire \x[4]~0_combout ;
wire \x[4]~2_combout ;
wire \y~1_combout ;
wire \y~2_combout ;
wire \y~3_combout ;
wire \y~4_combout ;
wire \y~5_combout ;
wire \y~6_combout ;
wire \VGA|user_input_translator|Add0~1 ;
wire \VGA|user_input_translator|Add0~3 ;
wire \VGA|user_input_translator|Add0~5 ;
wire \VGA|user_input_translator|Add0~7 ;
wire \VGA|user_input_translator|Add0~9 ;
wire \VGA|user_input_translator|Add0~11 ;
wire \VGA|user_input_translator|Add0~13 ;
wire \VGA|user_input_translator|Add0~14_combout ;
wire \VGA|user_input_translator|Add0~12_combout ;
wire \VGA|user_input_translator|Add0~10_combout ;
wire \VGA|user_input_translator|Add0~8_combout ;
wire \VGA|user_input_translator|Add0~6_combout ;
wire \VGA|user_input_translator|Add0~4_combout ;
wire \VGA|user_input_translator|Add0~2_combout ;
wire \VGA|user_input_translator|Add0~0_combout ;
wire \KEY[1]~input_o ;
wire \KEY[3]~input_o ;
wire \middleMove~0_combout ;
wire \leftMove~2_combout ;
wire \leftMove~q ;
wire \always1~1_combout ;
wire \KEY[2]~input_o ;
wire \middleMove~1_combout ;
wire \middleMove~q ;
wire \x~4_combout ;
wire \x~5_combout ;
wire \createCar~1_combout ;
wire \x[4]~9_combout ;
wire \createCar~q ;
wire \blackOut~2_combout ;
wire \blackOut~4_combout ;
wire \blackOut~3_combout ;
wire \blackOut~q ;
wire \createCar~0_combout ;
wire \rightMove~2_combout ;
wire \rightMove~q ;
wire \always1~0_combout ;
wire \x~3_combout ;
wire \x[4]~6_combout ;
wire \x~7_combout ;
wire \x~8_combout ;
wire \x[5]~16_combout ;
wire \VGA|user_input_translator|mem_address[5]~1 ;
wire \VGA|user_input_translator|mem_address[6]~3 ;
wire \VGA|user_input_translator|mem_address[7]~5 ;
wire \VGA|user_input_translator|mem_address[8]~7 ;
wire \VGA|user_input_translator|mem_address[9]~9 ;
wire \VGA|user_input_translator|mem_address[10]~11 ;
wire \VGA|user_input_translator|mem_address[11]~13 ;
wire \VGA|user_input_translator|mem_address[12]~15 ;
wire \VGA|user_input_translator|mem_address[13]~17 ;
wire \VGA|user_input_translator|mem_address[14]~18_combout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|valid_160x120~0_combout ;
wire \VGA|user_input_translator|mem_address[13]~16_combout ;
wire \VGA|controller|controller_translator|Add0~1 ;
wire \VGA|controller|controller_translator|Add0~3 ;
wire \VGA|controller|controller_translator|Add0~5 ;
wire \VGA|controller|controller_translator|Add0~7 ;
wire \VGA|controller|controller_translator|Add0~9 ;
wire \VGA|controller|controller_translator|Add0~11 ;
wire \VGA|controller|controller_translator|Add0~13 ;
wire \VGA|controller|controller_translator|Add0~14_combout ;
wire \VGA|controller|controller_translator|Add0~12_combout ;
wire \VGA|controller|controller_translator|Add0~10_combout ;
wire \VGA|controller|controller_translator|Add0~8_combout ;
wire \VGA|controller|controller_translator|Add0~6_combout ;
wire \VGA|controller|controller_translator|Add0~4_combout ;
wire \VGA|controller|controller_translator|Add0~2_combout ;
wire \VGA|controller|controller_translator|Add0~0_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~1 ;
wire \VGA|controller|controller_translator|mem_address[6]~3 ;
wire \VGA|controller|controller_translator|mem_address[7]~5 ;
wire \VGA|controller|controller_translator|mem_address[8]~7 ;
wire \VGA|controller|controller_translator|mem_address[9]~9 ;
wire \VGA|controller|controller_translator|mem_address[10]~11 ;
wire \VGA|controller|controller_translator|mem_address[11]~13 ;
wire \VGA|controller|controller_translator|mem_address[12]~15 ;
wire \VGA|controller|controller_translator|mem_address[13]~17 ;
wire \VGA|controller|controller_translator|mem_address[14]~18_combout ;
wire \VGA|controller|controller_translator|mem_address[13]~16_combout ;
wire \colour[1]~2_combout ;
wire \colour[2]~1_combout ;
wire \x~10_combout ;
wire \x~11_combout ;
wire \x~12_combout ;
wire \x~13_combout ;
wire \x~14_combout ;
wire \VGA|user_input_translator|mem_address[5]~0_combout ;
wire \VGA|user_input_translator|mem_address[6]~2_combout ;
wire \VGA|user_input_translator|mem_address[7]~4_combout ;
wire \VGA|user_input_translator|mem_address[8]~6_combout ;
wire \VGA|user_input_translator|mem_address[9]~8_combout ;
wire \VGA|user_input_translator|mem_address[10]~10_combout ;
wire \VGA|user_input_translator|mem_address[11]~12_combout ;
wire \VGA|controller|controller_translator|mem_address[5]~0_combout ;
wire \VGA|controller|controller_translator|mem_address[6]~2_combout ;
wire \VGA|controller|controller_translator|mem_address[7]~4_combout ;
wire \VGA|controller|controller_translator|mem_address[8]~6_combout ;
wire \VGA|controller|controller_translator|mem_address[9]~8_combout ;
wire \VGA|controller|controller_translator|mem_address[10]~10_combout ;
wire \VGA|controller|controller_translator|mem_address[11]~12_combout ;
wire \colour~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \VGA|user_input_translator|mem_address[12]~14_combout ;
wire \VGA|controller|controller_translator|mem_address[12]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ;
wire \Add0~0_combout ;
wire \scoreCounter~4_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \scoreCounter~5_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \scoreCounter~7_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \scoreCounter~0_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \scoreCounter~1_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \scoreCounter~2_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \scoreCounter~3_combout ;
wire \Equal0~0_combout ;
wire \Add0~18_combout ;
wire \scoreCounter~6_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \Equal0~2_combout ;
wire \Equal0~1_combout ;
wire \Equal0~5_combout ;
wire \Equal0~6_combout ;
wire \score3[0]~1_combout ;
wire \score3[2]~3_combout ;
wire \Add3~0_combout ;
wire \score3[3]~4_combout ;
wire \score3Add~0_combout ;
wire \score3Add~1_combout ;
wire \score3Add~q ;
wire \score1[0]~7 ;
wire \score1[1]~8_combout ;
wire \~GND~combout ;
wire \score1[1]~9 ;
wire \score1[2]~10_combout ;
wire \score1[2]~11 ;
wire \score1[3]~12_combout ;
wire \score2[0]~0_combout ;
wire \score2[2]~3_combout ;
wire \Add2~0_combout ;
wire \score2[3]~4_combout ;
wire \always0~2_combout ;
wire \score2Add~0_combout ;
wire \score2Add~1_combout ;
wire \score2Add~q ;
wire \always0~0_combout ;
wire \score1[2]~14_combout ;
wire \always0~1_combout ;
wire \score2[0]~1_combout ;
wire \score2[1]~2_combout ;
wire \always0~3_combout ;
wire \score3[0]~0_combout ;
wire \score3[1]~2_combout ;
wire \always0~4_combout ;
wire \always0~5_combout ;
wire \score4[0]~0_combout ;
wire \score4[1]~1_combout ;
wire \score4[2]~2_combout ;
wire \score4[2]~3_combout ;
wire \score4[3]~4_combout ;
wire \score4Add~0_combout ;
wire \score4Add~1_combout ;
wire \score4Add~q ;
wire \score1Add~0_combout ;
wire \score1Add~1_combout ;
wire \score1Add~2_combout ;
wire \score1Add~q ;
wire \score1[0]~6_combout ;
wire \comb_212|WideOr6~0_combout ;
wire \comb_212|WideOr5~0_combout ;
wire \comb_212|WideOr4~0_combout ;
wire \comb_212|WideOr3~0_combout ;
wire \comb_212|WideOr2~0_combout ;
wire \comb_212|WideOr1~0_combout ;
wire \comb_212|WideOr0~0_combout ;
wire \comb_213|WideOr6~0_combout ;
wire \comb_213|WideOr5~0_combout ;
wire \comb_213|WideOr4~0_combout ;
wire \comb_213|WideOr3~0_combout ;
wire \comb_213|WideOr2~0_combout ;
wire \comb_213|WideOr1~0_combout ;
wire \comb_213|WideOr0~0_combout ;
wire \comb_214|WideOr6~0_combout ;
wire \comb_214|WideOr5~0_combout ;
wire \comb_214|WideOr4~0_combout ;
wire \comb_214|WideOr3~0_combout ;
wire \comb_214|WideOr2~0_combout ;
wire \comb_214|WideOr1~0_combout ;
wire \comb_214|WideOr0~0_combout ;
wire \comb_215|WideOr6~0_combout ;
wire \comb_215|WideOr5~0_combout ;
wire \comb_215|WideOr4~0_combout ;
wire \comb_215|WideOr3~0_combout ;
wire \comb_215|WideOr2~0_combout ;
wire \comb_215|WideOr1~0_combout ;
wire \comb_215|WideOr0~0_combout ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [19:0] scoreCounter;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [2:0] colour;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [3:0] score1;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [6:0] out_y1;
wire [3:0] score4;
wire [3:0] score2;
wire [3:0] score3;
wire [9:0] \VGA|controller|yCounter ;
wire [6:0] y;
wire [9:0] \VGA|controller|xCounter ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [7:0] x;
wire [6:0] out_y2;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;

wire [4:0] \VGA|mypll|altpll_component|pll_CLK_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \VGA|mypll|altpll_component|_clk0  = \VGA|mypll|altpll_component|pll_CLK_bus [0];
assign \VGA|mypll|altpll_component|pll~CLK1  = \VGA|mypll|altpll_component|pll_CLK_bus [1];
assign \VGA|mypll|altpll_component|pll~CLK2  = \VGA|mypll|altpll_component|pll_CLK_bus [2];
assign \VGA|mypll|altpll_component|pll~CLK3  = \VGA|mypll|altpll_component|pll_CLK_bus [3];
assign \VGA|mypll|altpll_component|pll~CLK4  = \VGA|mypll|altpll_component|pll_CLK_bus [4];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\comb_212|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\comb_212|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\comb_212|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\comb_212|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\comb_212|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\comb_212|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\comb_212|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\comb_213|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\comb_213|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\comb_213|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\comb_213|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\comb_213|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\comb_213|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\comb_213|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\comb_214|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\comb_214|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\comb_214|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\comb_214|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\comb_214|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\comb_214|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\comb_214|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\comb_215|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\comb_215|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\comb_215|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\comb_215|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\comb_215|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\comb_215|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\comb_215|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \VGA|mypll|altpll_component|pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\VGA|mypll|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\VGA|mypll|altpll_component|pll~FBOUT ),
	.clk(\VGA|mypll|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|pll .auto_settings = "false";
defparam \VGA|mypll|altpll_component|pll .bandwidth_type = "medium";
defparam \VGA|mypll|altpll_component|pll .c0_high = 12;
defparam \VGA|mypll|altpll_component|pll .c0_initial = 1;
defparam \VGA|mypll|altpll_component|pll .c0_low = 12;
defparam \VGA|mypll|altpll_component|pll .c0_mode = "even";
defparam \VGA|mypll|altpll_component|pll .c0_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_high = 0;
defparam \VGA|mypll|altpll_component|pll .c1_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c1_low = 0;
defparam \VGA|mypll|altpll_component|pll .c1_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c1_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c1_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c2_high = 0;
defparam \VGA|mypll|altpll_component|pll .c2_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c2_low = 0;
defparam \VGA|mypll|altpll_component|pll .c2_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c2_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c2_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c3_high = 0;
defparam \VGA|mypll|altpll_component|pll .c3_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c3_low = 0;
defparam \VGA|mypll|altpll_component|pll .c3_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c3_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c3_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .c4_high = 0;
defparam \VGA|mypll|altpll_component|pll .c4_initial = 0;
defparam \VGA|mypll|altpll_component|pll .c4_low = 0;
defparam \VGA|mypll|altpll_component|pll .c4_mode = "bypass";
defparam \VGA|mypll|altpll_component|pll .c4_ph = 0;
defparam \VGA|mypll|altpll_component|pll .c4_use_casc_in = "off";
defparam \VGA|mypll|altpll_component|pll .charge_pump_current_bits = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_counter = "c0";
defparam \VGA|mypll|altpll_component|pll .clk0_divide_by = 2;
defparam \VGA|mypll|altpll_component|pll .clk0_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk0_multiply_by = 1;
defparam \VGA|mypll|altpll_component|pll .clk0_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk1_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk1_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk1_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk1_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk2_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk2_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk2_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk2_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk3_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk3_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk3_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk3_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .clk4_counter = "unused";
defparam \VGA|mypll|altpll_component|pll .clk4_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_duty_cycle = 50;
defparam \VGA|mypll|altpll_component|pll .clk4_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .clk4_phase_shift = "0";
defparam \VGA|mypll|altpll_component|pll .compensate_clock = "clock0";
defparam \VGA|mypll|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \VGA|mypll|altpll_component|pll .inclk1_input_frequency = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_c_bits = 0;
defparam \VGA|mypll|altpll_component|pll .loop_filter_r_bits = 27;
defparam \VGA|mypll|altpll_component|pll .m = 12;
defparam \VGA|mypll|altpll_component|pll .m_initial = 1;
defparam \VGA|mypll|altpll_component|pll .m_ph = 0;
defparam \VGA|mypll|altpll_component|pll .n = 1;
defparam \VGA|mypll|altpll_component|pll .operation_mode = "normal";
defparam \VGA|mypll|altpll_component|pll .pfd_max = 200000;
defparam \VGA|mypll|altpll_component|pll .pfd_min = 3076;
defparam \VGA|mypll|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \VGA|mypll|altpll_component|pll .simulation_type = "timing";
defparam \VGA|mypll|altpll_component|pll .switch_over_type = "manual";
defparam \VGA|mypll|altpll_component|pll .vco_center = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_divide_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_frequency_control = "auto";
defparam \VGA|mypll|altpll_component|pll .vco_max = 3333;
defparam \VGA|mypll|altpll_component|pll .vco_min = 1538;
defparam \VGA|mypll|altpll_component|pll .vco_multiply_by = 0;
defparam \VGA|mypll|altpll_component|pll .vco_phase_shift_step = 208;
defparam \VGA|mypll|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \VGA|mypll|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA|mypll|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N12
cycloneive_lcell_comb \VGA|controller|Add0~0 (
// Equation(s):
// \VGA|controller|Add0~0_combout  = \VGA|controller|xCounter [0] $ (VCC)
// \VGA|controller|Add0~1  = CARRY(\VGA|controller|xCounter [0])

	.dataa(\VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add0~0_combout ),
	.cout(\VGA|controller|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|Add0~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y58_N13
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N14
cycloneive_lcell_comb \VGA|controller|Add0~2 (
// Equation(s):
// \VGA|controller|Add0~2_combout  = (\VGA|controller|xCounter [1] & (!\VGA|controller|Add0~1 )) # (!\VGA|controller|xCounter [1] & ((\VGA|controller|Add0~1 ) # (GND)))
// \VGA|controller|Add0~3  = CARRY((!\VGA|controller|Add0~1 ) # (!\VGA|controller|xCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~1 ),
	.combout(\VGA|controller|Add0~2_combout ),
	.cout(\VGA|controller|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y58_N15
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N16
cycloneive_lcell_comb \VGA|controller|Add0~4 (
// Equation(s):
// \VGA|controller|Add0~4_combout  = (\VGA|controller|xCounter [2] & (\VGA|controller|Add0~3  $ (GND))) # (!\VGA|controller|xCounter [2] & (!\VGA|controller|Add0~3  & VCC))
// \VGA|controller|Add0~5  = CARRY((\VGA|controller|xCounter [2] & !\VGA|controller|Add0~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~3 ),
	.combout(\VGA|controller|Add0~4_combout ),
	.cout(\VGA|controller|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y58_N17
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N18
cycloneive_lcell_comb \VGA|controller|Add0~6 (
// Equation(s):
// \VGA|controller|Add0~6_combout  = (\VGA|controller|xCounter [3] & (!\VGA|controller|Add0~5 )) # (!\VGA|controller|xCounter [3] & ((\VGA|controller|Add0~5 ) # (GND)))
// \VGA|controller|Add0~7  = CARRY((!\VGA|controller|Add0~5 ) # (!\VGA|controller|xCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~5 ),
	.combout(\VGA|controller|Add0~6_combout ),
	.cout(\VGA|controller|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y58_N19
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N20
cycloneive_lcell_comb \VGA|controller|Add0~8 (
// Equation(s):
// \VGA|controller|Add0~8_combout  = (\VGA|controller|xCounter [4] & (\VGA|controller|Add0~7  $ (GND))) # (!\VGA|controller|xCounter [4] & (!\VGA|controller|Add0~7  & VCC))
// \VGA|controller|Add0~9  = CARRY((\VGA|controller|xCounter [4] & !\VGA|controller|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~7 ),
	.combout(\VGA|controller|Add0~8_combout ),
	.cout(\VGA|controller|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y58_N21
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N22
cycloneive_lcell_comb \VGA|controller|Add0~10 (
// Equation(s):
// \VGA|controller|Add0~10_combout  = (\VGA|controller|xCounter [5] & (!\VGA|controller|Add0~9 )) # (!\VGA|controller|xCounter [5] & ((\VGA|controller|Add0~9 ) # (GND)))
// \VGA|controller|Add0~11  = CARRY((!\VGA|controller|Add0~9 ) # (!\VGA|controller|xCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~9 ),
	.combout(\VGA|controller|Add0~10_combout ),
	.cout(\VGA|controller|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N0
cycloneive_lcell_comb \VGA|controller|xCounter~2 (
// Equation(s):
// \VGA|controller|xCounter~2_combout  = (\VGA|controller|Add0~10_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Add0~10_combout ),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~2 .lut_mask = 16'h00F0;
defparam \VGA|controller|xCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y58_N1
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N24
cycloneive_lcell_comb \VGA|controller|Add0~12 (
// Equation(s):
// \VGA|controller|Add0~12_combout  = (\VGA|controller|xCounter [6] & (\VGA|controller|Add0~11  $ (GND))) # (!\VGA|controller|xCounter [6] & (!\VGA|controller|Add0~11  & VCC))
// \VGA|controller|Add0~13  = CARRY((\VGA|controller|xCounter [6] & !\VGA|controller|Add0~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|xCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~11 ),
	.combout(\VGA|controller|Add0~12_combout ),
	.cout(\VGA|controller|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y58_N25
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N6
cycloneive_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = (\VGA|controller|xCounter [0] & (!\VGA|controller|xCounter [5] & (\VGA|controller|xCounter [1] & !\VGA|controller|xCounter [6])))

	.dataa(\VGA|controller|xCounter [0]),
	.datab(\VGA|controller|xCounter [5]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .lut_mask = 16'h0020;
defparam \VGA|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N26
cycloneive_lcell_comb \VGA|controller|Add0~14 (
// Equation(s):
// \VGA|controller|Add0~14_combout  = (\VGA|controller|xCounter [7] & (!\VGA|controller|Add0~13 )) # (!\VGA|controller|xCounter [7] & ((\VGA|controller|Add0~13 ) # (GND)))
// \VGA|controller|Add0~15  = CARRY((!\VGA|controller|Add0~13 ) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~13 ),
	.combout(\VGA|controller|Add0~14_combout ),
	.cout(\VGA|controller|Add0~15 ));
// synopsys translate_off
defparam \VGA|controller|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA|controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y58_N27
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N28
cycloneive_lcell_comb \VGA|controller|Add0~16 (
// Equation(s):
// \VGA|controller|Add0~16_combout  = (\VGA|controller|xCounter [8] & (\VGA|controller|Add0~15  $ (GND))) # (!\VGA|controller|xCounter [8] & (!\VGA|controller|Add0~15  & VCC))
// \VGA|controller|Add0~17  = CARRY((\VGA|controller|xCounter [8] & !\VGA|controller|Add0~15 ))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add0~15 ),
	.combout(\VGA|controller|Add0~16_combout ),
	.cout(\VGA|controller|Add0~17 ));
// synopsys translate_off
defparam \VGA|controller|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N30
cycloneive_lcell_comb \VGA|controller|Add0~18 (
// Equation(s):
// \VGA|controller|Add0~18_combout  = \VGA|controller|Add0~17  $ (\VGA|controller|xCounter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|xCounter [9]),
	.cin(\VGA|controller|Add0~17 ),
	.combout(\VGA|controller|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y59_N20
cycloneive_lcell_comb \VGA|controller|xCounter~0 (
// Equation(s):
// \VGA|controller|xCounter~0_combout  = (\VGA|controller|Add0~18_combout  & !\VGA|controller|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA|controller|Add0~18_combout ),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~0 .lut_mask = 16'h0C0C;
defparam \VGA|controller|xCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y59_N21
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N8
cycloneive_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = (!\VGA|controller|xCounter [7] & (\VGA|controller|xCounter [4] & (\VGA|controller|xCounter [8] & \VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|xCounter [4]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .lut_mask = 16'h4000;
defparam \VGA|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N2
cycloneive_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = (\VGA|controller|Equal0~0_combout  & (\VGA|controller|xCounter [3] & (\VGA|controller|Equal0~1_combout  & \VGA|controller|xCounter [2])))

	.dataa(\VGA|controller|Equal0~0_combout ),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|Equal0~1_combout ),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA|controller|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y59_N6
cycloneive_lcell_comb \VGA|controller|xCounter~1 (
// Equation(s):
// \VGA|controller|xCounter~1_combout  = (!\VGA|controller|Equal0~2_combout  & \VGA|controller|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|Equal0~2_combout ),
	.datad(\VGA|controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\VGA|controller|xCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|xCounter~1 .lut_mask = 16'h0F00;
defparam \VGA|controller|xCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y59_N7
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|xCounter~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N10
cycloneive_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = (\VGA|controller|xCounter [3]) # ((\VGA|controller|xCounter [2]) # ((\VGA|controller|xCounter [0] & \VGA|controller|xCounter [1])))

	.dataa(\VGA|controller|xCounter [0]),
	.datab(\VGA|controller|xCounter [3]),
	.datac(\VGA|controller|xCounter [1]),
	.datad(\VGA|controller|xCounter [2]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 16'hFFEC;
defparam \VGA|controller|VGA_HS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y58_N4
cycloneive_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = (\VGA|controller|xCounter [5] & (\VGA|controller|VGA_HS1~0_combout  & (\VGA|controller|xCounter [4] & \VGA|controller|xCounter [6]))) # (!\VGA|controller|xCounter [5] & (!\VGA|controller|xCounter [6] & 
// ((!\VGA|controller|xCounter [4]) # (!\VGA|controller|VGA_HS1~0_combout ))))

	.dataa(\VGA|controller|VGA_HS1~0_combout ),
	.datab(\VGA|controller|xCounter [4]),
	.datac(\VGA|controller|xCounter [5]),
	.datad(\VGA|controller|xCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 16'h8007;
defparam \VGA|controller|VGA_HS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y59_N24
cycloneive_lcell_comb \VGA|controller|VGA_HS1~2 (
// Equation(s):
// \VGA|controller|VGA_HS1~2_combout  = (\VGA|controller|xCounter [8]) # (((\VGA|controller|VGA_HS1~1_combout ) # (!\VGA|controller|xCounter [9])) # (!\VGA|controller|xCounter [7]))

	.dataa(\VGA|controller|xCounter [8]),
	.datab(\VGA|controller|xCounter [7]),
	.datac(\VGA|controller|VGA_HS1~1_combout ),
	.datad(\VGA|controller|xCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_HS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~2 .lut_mask = 16'hFBFF;
defparam \VGA|controller|VGA_HS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y59_N25
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X38_Y73_N18
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_HS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N10
cycloneive_lcell_comb \VGA|controller|Add1~0 (
// Equation(s):
// \VGA|controller|Add1~0_combout  = \VGA|controller|yCounter [0] $ (VCC)
// \VGA|controller|Add1~1  = CARRY(\VGA|controller|yCounter [0])

	.dataa(\VGA|controller|yCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|Add1~0_combout ),
	.cout(\VGA|controller|Add1~1 ));
// synopsys translate_off
defparam \VGA|controller|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA|controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N6
cycloneive_lcell_comb \VGA|controller|yCounter[0]~10 (
// Equation(s):
// \VGA|controller|yCounter[0]~10_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~0_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [0]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~0_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [0]),
	.datad(\VGA|controller|Add1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[0]~10 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y59_N7
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[0]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N12
cycloneive_lcell_comb \VGA|controller|Add1~2 (
// Equation(s):
// \VGA|controller|Add1~2_combout  = (\VGA|controller|yCounter [1] & (!\VGA|controller|Add1~1 )) # (!\VGA|controller|yCounter [1] & ((\VGA|controller|Add1~1 ) # (GND)))
// \VGA|controller|Add1~3  = CARRY((!\VGA|controller|Add1~1 ) # (!\VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~1 ),
	.combout(\VGA|controller|Add1~2_combout ),
	.cout(\VGA|controller|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N14
cycloneive_lcell_comb \VGA|controller|Add1~4 (
// Equation(s):
// \VGA|controller|Add1~4_combout  = (\VGA|controller|yCounter [2] & (\VGA|controller|Add1~3  $ (GND))) # (!\VGA|controller|yCounter [2] & (!\VGA|controller|Add1~3  & VCC))
// \VGA|controller|Add1~5  = CARRY((\VGA|controller|yCounter [2] & !\VGA|controller|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~3 ),
	.combout(\VGA|controller|Add1~4_combout ),
	.cout(\VGA|controller|Add1~5 ));
// synopsys translate_off
defparam \VGA|controller|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N4
cycloneive_lcell_comb \VGA|controller|yCounter[2]~7 (
// Equation(s):
// \VGA|controller|yCounter[2]~7_combout  = (\VGA|controller|Add1~4_combout  & (((\VGA|controller|yCounter [2] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~4_combout  & 
// (((\VGA|controller|yCounter [2] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~4_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~7 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y59_N5
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N16
cycloneive_lcell_comb \VGA|controller|Add1~6 (
// Equation(s):
// \VGA|controller|Add1~6_combout  = (\VGA|controller|yCounter [3] & (!\VGA|controller|Add1~5 )) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|Add1~5 ) # (GND)))
// \VGA|controller|Add1~7  = CARRY((!\VGA|controller|Add1~5 ) # (!\VGA|controller|yCounter [3]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~5 ),
	.combout(\VGA|controller|Add1~6_combout ),
	.cout(\VGA|controller|Add1~7 ));
// synopsys translate_off
defparam \VGA|controller|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y59_N26
cycloneive_lcell_comb \VGA|controller|yCounter[3]~6 (
// Equation(s):
// \VGA|controller|yCounter[3]~6_combout  = (\VGA|controller|Add1~6_combout  & (((!\VGA|controller|Equal0~2_combout  & \VGA|controller|yCounter [3])) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~6_combout  & 
// (!\VGA|controller|Equal0~2_combout  & (\VGA|controller|yCounter [3])))

	.dataa(\VGA|controller|Add1~6_combout ),
	.datab(\VGA|controller|Equal0~2_combout ),
	.datac(\VGA|controller|yCounter [3]),
	.datad(\VGA|controller|yCounter[8]~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~6 .lut_mask = 16'h30BA;
defparam \VGA|controller|yCounter[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y59_N27
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[3]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N18
cycloneive_lcell_comb \VGA|controller|Add1~8 (
// Equation(s):
// \VGA|controller|Add1~8_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|Add1~7  $ (GND))) # (!\VGA|controller|yCounter [4] & (!\VGA|controller|Add1~7  & VCC))
// \VGA|controller|Add1~9  = CARRY((\VGA|controller|yCounter [4] & !\VGA|controller|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~7 ),
	.combout(\VGA|controller|Add1~8_combout ),
	.cout(\VGA|controller|Add1~9 ));
// synopsys translate_off
defparam \VGA|controller|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N2
cycloneive_lcell_comb \VGA|controller|yCounter[4]~5 (
// Equation(s):
// \VGA|controller|yCounter[4]~5_combout  = (\VGA|controller|Add1~8_combout  & (((\VGA|controller|yCounter [4] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~8_combout  & 
// (((\VGA|controller|yCounter [4] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~8_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [4]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~5 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y59_N3
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[4]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N20
cycloneive_lcell_comb \VGA|controller|Add1~10 (
// Equation(s):
// \VGA|controller|Add1~10_combout  = (\VGA|controller|yCounter [5] & (!\VGA|controller|Add1~9 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|Add1~9 ) # (GND)))
// \VGA|controller|Add1~11  = CARRY((!\VGA|controller|Add1~9 ) # (!\VGA|controller|yCounter [5]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~9 ),
	.combout(\VGA|controller|Add1~10_combout ),
	.cout(\VGA|controller|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N14
cycloneive_lcell_comb \VGA|controller|yCounter[5]~4 (
// Equation(s):
// \VGA|controller|yCounter[5]~4_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~10_combout ) # 
// ((\VGA|controller|yCounter [5] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~10_combout ),
	.datac(\VGA|controller|yCounter [5]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[5]~4 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y59_N15
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[5]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N22
cycloneive_lcell_comb \VGA|controller|Add1~12 (
// Equation(s):
// \VGA|controller|Add1~12_combout  = (\VGA|controller|yCounter [6] & (\VGA|controller|Add1~11  $ (GND))) # (!\VGA|controller|yCounter [6] & (!\VGA|controller|Add1~11  & VCC))
// \VGA|controller|Add1~13  = CARRY((\VGA|controller|yCounter [6] & !\VGA|controller|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~11 ),
	.combout(\VGA|controller|Add1~12_combout ),
	.cout(\VGA|controller|Add1~13 ));
// synopsys translate_off
defparam \VGA|controller|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N12
cycloneive_lcell_comb \VGA|controller|yCounter[6]~3 (
// Equation(s):
// \VGA|controller|yCounter[6]~3_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~12_combout ) # 
// ((\VGA|controller|yCounter [6] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~12_combout ),
	.datac(\VGA|controller|yCounter [6]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~3 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y59_N13
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[6]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N4
cycloneive_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = (!\VGA|controller|yCounter [6] & !\VGA|controller|yCounter [5])

	.dataa(\VGA|controller|yCounter [6]),
	.datab(gnd),
	.datac(\VGA|controller|yCounter [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .lut_mask = 16'h0505;
defparam \VGA|controller|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N24
cycloneive_lcell_comb \VGA|controller|Add1~14 (
// Equation(s):
// \VGA|controller|Add1~14_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|Add1~13 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|Add1~13 ) # (GND)))
// \VGA|controller|Add1~15  = CARRY((!\VGA|controller|Add1~13 ) # (!\VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~13 ),
	.combout(\VGA|controller|Add1~14_combout ),
	.cout(\VGA|controller|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|Add1~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N10
cycloneive_lcell_comb \VGA|controller|yCounter[7]~2 (
// Equation(s):
// \VGA|controller|yCounter[7]~2_combout  = (\VGA|controller|yCounter[8]~0_combout  & (((\VGA|controller|yCounter [7] & !\VGA|controller|Equal0~2_combout )))) # (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~14_combout ) # 
// ((\VGA|controller|yCounter [7] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|yCounter[8]~0_combout ),
	.datab(\VGA|controller|Add1~14_combout ),
	.datac(\VGA|controller|yCounter [7]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[7]~2 .lut_mask = 16'h44F4;
defparam \VGA|controller|yCounter[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y59_N11
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[7]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N26
cycloneive_lcell_comb \VGA|controller|Add1~16 (
// Equation(s):
// \VGA|controller|Add1~16_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|Add1~15  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|Add1~15  & VCC))
// \VGA|controller|Add1~17  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA|controller|yCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|Add1~15 ),
	.combout(\VGA|controller|Add1~16_combout ),
	.cout(\VGA|controller|Add1~17 ));
// synopsys translate_off
defparam \VGA|controller|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA|controller|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N0
cycloneive_lcell_comb \VGA|controller|yCounter[8]~1 (
// Equation(s):
// \VGA|controller|yCounter[8]~1_combout  = (\VGA|controller|Add1~16_combout  & (((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~16_combout  & 
// (((\VGA|controller|yCounter [8] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~16_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~1 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y59_N1
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[8]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N28
cycloneive_lcell_comb \VGA|controller|Add1~18 (
// Equation(s):
// \VGA|controller|Add1~18_combout  = \VGA|controller|yCounter [9] $ (\VGA|controller|Add1~17 )

	.dataa(\VGA|controller|yCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|Add1~17 ),
	.combout(\VGA|controller|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|Add1~18 .lut_mask = 16'h5A5A;
defparam \VGA|controller|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N30
cycloneive_lcell_comb \VGA|controller|yCounter[9]~8 (
// Equation(s):
// \VGA|controller|yCounter[9]~8_combout  = (\VGA|controller|Add1~18_combout  & (((\VGA|controller|yCounter [9] & !\VGA|controller|Equal0~2_combout )) # (!\VGA|controller|yCounter[8]~0_combout ))) # (!\VGA|controller|Add1~18_combout  & 
// (((\VGA|controller|yCounter [9] & !\VGA|controller|Equal0~2_combout ))))

	.dataa(\VGA|controller|Add1~18_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [9]),
	.datad(\VGA|controller|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~8 .lut_mask = 16'h22F2;
defparam \VGA|controller|yCounter[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y59_N31
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[9]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N24
cycloneive_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = (\VGA|controller|yCounter [3] & (\VGA|controller|yCounter [9] & (\VGA|controller|yCounter [2] & !\VGA|controller|yCounter [4])))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .lut_mask = 16'h0080;
defparam \VGA|controller|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N2
cycloneive_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = (!\VGA|controller|yCounter [1] & (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [7])))

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [7]),
	.cin(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .lut_mask = 16'h0001;
defparam \VGA|controller|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N6
cycloneive_lcell_comb \VGA|controller|yCounter[8]~0 (
// Equation(s):
// \VGA|controller|yCounter[8]~0_combout  = ((\VGA|controller|always1~2_combout  & (\VGA|controller|always1~0_combout  & \VGA|controller|always1~1_combout ))) # (!\VGA|controller|Equal0~2_combout )

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|always1~2_combout ),
	.datac(\VGA|controller|always1~0_combout ),
	.datad(\VGA|controller|always1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~0 .lut_mask = 16'hD555;
defparam \VGA|controller|yCounter[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y59_N8
cycloneive_lcell_comb \VGA|controller|yCounter[1]~9 (
// Equation(s):
// \VGA|controller|yCounter[1]~9_combout  = (\VGA|controller|Equal0~2_combout  & (!\VGA|controller|yCounter[8]~0_combout  & ((\VGA|controller|Add1~2_combout )))) # (!\VGA|controller|Equal0~2_combout  & ((\VGA|controller|yCounter [1]) # 
// ((!\VGA|controller|yCounter[8]~0_combout  & \VGA|controller|Add1~2_combout ))))

	.dataa(\VGA|controller|Equal0~2_combout ),
	.datab(\VGA|controller|yCounter[8]~0_combout ),
	.datac(\VGA|controller|yCounter [1]),
	.datad(\VGA|controller|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA|controller|yCounter[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|yCounter[1]~9 .lut_mask = 16'h7350;
defparam \VGA|controller|yCounter[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y59_N9
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|yCounter[1]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N8
cycloneive_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [5] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [6])))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(\VGA|controller|yCounter [8]),
	.datad(\VGA|controller|yCounter [6]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 16'h8000;
defparam \VGA|controller|VGA_VS1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N30
cycloneive_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ((\VGA|controller|yCounter [9]) # ((\VGA|controller|yCounter [4]) # (!\VGA|controller|yCounter [2]))) # (!\VGA|controller|yCounter [3])

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [9]),
	.datac(\VGA|controller|yCounter [2]),
	.datad(\VGA|controller|yCounter [4]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 16'hFFDF;
defparam \VGA|controller|VGA_VS1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N0
cycloneive_lcell_comb \VGA|controller|VGA_VS1~2 (
// Equation(s):
// \VGA|controller|VGA_VS1~2_combout  = ((\VGA|controller|VGA_VS1~0_combout ) # (\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter [0]))) # (!\VGA|controller|VGA_VS1~1_combout )

	.dataa(\VGA|controller|yCounter [1]),
	.datab(\VGA|controller|yCounter [0]),
	.datac(\VGA|controller|VGA_VS1~1_combout ),
	.datad(\VGA|controller|VGA_VS1~0_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_VS1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~2 .lut_mask = 16'hFF9F;
defparam \VGA|controller|VGA_VS1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y59_N1
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X54_Y73_N4
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_VS1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N0
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = (!\VGA|controller|yCounter [9] & (((!\VGA|controller|xCounter [7] & !\VGA|controller|xCounter [8])) # (!\VGA|controller|xCounter [9])))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|xCounter [9]),
	.datac(\VGA|controller|xCounter [8]),
	.datad(\VGA|controller|yCounter [9]),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 16'h0037;
defparam \VGA|controller|VGA_BLANK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N22
cycloneive_lcell_comb \VGA|controller|VGA_BLANK1~1 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~1_combout  = (\VGA|controller|VGA_BLANK1~0_combout  & !\VGA|controller|VGA_VS1~1_combout )

	.dataa(gnd),
	.datab(\VGA|controller|VGA_BLANK1~0_combout ),
	.datac(gnd),
	.datad(\VGA|controller|VGA_VS1~1_combout ),
	.cin(gnd),
	.combout(\VGA|controller|VGA_BLANK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~1 .lut_mask = 16'h00CC;
defparam \VGA|controller|VGA_BLANK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y59_N23
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X31_Y73_N11
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|VGA_BLANK1~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N12
cycloneive_lcell_comb \out_y1[1]~6 (
// Equation(s):
// \out_y1[1]~6_combout  = (out_y1[1] & (out_y1[0] $ (VCC))) # (!out_y1[1] & (out_y1[0] & VCC))
// \out_y1[1]~7  = CARRY((out_y1[1] & out_y1[0]))

	.dataa(out_y1[1]),
	.datab(out_y1[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\out_y1[1]~6_combout ),
	.cout(\out_y1[1]~7 ));
// synopsys translate_off
defparam \out_y1[1]~6 .lut_mask = 16'h6688;
defparam \out_y1[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N14
cycloneive_lcell_comb \out_y1[2]~8 (
// Equation(s):
// \out_y1[2]~8_combout  = (out_y1[2] & (!\out_y1[1]~7 )) # (!out_y1[2] & ((\out_y1[1]~7 ) # (GND)))
// \out_y1[2]~9  = CARRY((!\out_y1[1]~7 ) # (!out_y1[2]))

	.dataa(gnd),
	.datab(out_y1[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_y1[1]~7 ),
	.combout(\out_y1[2]~8_combout ),
	.cout(\out_y1[2]~9 ));
// synopsys translate_off
defparam \out_y1[2]~8 .lut_mask = 16'h3C3F;
defparam \out_y1[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y59_N15
dffeas \out_y1[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y1[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y1[2] .is_wysiwyg = "true";
defparam \out_y1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N16
cycloneive_lcell_comb \out_y1[3]~10 (
// Equation(s):
// \out_y1[3]~10_combout  = (out_y1[3] & (\out_y1[2]~9  $ (GND))) # (!out_y1[3] & (!\out_y1[2]~9  & VCC))
// \out_y1[3]~11  = CARRY((out_y1[3] & !\out_y1[2]~9 ))

	.dataa(gnd),
	.datab(out_y1[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_y1[2]~9 ),
	.combout(\out_y1[3]~10_combout ),
	.cout(\out_y1[3]~11 ));
// synopsys translate_off
defparam \out_y1[3]~10 .lut_mask = 16'hC30C;
defparam \out_y1[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y59_N17
dffeas \out_y1[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y1[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y1[3] .is_wysiwyg = "true";
defparam \out_y1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N18
cycloneive_lcell_comb \out_y1[4]~12 (
// Equation(s):
// \out_y1[4]~12_combout  = (out_y1[4] & (!\out_y1[3]~11 )) # (!out_y1[4] & ((\out_y1[3]~11 ) # (GND)))
// \out_y1[4]~13  = CARRY((!\out_y1[3]~11 ) # (!out_y1[4]))

	.dataa(gnd),
	.datab(out_y1[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_y1[3]~11 ),
	.combout(\out_y1[4]~12_combout ),
	.cout(\out_y1[4]~13 ));
// synopsys translate_off
defparam \out_y1[4]~12 .lut_mask = 16'h3C3F;
defparam \out_y1[4]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y59_N19
dffeas \out_y1[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y1[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y1[4] .is_wysiwyg = "true";
defparam \out_y1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N20
cycloneive_lcell_comb \out_y1[5]~14 (
// Equation(s):
// \out_y1[5]~14_combout  = (out_y1[5] & (\out_y1[4]~13  $ (GND))) # (!out_y1[5] & (!\out_y1[4]~13  & VCC))
// \out_y1[5]~15  = CARRY((out_y1[5] & !\out_y1[4]~13 ))

	.dataa(gnd),
	.datab(out_y1[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_y1[4]~13 ),
	.combout(\out_y1[5]~14_combout ),
	.cout(\out_y1[5]~15 ));
// synopsys translate_off
defparam \out_y1[5]~14 .lut_mask = 16'hC30C;
defparam \out_y1[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y59_N21
dffeas \out_y1[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y1[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y1[5] .is_wysiwyg = "true";
defparam \out_y1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N22
cycloneive_lcell_comb \out_y1[6]~16 (
// Equation(s):
// \out_y1[6]~16_combout  = out_y1[6] $ (\out_y1[5]~15 )

	.dataa(out_y1[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\out_y1[5]~15 ),
	.combout(\out_y1[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \out_y1[6]~16 .lut_mask = 16'h5A5A;
defparam \out_y1[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y59_N23
dffeas \out_y1[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y1[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y1[6] .is_wysiwyg = "true";
defparam \out_y1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N0
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (((!out_y1[4]) # (!out_y1[6])) # (!\LessThan0~0_combout )) # (!out_y1[5])

	.dataa(out_y1[5]),
	.datab(\LessThan0~0_combout ),
	.datac(out_y1[6]),
	.datad(out_y1[4]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h7FFF;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y58_N0
cycloneive_lcell_comb \out_y1[0]~18 (
// Equation(s):
// \out_y1[0]~18_combout  = \LessThan0~2_combout  $ (out_y1[0])

	.dataa(\LessThan0~2_combout ),
	.datab(gnd),
	.datac(out_y1[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\out_y1[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \out_y1[0]~18 .lut_mask = 16'h5A5A;
defparam \out_y1[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y58_N1
dffeas \out_y1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y1[0]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y1[0] .is_wysiwyg = "true";
defparam \out_y1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y59_N13
dffeas \out_y1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y1[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y1[1] .is_wysiwyg = "true";
defparam \out_y1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N24
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (out_y1[3] & ((out_y1[1]) # ((out_y1[2]) # (out_y1[0]))))

	.dataa(out_y1[1]),
	.datab(out_y1[3]),
	.datac(out_y1[2]),
	.datad(out_y1[0]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hCCC8;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N2
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\LessThan0~0_combout  & out_y1[4])

	.dataa(gnd),
	.datab(\LessThan0~0_combout ),
	.datac(gnd),
	.datad(out_y1[4]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hCC00;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N8
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ((!out_y2[2] & (!out_y2[0] & !out_y2[1]))) # (!out_y2[3])

	.dataa(out_y2[2]),
	.datab(out_y2[0]),
	.datac(out_y2[3]),
	.datad(out_y2[1]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h0F1F;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N6
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (((\LessThan1~0_combout ) # (!out_y2[6])) # (!out_y2[5])) # (!out_y2[4])

	.dataa(out_y2[4]),
	.datab(out_y2[5]),
	.datac(\LessThan1~0_combout ),
	.datad(out_y2[6]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'hF7FF;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N30
cycloneive_lcell_comb \out_y2[0]~19 (
// Equation(s):
// \out_y2[0]~19_combout  = out_y2[0] $ (((\LessThan1~1_combout  & !\LessThan0~2_combout )))

	.dataa(gnd),
	.datab(\LessThan1~1_combout ),
	.datac(out_y2[0]),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\out_y2[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \out_y2[0]~19 .lut_mask = 16'hF03C;
defparam \out_y2[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y59_N31
dffeas \out_y2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y2[0]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y2[0] .is_wysiwyg = "true";
defparam \out_y2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N10
cycloneive_lcell_comb \out_y2[1]~7 (
// Equation(s):
// \out_y2[1]~7_combout  = (out_y2[1] & (out_y2[0] $ (VCC))) # (!out_y2[1] & (out_y2[0] & VCC))
// \out_y2[1]~8  = CARRY((out_y2[1] & out_y2[0]))

	.dataa(out_y2[1]),
	.datab(out_y2[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\out_y2[1]~7_combout ),
	.cout(\out_y2[1]~8 ));
// synopsys translate_off
defparam \out_y2[1]~7 .lut_mask = 16'h6688;
defparam \out_y2[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N6
cycloneive_lcell_comb \out_y2[6]~6 (
// Equation(s):
// \out_y2[6]~6_combout  = (!\LessThan0~2_combout  & \LessThan1~1_combout )

	.dataa(gnd),
	.datab(\LessThan0~2_combout ),
	.datac(gnd),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\out_y2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \out_y2[6]~6 .lut_mask = 16'h3300;
defparam \out_y2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y59_N11
dffeas \out_y2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y2[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_y2[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y2[1] .is_wysiwyg = "true";
defparam \out_y2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N12
cycloneive_lcell_comb \out_y2[2]~9 (
// Equation(s):
// \out_y2[2]~9_combout  = (out_y2[2] & (!\out_y2[1]~8 )) # (!out_y2[2] & ((\out_y2[1]~8 ) # (GND)))
// \out_y2[2]~10  = CARRY((!\out_y2[1]~8 ) # (!out_y2[2]))

	.dataa(out_y2[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_y2[1]~8 ),
	.combout(\out_y2[2]~9_combout ),
	.cout(\out_y2[2]~10 ));
// synopsys translate_off
defparam \out_y2[2]~9 .lut_mask = 16'h5A5F;
defparam \out_y2[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y59_N13
dffeas \out_y2[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y2[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_y2[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y2[2] .is_wysiwyg = "true";
defparam \out_y2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N14
cycloneive_lcell_comb \out_y2[3]~11 (
// Equation(s):
// \out_y2[3]~11_combout  = (out_y2[3] & (\out_y2[2]~10  $ (GND))) # (!out_y2[3] & (!\out_y2[2]~10  & VCC))
// \out_y2[3]~12  = CARRY((out_y2[3] & !\out_y2[2]~10 ))

	.dataa(gnd),
	.datab(out_y2[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_y2[2]~10 ),
	.combout(\out_y2[3]~11_combout ),
	.cout(\out_y2[3]~12 ));
// synopsys translate_off
defparam \out_y2[3]~11 .lut_mask = 16'hC30C;
defparam \out_y2[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y59_N15
dffeas \out_y2[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y2[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_y2[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y2[3] .is_wysiwyg = "true";
defparam \out_y2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N16
cycloneive_lcell_comb \out_y2[4]~13 (
// Equation(s):
// \out_y2[4]~13_combout  = (out_y2[4] & (!\out_y2[3]~12 )) # (!out_y2[4] & ((\out_y2[3]~12 ) # (GND)))
// \out_y2[4]~14  = CARRY((!\out_y2[3]~12 ) # (!out_y2[4]))

	.dataa(gnd),
	.datab(out_y2[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_y2[3]~12 ),
	.combout(\out_y2[4]~13_combout ),
	.cout(\out_y2[4]~14 ));
// synopsys translate_off
defparam \out_y2[4]~13 .lut_mask = 16'h3C3F;
defparam \out_y2[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y59_N17
dffeas \out_y2[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y2[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_y2[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y2[4] .is_wysiwyg = "true";
defparam \out_y2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N18
cycloneive_lcell_comb \out_y2[5]~15 (
// Equation(s):
// \out_y2[5]~15_combout  = (out_y2[5] & (\out_y2[4]~14  $ (GND))) # (!out_y2[5] & (!\out_y2[4]~14  & VCC))
// \out_y2[5]~16  = CARRY((out_y2[5] & !\out_y2[4]~14 ))

	.dataa(gnd),
	.datab(out_y2[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\out_y2[4]~14 ),
	.combout(\out_y2[5]~15_combout ),
	.cout(\out_y2[5]~16 ));
// synopsys translate_off
defparam \out_y2[5]~15 .lut_mask = 16'hC30C;
defparam \out_y2[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y59_N19
dffeas \out_y2[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y2[5]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_y2[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y2[5] .is_wysiwyg = "true";
defparam \out_y2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N20
cycloneive_lcell_comb \out_y2[6]~17 (
// Equation(s):
// \out_y2[6]~17_combout  = \out_y2[5]~16  $ (out_y2[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(out_y2[6]),
	.cin(\out_y2[5]~16 ),
	.combout(\out_y2[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \out_y2[6]~17 .lut_mask = 16'h0FF0;
defparam \out_y2[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y59_N21
dffeas \out_y2[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\out_y2[6]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_y2[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_y2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \out_y2[6] .is_wysiwyg = "true";
defparam \out_y2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N0
cycloneive_lcell_comb \y~0 (
// Equation(s):
// \y~0_combout  = (out_y1[6] & (((out_y2[6]) # (!out_y1[5])) # (!\LessThan0~1_combout )))

	.dataa(\LessThan0~1_combout ),
	.datab(out_y1[5]),
	.datac(out_y2[6]),
	.datad(out_y1[6]),
	.cin(gnd),
	.combout(\y~0_combout ),
	.cout());
// synopsys translate_off
defparam \y~0 .lut_mask = 16'hF700;
defparam \y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y58_N2
cycloneive_lcell_comb \plotPlayer~0 (
// Equation(s):
// \plotPlayer~0_combout  = (\plotPlayer~q ) # ((!\LessThan0~2_combout  & !\LessThan1~1_combout ))

	.dataa(\LessThan0~2_combout ),
	.datab(gnd),
	.datac(\plotPlayer~q ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\plotPlayer~0_combout ),
	.cout());
// synopsys translate_off
defparam \plotPlayer~0 .lut_mask = 16'hF0F5;
defparam \plotPlayer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y58_N3
dffeas plotPlayer(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\plotPlayer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plotPlayer~q ),
	.prn(vcc));
// synopsys translate_off
defparam plotPlayer.is_wysiwyg = "true";
defparam plotPlayer.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N26
cycloneive_lcell_comb \x[4]~1 (
// Equation(s):
// \x[4]~1_combout  = (out_y2[4] & (\plotPlayer~q  & out_y2[6]))

	.dataa(gnd),
	.datab(out_y2[4]),
	.datac(\plotPlayer~q ),
	.datad(out_y2[6]),
	.cin(gnd),
	.combout(\x[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \x[4]~1 .lut_mask = 16'hC000;
defparam \x[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N8
cycloneive_lcell_comb \x[4]~0 (
// Equation(s):
// \x[4]~0_combout  = (out_y2[5] & (out_y1[5] & (out_y1[6] & out_y1[4])))

	.dataa(out_y2[5]),
	.datab(out_y1[5]),
	.datac(out_y1[6]),
	.datad(out_y1[4]),
	.cin(gnd),
	.combout(\x[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \x[4]~0 .lut_mask = 16'h8000;
defparam \x[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N28
cycloneive_lcell_comb \x[4]~2 (
// Equation(s):
// \x[4]~2_combout  = (((\LessThan1~0_combout ) # (!\x[4]~0_combout )) # (!\LessThan0~0_combout )) # (!\x[4]~1_combout )

	.dataa(\x[4]~1_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\LessThan1~0_combout ),
	.datad(\x[4]~0_combout ),
	.cin(gnd),
	.combout(\x[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \x[4]~2 .lut_mask = 16'hF7FF;
defparam \x[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y59_N1
dffeas \y[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \y[6] .is_wysiwyg = "true";
defparam \y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N2
cycloneive_lcell_comb \y~1 (
// Equation(s):
// \y~1_combout  = (out_y1[5] & ((out_y2[5]) # ((!\LessThan0~1_combout ) # (!out_y1[6]))))

	.dataa(out_y2[5]),
	.datab(out_y1[6]),
	.datac(\LessThan0~1_combout ),
	.datad(out_y1[5]),
	.cin(gnd),
	.combout(\y~1_combout ),
	.cout());
// synopsys translate_off
defparam \y~1 .lut_mask = 16'hBF00;
defparam \y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y59_N3
dffeas \y[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \y[5] .is_wysiwyg = "true";
defparam \y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N4
cycloneive_lcell_comb \y~2 (
// Equation(s):
// \y~2_combout  = (\LessThan0~2_combout  & (out_y1[4])) # (!\LessThan0~2_combout  & (((\LessThan1~1_combout  & out_y2[4]))))

	.dataa(\LessThan0~2_combout ),
	.datab(out_y1[4]),
	.datac(\LessThan1~1_combout ),
	.datad(out_y2[4]),
	.cin(gnd),
	.combout(\y~2_combout ),
	.cout());
// synopsys translate_off
defparam \y~2 .lut_mask = 16'hD888;
defparam \y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y59_N5
dffeas \y[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \y[4] .is_wysiwyg = "true";
defparam \y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N6
cycloneive_lcell_comb \y~3 (
// Equation(s):
// \y~3_combout  = (\LessThan0~2_combout  & (out_y1[3])) # (!\LessThan0~2_combout  & (((\LessThan1~1_combout  & out_y2[3]))))

	.dataa(out_y1[3]),
	.datab(\LessThan1~1_combout ),
	.datac(out_y2[3]),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\y~3_combout ),
	.cout());
// synopsys translate_off
defparam \y~3 .lut_mask = 16'hAAC0;
defparam \y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y59_N7
dffeas \y[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \y[3] .is_wysiwyg = "true";
defparam \y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N24
cycloneive_lcell_comb \y~4 (
// Equation(s):
// \y~4_combout  = (\LessThan0~2_combout  & (out_y1[2])) # (!\LessThan0~2_combout  & (((out_y2[2]) # (!\LessThan1~1_combout ))))

	.dataa(out_y1[2]),
	.datab(\LessThan1~1_combout ),
	.datac(out_y2[2]),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\y~4_combout ),
	.cout());
// synopsys translate_off
defparam \y~4 .lut_mask = 16'hAAF3;
defparam \y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y59_N25
dffeas \y[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \y[2] .is_wysiwyg = "true";
defparam \y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N26
cycloneive_lcell_comb \y~5 (
// Equation(s):
// \y~5_combout  = (\LessThan0~2_combout  & (out_y1[1])) # (!\LessThan0~2_combout  & (((\LessThan1~1_combout  & out_y2[1]))))

	.dataa(out_y1[1]),
	.datab(\LessThan1~1_combout ),
	.datac(out_y2[1]),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\y~5_combout ),
	.cout());
// synopsys translate_off
defparam \y~5 .lut_mask = 16'hAAC0;
defparam \y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y59_N27
dffeas \y[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \y[1] .is_wysiwyg = "true";
defparam \y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N28
cycloneive_lcell_comb \y~6 (
// Equation(s):
// \y~6_combout  = (\LessThan0~2_combout  & (((out_y1[0])))) # (!\LessThan0~2_combout  & (out_y2[0] & ((\LessThan1~1_combout ))))

	.dataa(out_y2[0]),
	.datab(out_y1[0]),
	.datac(\LessThan1~1_combout ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\y~6_combout ),
	.cout());
// synopsys translate_off
defparam \y~6 .lut_mask = 16'hCCA0;
defparam \y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y59_N29
dffeas \y[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \y[0] .is_wysiwyg = "true";
defparam \y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N8
cycloneive_lcell_comb \VGA|user_input_translator|Add0~0 (
// Equation(s):
// \VGA|user_input_translator|Add0~0_combout  = (y[2] & (y[0] $ (VCC))) # (!y[2] & (y[0] & VCC))
// \VGA|user_input_translator|Add0~1  = CARRY((y[2] & y[0]))

	.dataa(y[2]),
	.datab(y[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|Add0~0_combout ),
	.cout(\VGA|user_input_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N10
cycloneive_lcell_comb \VGA|user_input_translator|Add0~2 (
// Equation(s):
// \VGA|user_input_translator|Add0~2_combout  = (y[1] & ((y[3] & (\VGA|user_input_translator|Add0~1  & VCC)) # (!y[3] & (!\VGA|user_input_translator|Add0~1 )))) # (!y[1] & ((y[3] & (!\VGA|user_input_translator|Add0~1 )) # (!y[3] & 
// ((\VGA|user_input_translator|Add0~1 ) # (GND)))))
// \VGA|user_input_translator|Add0~3  = CARRY((y[1] & (!y[3] & !\VGA|user_input_translator|Add0~1 )) # (!y[1] & ((!\VGA|user_input_translator|Add0~1 ) # (!y[3]))))

	.dataa(y[1]),
	.datab(y[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~1 ),
	.combout(\VGA|user_input_translator|Add0~2_combout ),
	.cout(\VGA|user_input_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N12
cycloneive_lcell_comb \VGA|user_input_translator|Add0~4 (
// Equation(s):
// \VGA|user_input_translator|Add0~4_combout  = ((y[2] $ (y[4] $ (!\VGA|user_input_translator|Add0~3 )))) # (GND)
// \VGA|user_input_translator|Add0~5  = CARRY((y[2] & ((y[4]) # (!\VGA|user_input_translator|Add0~3 ))) # (!y[2] & (y[4] & !\VGA|user_input_translator|Add0~3 )))

	.dataa(y[2]),
	.datab(y[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~3 ),
	.combout(\VGA|user_input_translator|Add0~4_combout ),
	.cout(\VGA|user_input_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N14
cycloneive_lcell_comb \VGA|user_input_translator|Add0~6 (
// Equation(s):
// \VGA|user_input_translator|Add0~6_combout  = (y[3] & ((y[5] & (\VGA|user_input_translator|Add0~5  & VCC)) # (!y[5] & (!\VGA|user_input_translator|Add0~5 )))) # (!y[3] & ((y[5] & (!\VGA|user_input_translator|Add0~5 )) # (!y[5] & 
// ((\VGA|user_input_translator|Add0~5 ) # (GND)))))
// \VGA|user_input_translator|Add0~7  = CARRY((y[3] & (!y[5] & !\VGA|user_input_translator|Add0~5 )) # (!y[3] & ((!\VGA|user_input_translator|Add0~5 ) # (!y[5]))))

	.dataa(y[3]),
	.datab(y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~5 ),
	.combout(\VGA|user_input_translator|Add0~6_combout ),
	.cout(\VGA|user_input_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N16
cycloneive_lcell_comb \VGA|user_input_translator|Add0~8 (
// Equation(s):
// \VGA|user_input_translator|Add0~8_combout  = ((y[4] $ (y[6] $ (!\VGA|user_input_translator|Add0~7 )))) # (GND)
// \VGA|user_input_translator|Add0~9  = CARRY((y[4] & ((y[6]) # (!\VGA|user_input_translator|Add0~7 ))) # (!y[4] & (y[6] & !\VGA|user_input_translator|Add0~7 )))

	.dataa(y[4]),
	.datab(y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~7 ),
	.combout(\VGA|user_input_translator|Add0~8_combout ),
	.cout(\VGA|user_input_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N18
cycloneive_lcell_comb \VGA|user_input_translator|Add0~10 (
// Equation(s):
// \VGA|user_input_translator|Add0~10_combout  = (y[5] & (!\VGA|user_input_translator|Add0~9 )) # (!y[5] & ((\VGA|user_input_translator|Add0~9 ) # (GND)))
// \VGA|user_input_translator|Add0~11  = CARRY((!\VGA|user_input_translator|Add0~9 ) # (!y[5]))

	.dataa(gnd),
	.datab(y[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~9 ),
	.combout(\VGA|user_input_translator|Add0~10_combout ),
	.cout(\VGA|user_input_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA|user_input_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N20
cycloneive_lcell_comb \VGA|user_input_translator|Add0~12 (
// Equation(s):
// \VGA|user_input_translator|Add0~12_combout  = (y[6] & (\VGA|user_input_translator|Add0~11  $ (GND))) # (!y[6] & (!\VGA|user_input_translator|Add0~11  & VCC))
// \VGA|user_input_translator|Add0~13  = CARRY((y[6] & !\VGA|user_input_translator|Add0~11 ))

	.dataa(gnd),
	.datab(y[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|Add0~11 ),
	.combout(\VGA|user_input_translator|Add0~12_combout ),
	.cout(\VGA|user_input_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~12 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y59_N22
cycloneive_lcell_comb \VGA|user_input_translator|Add0~14 (
// Equation(s):
// \VGA|user_input_translator|Add0~14_combout  = \VGA|user_input_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|user_input_translator|Add0~13 ),
	.combout(\VGA|user_input_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|user_input_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N2
cycloneive_lcell_comb \middleMove~0 (
// Equation(s):
// \middleMove~0_combout  = (!\x[4]~2_combout  & (!\createCar~q  & (!\blackOut~q  & \always1~0_combout )))

	.dataa(\x[4]~2_combout ),
	.datab(\createCar~q ),
	.datac(\blackOut~q ),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\middleMove~0_combout ),
	.cout());
// synopsys translate_off
defparam \middleMove~0 .lut_mask = 16'h0100;
defparam \middleMove~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N24
cycloneive_lcell_comb \leftMove~2 (
// Equation(s):
// \leftMove~2_combout  = (\middleMove~0_combout  & (!\KEY[3]~input_o  & !\leftMove~q )) # (!\middleMove~0_combout  & ((\leftMove~q )))

	.dataa(\KEY[3]~input_o ),
	.datab(\middleMove~0_combout ),
	.datac(\leftMove~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\leftMove~2_combout ),
	.cout());
// synopsys translate_off
defparam \leftMove~2 .lut_mask = 16'h3434;
defparam \leftMove~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y58_N25
dffeas leftMove(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\leftMove~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leftMove~q ),
	.prn(vcc));
// synopsys translate_off
defparam leftMove.is_wysiwyg = "true";
defparam leftMove.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N10
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (\leftMove~q ) # (!\KEY[3]~input_o )

	.dataa(gnd),
	.datab(\leftMove~q ),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'hCFCF;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N18
cycloneive_lcell_comb \middleMove~1 (
// Equation(s):
// \middleMove~1_combout  = (\always1~1_combout  & (((\middleMove~q )))) # (!\always1~1_combout  & ((\middleMove~0_combout  & (!\middleMove~q  & !\KEY[2]~input_o )) # (!\middleMove~0_combout  & (\middleMove~q ))))

	.dataa(\always1~1_combout ),
	.datab(\middleMove~0_combout ),
	.datac(\middleMove~q ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\middleMove~1_combout ),
	.cout());
// synopsys translate_off
defparam \middleMove~1 .lut_mask = 16'hB0B4;
defparam \middleMove~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y58_N19
dffeas middleMove(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\middleMove~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\middleMove~q ),
	.prn(vcc));
// synopsys translate_off
defparam middleMove.is_wysiwyg = "true";
defparam middleMove.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N20
cycloneive_lcell_comb \x~4 (
// Equation(s):
// \x~4_combout  = (\middleMove~q  & \KEY[3]~input_o )

	.dataa(gnd),
	.datab(\middleMove~q ),
	.datac(\KEY[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x~4_combout ),
	.cout());
// synopsys translate_off
defparam \x~4 .lut_mask = 16'hC0C0;
defparam \x~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N30
cycloneive_lcell_comb \x~5 (
// Equation(s):
// \x~5_combout  = (\rightMove~q ) # ((\KEY[1]~input_o  & ((\x~4_combout ) # (\leftMove~q ))))

	.dataa(\KEY[1]~input_o ),
	.datab(\x~4_combout ),
	.datac(\rightMove~q ),
	.datad(\leftMove~q ),
	.cin(gnd),
	.combout(\x~5_combout ),
	.cout());
// synopsys translate_off
defparam \x~5 .lut_mask = 16'hFAF8;
defparam \x~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N8
cycloneive_lcell_comb \createCar~1 (
// Equation(s):
// \createCar~1_combout  = (\blackOut~q  & ((\createCar~q ))) # (!\blackOut~q  & (\x~5_combout  & !\createCar~q ))

	.dataa(\x~5_combout ),
	.datab(\blackOut~q ),
	.datac(\createCar~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\createCar~1_combout ),
	.cout());
// synopsys translate_off
defparam \createCar~1 .lut_mask = 16'hC2C2;
defparam \createCar~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N6
cycloneive_lcell_comb \x[4]~9 (
// Equation(s):
// \x[4]~9_combout  = (!\LessThan0~2_combout  & !\LessThan1~1_combout )

	.dataa(gnd),
	.datab(\LessThan0~2_combout ),
	.datac(\LessThan1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\x[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \x[4]~9 .lut_mask = 16'h0303;
defparam \x[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y58_N9
dffeas createCar(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\createCar~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\plotPlayer~q ),
	.ena(\x[4]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\createCar~q ),
	.prn(vcc));
// synopsys translate_off
defparam createCar.is_wysiwyg = "true";
defparam createCar.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N16
cycloneive_lcell_comb \blackOut~2 (
// Equation(s):
// \blackOut~2_combout  = (!\leftMove~q  & (((!\middleMove~q  & !\KEY[2]~input_o )) # (!\KEY[3]~input_o )))

	.dataa(\middleMove~q ),
	.datab(\leftMove~q ),
	.datac(\KEY[3]~input_o ),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\blackOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \blackOut~2 .lut_mask = 16'h0313;
defparam \blackOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N12
cycloneive_lcell_comb \blackOut~4 (
// Equation(s):
// \blackOut~4_combout  = (!\rightMove~q  & ((\blackOut~2_combout ) # (!\KEY[1]~input_o )))

	.dataa(gnd),
	.datab(\blackOut~2_combout ),
	.datac(\rightMove~q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\blackOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \blackOut~4 .lut_mask = 16'h0C0F;
defparam \blackOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N14
cycloneive_lcell_comb \blackOut~3 (
// Equation(s):
// \blackOut~3_combout  = (\x[4]~2_combout  & (((\blackOut~q )))) # (!\x[4]~2_combout  & (!\createCar~q  & (!\blackOut~q  & \blackOut~4_combout )))

	.dataa(\x[4]~2_combout ),
	.datab(\createCar~q ),
	.datac(\blackOut~q ),
	.datad(\blackOut~4_combout ),
	.cin(gnd),
	.combout(\blackOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \blackOut~3 .lut_mask = 16'hA1A0;
defparam \blackOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y58_N15
dffeas blackOut(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\blackOut~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\blackOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam blackOut.is_wysiwyg = "true";
defparam blackOut.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N22
cycloneive_lcell_comb \createCar~0 (
// Equation(s):
// \createCar~0_combout  = (!\blackOut~q  & !\createCar~q )

	.dataa(gnd),
	.datab(\blackOut~q ),
	.datac(\createCar~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\createCar~0_combout ),
	.cout());
// synopsys translate_off
defparam \createCar~0 .lut_mask = 16'h0303;
defparam \createCar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N26
cycloneive_lcell_comb \rightMove~2 (
// Equation(s):
// \rightMove~2_combout  = (\createCar~0_combout  & ((\x[4]~2_combout  & (\rightMove~q )) # (!\x[4]~2_combout  & (!\rightMove~q  & !\KEY[1]~input_o )))) # (!\createCar~0_combout  & (((\rightMove~q ))))

	.dataa(\createCar~0_combout ),
	.datab(\x[4]~2_combout ),
	.datac(\rightMove~q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\rightMove~2_combout ),
	.cout());
// synopsys translate_off
defparam \rightMove~2 .lut_mask = 16'hD0D2;
defparam \rightMove~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y58_N27
dffeas rightMove(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\rightMove~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rightMove~q ),
	.prn(vcc));
// synopsys translate_off
defparam rightMove.is_wysiwyg = "true";
defparam rightMove.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N28
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (!\rightMove~q  & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rightMove~q ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0F00;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N24
cycloneive_lcell_comb \x~3 (
// Equation(s):
// \x~3_combout  = (\plotPlayer~q  & (!\LessThan1~1_combout  & (!\always1~0_combout  & !\LessThan0~2_combout )))

	.dataa(\plotPlayer~q ),
	.datab(\LessThan1~1_combout ),
	.datac(\always1~0_combout ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\x~3_combout ),
	.cout());
// synopsys translate_off
defparam \x~3 .lut_mask = 16'h0002;
defparam \x~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N0
cycloneive_lcell_comb \x[4]~6 (
// Equation(s):
// \x[4]~6_combout  = (\x[4]~2_combout ) # ((\x~5_combout  & (!\createCar~q  & !\blackOut~q )))

	.dataa(\x~5_combout ),
	.datab(\createCar~q ),
	.datac(\blackOut~q ),
	.datad(\x[4]~2_combout ),
	.cin(gnd),
	.combout(\x[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \x[4]~6 .lut_mask = 16'hFF02;
defparam \x[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y59_N25
dffeas \x[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x[7] .is_wysiwyg = "true";
defparam \x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N26
cycloneive_lcell_comb \x~7 (
// Equation(s):
// \x~7_combout  = (!\LessThan0~2_combout  & ((\LessThan1~1_combout ) # (!\plotPlayer~q )))

	.dataa(\plotPlayer~q ),
	.datab(\LessThan0~2_combout ),
	.datac(gnd),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\x~7_combout ),
	.cout());
// synopsys translate_off
defparam \x~7 .lut_mask = 16'h3311;
defparam \x~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N2
cycloneive_lcell_comb \x~8 (
// Equation(s):
// \x~8_combout  = (\x~7_combout ) # ((!\x[4]~2_combout  & (\always1~0_combout  & !\always1~1_combout )))

	.dataa(\x~7_combout ),
	.datab(\x[4]~2_combout ),
	.datac(\always1~0_combout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\x~8_combout ),
	.cout());
// synopsys translate_off
defparam \x~8 .lut_mask = 16'hAABA;
defparam \x~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y59_N3
dffeas \x[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\x~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x[6] .is_wysiwyg = "true";
defparam \x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N0
cycloneive_lcell_comb \x[5]~16 (
// Equation(s):
// \x[5]~16_combout  = !\x[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\x[4]~9_combout ),
	.cin(gnd),
	.combout(\x[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \x[5]~16 .lut_mask = 16'h00FF;
defparam \x[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y59_N1
dffeas \x[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\x[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x[5] .is_wysiwyg = "true";
defparam \x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N8
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|user_input_translator|mem_address[5]~0_combout  = (y[0] & (x[5] $ (VCC))) # (!y[0] & (x[5] & VCC))
// \VGA|user_input_translator|mem_address[5]~1  = CARRY((y[0] & x[5]))

	.dataa(y[0]),
	.datab(x[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|user_input_translator|mem_address[5]~0_combout ),
	.cout(\VGA|user_input_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|user_input_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N10
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|user_input_translator|mem_address[6]~2_combout  = (x[6] & ((y[1] & (\VGA|user_input_translator|mem_address[5]~1  & VCC)) # (!y[1] & (!\VGA|user_input_translator|mem_address[5]~1 )))) # (!x[6] & ((y[1] & (!\VGA|user_input_translator|mem_address[5]~1 
// )) # (!y[1] & ((\VGA|user_input_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|user_input_translator|mem_address[6]~3  = CARRY((x[6] & (!y[1] & !\VGA|user_input_translator|mem_address[5]~1 )) # (!x[6] & ((!\VGA|user_input_translator|mem_address[5]~1 ) # (!y[1]))))

	.dataa(x[6]),
	.datab(y[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[5]~1 ),
	.combout(\VGA|user_input_translator|mem_address[6]~2_combout ),
	.cout(\VGA|user_input_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|user_input_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N12
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|user_input_translator|mem_address[7]~4_combout  = ((\VGA|user_input_translator|Add0~0_combout  $ (x[7] $ (!\VGA|user_input_translator|mem_address[6]~3 )))) # (GND)
// \VGA|user_input_translator|mem_address[7]~5  = CARRY((\VGA|user_input_translator|Add0~0_combout  & ((x[7]) # (!\VGA|user_input_translator|mem_address[6]~3 ))) # (!\VGA|user_input_translator|Add0~0_combout  & (x[7] & 
// !\VGA|user_input_translator|mem_address[6]~3 )))

	.dataa(\VGA|user_input_translator|Add0~0_combout ),
	.datab(x[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[6]~3 ),
	.combout(\VGA|user_input_translator|mem_address[7]~4_combout ),
	.cout(\VGA|user_input_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|user_input_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N14
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|user_input_translator|mem_address[8]~6_combout  = (\VGA|user_input_translator|Add0~2_combout  & (!\VGA|user_input_translator|mem_address[7]~5 )) # (!\VGA|user_input_translator|Add0~2_combout  & ((\VGA|user_input_translator|mem_address[7]~5 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[8]~7  = CARRY((!\VGA|user_input_translator|mem_address[7]~5 ) # (!\VGA|user_input_translator|Add0~2_combout ))

	.dataa(\VGA|user_input_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[7]~5 ),
	.combout(\VGA|user_input_translator|mem_address[8]~6_combout ),
	.cout(\VGA|user_input_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N16
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|user_input_translator|mem_address[9]~8_combout  = (\VGA|user_input_translator|Add0~4_combout  & (\VGA|user_input_translator|mem_address[8]~7  $ (GND))) # (!\VGA|user_input_translator|Add0~4_combout  & (!\VGA|user_input_translator|mem_address[8]~7  & 
// VCC))
// \VGA|user_input_translator|mem_address[9]~9  = CARRY((\VGA|user_input_translator|Add0~4_combout  & !\VGA|user_input_translator|mem_address[8]~7 ))

	.dataa(\VGA|user_input_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[8]~7 ),
	.combout(\VGA|user_input_translator|mem_address[9]~8_combout ),
	.cout(\VGA|user_input_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N18
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|user_input_translator|mem_address[10]~10_combout  = (\VGA|user_input_translator|Add0~6_combout  & (!\VGA|user_input_translator|mem_address[9]~9 )) # (!\VGA|user_input_translator|Add0~6_combout  & ((\VGA|user_input_translator|mem_address[9]~9 ) # 
// (GND)))
// \VGA|user_input_translator|mem_address[10]~11  = CARRY((!\VGA|user_input_translator|mem_address[9]~9 ) # (!\VGA|user_input_translator|Add0~6_combout ))

	.dataa(\VGA|user_input_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[9]~9 ),
	.combout(\VGA|user_input_translator|mem_address[10]~10_combout ),
	.cout(\VGA|user_input_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N20
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|user_input_translator|mem_address[11]~12_combout  = (\VGA|user_input_translator|Add0~8_combout  & (\VGA|user_input_translator|mem_address[10]~11  $ (GND))) # (!\VGA|user_input_translator|Add0~8_combout  & 
// (!\VGA|user_input_translator|mem_address[10]~11  & VCC))
// \VGA|user_input_translator|mem_address[11]~13  = CARRY((\VGA|user_input_translator|Add0~8_combout  & !\VGA|user_input_translator|mem_address[10]~11 ))

	.dataa(\VGA|user_input_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[10]~11 ),
	.combout(\VGA|user_input_translator|mem_address[11]~12_combout ),
	.cout(\VGA|user_input_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|user_input_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N22
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|user_input_translator|mem_address[12]~14_combout  = (\VGA|user_input_translator|Add0~10_combout  & (!\VGA|user_input_translator|mem_address[11]~13 )) # (!\VGA|user_input_translator|Add0~10_combout  & ((\VGA|user_input_translator|mem_address[11]~13 ) 
// # (GND)))
// \VGA|user_input_translator|mem_address[12]~15  = CARRY((!\VGA|user_input_translator|mem_address[11]~13 ) # (!\VGA|user_input_translator|Add0~10_combout ))

	.dataa(\VGA|user_input_translator|Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[11]~13 ),
	.combout(\VGA|user_input_translator|mem_address[12]~14_combout ),
	.cout(\VGA|user_input_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[12]~14 .lut_mask = 16'h5A5F;
defparam \VGA|user_input_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N24
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|user_input_translator|mem_address[13]~16_combout  = (\VGA|user_input_translator|Add0~12_combout  & (\VGA|user_input_translator|mem_address[12]~15  $ (GND))) # (!\VGA|user_input_translator|Add0~12_combout  & 
// (!\VGA|user_input_translator|mem_address[12]~15  & VCC))
// \VGA|user_input_translator|mem_address[13]~17  = CARRY((\VGA|user_input_translator|Add0~12_combout  & !\VGA|user_input_translator|mem_address[12]~15 ))

	.dataa(gnd),
	.datab(\VGA|user_input_translator|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|user_input_translator|mem_address[12]~15 ),
	.combout(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cout(\VGA|user_input_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[13]~16 .lut_mask = 16'hC30C;
defparam \VGA|user_input_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N26
cycloneive_lcell_comb \VGA|user_input_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|user_input_translator|mem_address[14]~18_combout  = \VGA|user_input_translator|mem_address[13]~17  $ (\VGA|user_input_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|user_input_translator|Add0~14_combout ),
	.cin(\VGA|user_input_translator|mem_address[13]~17 ),
	.combout(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|user_input_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|user_input_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N4
cycloneive_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = (((!y[5]) # (!y[4])) # (!y[3])) # (!y[6])

	.dataa(y[6]),
	.datab(y[3]),
	.datac(y[4]),
	.datad(y[5]),
	.cin(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .lut_mask = 16'h7FFF;
defparam \VGA|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N22
cycloneive_lcell_comb \VGA|valid_160x120~0 (
// Equation(s):
// \VGA|valid_160x120~0_combout  = (\VGA|LessThan3~0_combout  & (((!x[5] & !x[6])) # (!x[7])))

	.dataa(\VGA|LessThan3~0_combout ),
	.datab(x[7]),
	.datac(x[5]),
	.datad(x[6]),
	.cin(gnd),
	.combout(\VGA|valid_160x120~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|valid_160x120~0 .lut_mask = 16'h222A;
defparam \VGA|valid_160x120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = (\VGA|user_input_translator|mem_address[14]~18_combout  & (\VGA|valid_160x120~0_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datab(gnd),
	.datac(\VGA|valid_160x120~0_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 16'h00A0;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~0 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~0_combout  = (\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|Add0~1  = CARRY((\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|yCounter [4]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|Add0~0_combout ),
	.cout(\VGA|controller|controller_translator|Add0~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~2 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~1  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~1 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~1 )) # (!\VGA|controller|yCounter [3] & ((!\VGA|controller|controller_translator|Add0~1 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~1 ),
	.combout(\VGA|controller|controller_translator|Add0~2_combout ),
	.cout(\VGA|controller|controller_translator|Add0~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~4 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~4_combout  = ((\VGA|controller|yCounter [6] $ (\VGA|controller|yCounter [4] $ (!\VGA|controller|controller_translator|Add0~3 )))) # (GND)
// \VGA|controller|controller_translator|Add0~5  = CARRY((\VGA|controller|yCounter [6] & ((\VGA|controller|yCounter [4]) # (!\VGA|controller|controller_translator|Add0~3 ))) # (!\VGA|controller|yCounter [6] & (\VGA|controller|yCounter [4] & 
// !\VGA|controller|controller_translator|Add0~3 )))

	.dataa(\VGA|controller|yCounter [6]),
	.datab(\VGA|controller|yCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~3 ),
	.combout(\VGA|controller|controller_translator|Add0~4_combout ),
	.cout(\VGA|controller|controller_translator|Add0~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N22
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~6 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~6_combout  = (\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (\VGA|controller|controller_translator|Add0~5  & VCC)) # (!\VGA|controller|yCounter [5] & 
// (!\VGA|controller|controller_translator|Add0~5 )))) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|yCounter [5] & (!\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [5] & ((\VGA|controller|controller_translator|Add0~5 ) # 
// (GND)))))
// \VGA|controller|controller_translator|Add0~7  = CARRY((\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [5] & !\VGA|controller|controller_translator|Add0~5 )) # (!\VGA|controller|yCounter [7] & ((!\VGA|controller|controller_translator|Add0~5 ) # 
// (!\VGA|controller|yCounter [5]))))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(\VGA|controller|yCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~5 ),
	.combout(\VGA|controller|controller_translator|Add0~6_combout ),
	.cout(\VGA|controller|controller_translator|Add0~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~6 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N24
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~8 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~8_combout  = ((\VGA|controller|yCounter [8] $ (\VGA|controller|yCounter [6] $ (!\VGA|controller|controller_translator|Add0~7 )))) # (GND)
// \VGA|controller|controller_translator|Add0~9  = CARRY((\VGA|controller|yCounter [8] & ((\VGA|controller|yCounter [6]) # (!\VGA|controller|controller_translator|Add0~7 ))) # (!\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [6] & 
// !\VGA|controller|controller_translator|Add0~7 )))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(\VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~7 ),
	.combout(\VGA|controller|controller_translator|Add0~8_combout ),
	.cout(\VGA|controller|controller_translator|Add0~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~8 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N26
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~10 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~10_combout  = (\VGA|controller|yCounter [7] & (!\VGA|controller|controller_translator|Add0~9 )) # (!\VGA|controller|yCounter [7] & ((\VGA|controller|controller_translator|Add0~9 ) # (GND)))
// \VGA|controller|controller_translator|Add0~11  = CARRY((!\VGA|controller|controller_translator|Add0~9 ) # (!\VGA|controller|yCounter [7]))

	.dataa(\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~9 ),
	.combout(\VGA|controller|controller_translator|Add0~10_combout ),
	.cout(\VGA|controller|controller_translator|Add0~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N28
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~12 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~12_combout  = (\VGA|controller|yCounter [8] & (\VGA|controller|controller_translator|Add0~11  $ (GND))) # (!\VGA|controller|yCounter [8] & (!\VGA|controller|controller_translator|Add0~11  & VCC))
// \VGA|controller|controller_translator|Add0~13  = CARRY((\VGA|controller|yCounter [8] & !\VGA|controller|controller_translator|Add0~11 ))

	.dataa(\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|Add0~11 ),
	.combout(\VGA|controller|controller_translator|Add0~12_combout ),
	.cout(\VGA|controller|controller_translator|Add0~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y59_N30
cycloneive_lcell_comb \VGA|controller|controller_translator|Add0~14 (
// Equation(s):
// \VGA|controller|controller_translator|Add0~14_combout  = \VGA|controller|controller_translator|Add0~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VGA|controller|controller_translator|Add0~13 ),
	.combout(\VGA|controller|controller_translator|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add0~14 .lut_mask = 16'hF0F0;
defparam \VGA|controller|controller_translator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N2
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[5]~0 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[5]~0_combout  = (\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] $ (VCC))) # (!\VGA|controller|xCounter [7] & (\VGA|controller|yCounter [2] & VCC))
// \VGA|controller|controller_translator|mem_address[5]~1  = CARRY((\VGA|controller|xCounter [7] & \VGA|controller|yCounter [2]))

	.dataa(\VGA|controller|xCounter [7]),
	.datab(\VGA|controller|yCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA|controller|controller_translator|mem_address[5]~0_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[5]~1 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[5]~0 .lut_mask = 16'h6688;
defparam \VGA|controller|controller_translator|mem_address[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N4
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[6]~2 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[6]~2_combout  = (\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (\VGA|controller|controller_translator|mem_address[5]~1  & VCC)) # (!\VGA|controller|xCounter [8] & 
// (!\VGA|controller|controller_translator|mem_address[5]~1 )))) # (!\VGA|controller|yCounter [3] & ((\VGA|controller|xCounter [8] & (!\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|xCounter [8] & 
// ((\VGA|controller|controller_translator|mem_address[5]~1 ) # (GND)))))
// \VGA|controller|controller_translator|mem_address[6]~3  = CARRY((\VGA|controller|yCounter [3] & (!\VGA|controller|xCounter [8] & !\VGA|controller|controller_translator|mem_address[5]~1 )) # (!\VGA|controller|yCounter [3] & 
// ((!\VGA|controller|controller_translator|mem_address[5]~1 ) # (!\VGA|controller|xCounter [8]))))

	.dataa(\VGA|controller|yCounter [3]),
	.datab(\VGA|controller|xCounter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[5]~1 ),
	.combout(\VGA|controller|controller_translator|mem_address[6]~2_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[6]~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[6]~2 .lut_mask = 16'h9617;
defparam \VGA|controller|controller_translator|mem_address[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N6
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[7]~4 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[7]~4_combout  = ((\VGA|controller|controller_translator|Add0~0_combout  $ (\VGA|controller|xCounter [9] $ (!\VGA|controller|controller_translator|mem_address[6]~3 )))) # (GND)
// \VGA|controller|controller_translator|mem_address[7]~5  = CARRY((\VGA|controller|controller_translator|Add0~0_combout  & ((\VGA|controller|xCounter [9]) # (!\VGA|controller|controller_translator|mem_address[6]~3 ))) # 
// (!\VGA|controller|controller_translator|Add0~0_combout  & (\VGA|controller|xCounter [9] & !\VGA|controller|controller_translator|mem_address[6]~3 )))

	.dataa(\VGA|controller|controller_translator|Add0~0_combout ),
	.datab(\VGA|controller|xCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[6]~3 ),
	.combout(\VGA|controller|controller_translator|mem_address[7]~4_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[7]~5 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[7]~4 .lut_mask = 16'h698E;
defparam \VGA|controller|controller_translator|mem_address[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N8
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[8]~6 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[8]~6_combout  = (\VGA|controller|controller_translator|Add0~2_combout  & (!\VGA|controller|controller_translator|mem_address[7]~5 )) # (!\VGA|controller|controller_translator|Add0~2_combout  & 
// ((\VGA|controller|controller_translator|mem_address[7]~5 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[8]~7  = CARRY((!\VGA|controller|controller_translator|mem_address[7]~5 ) # (!\VGA|controller|controller_translator|Add0~2_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[7]~5 ),
	.combout(\VGA|controller|controller_translator|mem_address[8]~6_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[8]~7 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[8]~6 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N10
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[9]~8 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[9]~8_combout  = (\VGA|controller|controller_translator|Add0~4_combout  & (\VGA|controller|controller_translator|mem_address[8]~7  $ (GND))) # (!\VGA|controller|controller_translator|Add0~4_combout  & 
// (!\VGA|controller|controller_translator|mem_address[8]~7  & VCC))
// \VGA|controller|controller_translator|mem_address[9]~9  = CARRY((\VGA|controller|controller_translator|Add0~4_combout  & !\VGA|controller|controller_translator|mem_address[8]~7 ))

	.dataa(\VGA|controller|controller_translator|Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[8]~7 ),
	.combout(\VGA|controller|controller_translator|mem_address[9]~8_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[9]~9 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[9]~8 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[9]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N12
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[10]~10 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[10]~10_combout  = (\VGA|controller|controller_translator|Add0~6_combout  & (!\VGA|controller|controller_translator|mem_address[9]~9 )) # (!\VGA|controller|controller_translator|Add0~6_combout  & 
// ((\VGA|controller|controller_translator|mem_address[9]~9 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[10]~11  = CARRY((!\VGA|controller|controller_translator|mem_address[9]~9 ) # (!\VGA|controller|controller_translator|Add0~6_combout ))

	.dataa(\VGA|controller|controller_translator|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[9]~9 ),
	.combout(\VGA|controller|controller_translator|mem_address[10]~10_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[10]~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[10]~10 .lut_mask = 16'h5A5F;
defparam \VGA|controller|controller_translator|mem_address[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N14
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[11]~12 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[11]~12_combout  = (\VGA|controller|controller_translator|Add0~8_combout  & (\VGA|controller|controller_translator|mem_address[10]~11  $ (GND))) # (!\VGA|controller|controller_translator|Add0~8_combout  & 
// (!\VGA|controller|controller_translator|mem_address[10]~11  & VCC))
// \VGA|controller|controller_translator|mem_address[11]~13  = CARRY((\VGA|controller|controller_translator|Add0~8_combout  & !\VGA|controller|controller_translator|mem_address[10]~11 ))

	.dataa(\VGA|controller|controller_translator|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[10]~11 ),
	.combout(\VGA|controller|controller_translator|mem_address[11]~12_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[11]~13 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[11]~12 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[11]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N16
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[12]~14 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[12]~14_combout  = (\VGA|controller|controller_translator|Add0~10_combout  & (!\VGA|controller|controller_translator|mem_address[11]~13 )) # (!\VGA|controller|controller_translator|Add0~10_combout  & 
// ((\VGA|controller|controller_translator|mem_address[11]~13 ) # (GND)))
// \VGA|controller|controller_translator|mem_address[12]~15  = CARRY((!\VGA|controller|controller_translator|mem_address[11]~13 ) # (!\VGA|controller|controller_translator|Add0~10_combout ))

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[11]~13 ),
	.combout(\VGA|controller|controller_translator|mem_address[12]~14_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[12]~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[12]~14 .lut_mask = 16'h3C3F;
defparam \VGA|controller|controller_translator|mem_address[12]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N18
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[13]~16 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[13]~16_combout  = (\VGA|controller|controller_translator|Add0~12_combout  & (\VGA|controller|controller_translator|mem_address[12]~15  $ (GND))) # (!\VGA|controller|controller_translator|Add0~12_combout  & 
// (!\VGA|controller|controller_translator|mem_address[12]~15  & VCC))
// \VGA|controller|controller_translator|mem_address[13]~17  = CARRY((\VGA|controller|controller_translator|Add0~12_combout  & !\VGA|controller|controller_translator|mem_address[12]~15 ))

	.dataa(\VGA|controller|controller_translator|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA|controller|controller_translator|mem_address[12]~15 ),
	.combout(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.cout(\VGA|controller|controller_translator|mem_address[13]~17 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[13]~16 .lut_mask = 16'hA50A;
defparam \VGA|controller|controller_translator|mem_address[13]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N20
cycloneive_lcell_comb \VGA|controller|controller_translator|mem_address[14]~18 (
// Equation(s):
// \VGA|controller|controller_translator|mem_address[14]~18_combout  = \VGA|controller|controller_translator|mem_address[13]~17  $ (\VGA|controller|controller_translator|Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|controller|controller_translator|Add0~14_combout ),
	.cin(\VGA|controller|controller_translator|mem_address[13]~17 ),
	.combout(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|mem_address[14]~18 .lut_mask = 16'h0FF0;
defparam \VGA|controller|controller_translator|mem_address[14]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y60_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = (\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 16'h0C0C;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N28
cycloneive_lcell_comb \colour[1]~2 (
// Equation(s):
// \colour[1]~2_combout  = !\x[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\x[4]~9_combout ),
	.cin(gnd),
	.combout(\colour[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \colour[1]~2 .lut_mask = 16'h00FF;
defparam \colour[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y58_N4
cycloneive_lcell_comb \colour[2]~1 (
// Equation(s):
// \colour[2]~1_combout  = (\x~5_combout ) # ((\createCar~q ) # ((\blackOut~q ) # (\x[4]~2_combout )))

	.dataa(\x~5_combout ),
	.datab(\createCar~q ),
	.datac(\blackOut~q ),
	.datad(\x[4]~2_combout ),
	.cin(gnd),
	.combout(\colour[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \colour[2]~1 .lut_mask = 16'hFFFE;
defparam \colour[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y59_N29
dffeas \colour[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\colour[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\colour[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[1]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[1] .is_wysiwyg = "true";
defparam \colour[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y59_N1
dffeas \x[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\LessThan0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x[0] .is_wysiwyg = "true";
defparam \x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N28
cycloneive_lcell_comb \x~10 (
// Equation(s):
// \x~10_combout  = (!\LessThan0~2_combout  & ((\LessThan1~1_combout ) # ((\plotPlayer~q  & !\always1~0_combout ))))

	.dataa(\plotPlayer~q ),
	.datab(\always1~0_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\x~10_combout ),
	.cout());
// synopsys translate_off
defparam \x~10 .lut_mask = 16'h0F02;
defparam \x~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N10
cycloneive_lcell_comb \x~11 (
// Equation(s):
// \x~11_combout  = (\x~10_combout ) # ((!\x[4]~2_combout  & (\always1~0_combout  & \always1~1_combout )))

	.dataa(\x[4]~2_combout ),
	.datab(\x~10_combout ),
	.datac(\always1~0_combout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\x~11_combout ),
	.cout());
// synopsys translate_off
defparam \x~11 .lut_mask = 16'hDCCC;
defparam \x~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y59_N11
dffeas \x[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\x~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x[1] .is_wysiwyg = "true";
defparam \x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N4
cycloneive_lcell_comb \x~12 (
// Equation(s):
// \x~12_combout  = (\LessThan0~2_combout ) # ((!\x[4]~2_combout  & (\always1~0_combout  & \always1~1_combout )))

	.dataa(\x[4]~2_combout ),
	.datab(\always1~0_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\x~12_combout ),
	.cout());
// synopsys translate_off
defparam \x~12 .lut_mask = 16'hF4F0;
defparam \x~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y59_N5
dffeas \x[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\x~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x[2] .is_wysiwyg = "true";
defparam \x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y59_N0
cycloneive_lcell_comb \x~13 (
// Equation(s):
// \x~13_combout  = (\out_y2[6]~6_combout ) # ((\always1~1_combout  & (\always1~0_combout  & !\x[4]~2_combout )))

	.dataa(\always1~1_combout ),
	.datab(\out_y2[6]~6_combout ),
	.datac(\always1~0_combout ),
	.datad(\x[4]~2_combout ),
	.cin(gnd),
	.combout(\x~13_combout ),
	.cout());
// synopsys translate_off
defparam \x~13 .lut_mask = 16'hCCEC;
defparam \x~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y59_N1
dffeas \x[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\x~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x[3] .is_wysiwyg = "true";
defparam \x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y59_N30
cycloneive_lcell_comb \x~14 (
// Equation(s):
// \x~14_combout  = (\LessThan0~2_combout ) # ((!\LessThan1~1_combout  & ((\always1~0_combout ) # (!\plotPlayer~q ))))

	.dataa(\plotPlayer~q ),
	.datab(\always1~0_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\x~14_combout ),
	.cout());
// synopsys translate_off
defparam \x~14 .lut_mask = 16'hF0FD;
defparam \x~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y59_N31
dffeas \x[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\x~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\x[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x[4] .is_wysiwyg = "true";
defparam \x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N4
cycloneive_lcell_comb \colour~0 (
// Equation(s):
// \colour~0_combout  = (\LessThan1~1_combout ) # ((\LessThan0~2_combout ) # ((\plotPlayer~q  & !\blackOut~q )))

	.dataa(\plotPlayer~q ),
	.datab(\LessThan1~1_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\blackOut~q ),
	.cin(gnd),
	.combout(\colour~0_combout ),
	.cout());
// synopsys translate_off
defparam \colour~0 .lut_mask = 16'hFCFE;
defparam \colour~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y59_N5
dffeas \colour[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\colour~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\colour[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[2]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[2] .is_wysiwyg = "true";
defparam \colour[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y59_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[2],colour[1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X36_Y59_N21
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y59_N13
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y59_N19
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N28
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout  = \VGA|VideoMemory|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y59_N29
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N30
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = (\VGA|valid_160x120~0_combout  & (!\VGA|user_input_translator|mem_address[14]~18_combout  & !\VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(gnd),
	.datab(\VGA|valid_160x120~0_combout ),
	.datac(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 16'h000C;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y60_N8
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = (!\VGA|controller|controller_translator|mem_address[14]~18_combout  & !\VGA|controller|controller_translator|mem_address[13]~16_combout )

	.dataa(gnd),
	.datab(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 16'h0303;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X27_Y59_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = (!\VGA|user_input_translator|mem_address[14]~18_combout  & (\VGA|valid_160x120~0_combout  & \VGA|user_input_translator|mem_address[13]~16_combout ))

	.dataa(\VGA|user_input_translator|mem_address[14]~18_combout ),
	.datab(\VGA|valid_160x120~0_combout ),
	.datac(gnd),
	.datad(\VGA|user_input_translator|mem_address[13]~16_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 16'h4400;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y59_N26
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = (\VGA|controller|controller_translator|mem_address[13]~16_combout  & !\VGA|controller|controller_translator|mem_address[14]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA|controller|controller_translator|mem_address[13]~16_combout ),
	.datad(\VGA|controller|controller_translator|mem_address[14]~18_combout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 16'h00F0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X33_Y59_N24
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 16'h5410;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y59_N18
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a8  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .lut_mask = 16'hEECC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X33_Y59_N12
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'h5410;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y59_N14
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~2_combout ),
	.datab(\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datac(gnd),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .lut_mask = 16'hEEAA;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y59_N3
dffeas \colour[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\colour[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[0]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[0] .is_wysiwyg = "true";
defparam \colour[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[12]~14_combout ,\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,
\VGA|user_input_translator|mem_address[8]~6_combout ,\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|mem_address[12]~14_combout ,\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,
\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,
\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X33_Y59_N0
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout  = (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .lut_mask = 16'h5410;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y58_N0
cycloneive_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(\VGA|mypll|altpll_component|_clk0~clkctrl_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,colour[0]}),
	.portaaddr({\VGA|user_input_translator|mem_address[11]~12_combout ,\VGA|user_input_translator|mem_address[10]~10_combout ,\VGA|user_input_translator|mem_address[9]~8_combout ,\VGA|user_input_translator|mem_address[8]~6_combout ,
\VGA|user_input_translator|mem_address[7]~4_combout ,\VGA|user_input_translator|mem_address[6]~2_combout ,\VGA|user_input_translator|mem_address[5]~0_combout ,x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|mem_address[11]~12_combout ,\VGA|controller|controller_translator|mem_address[10]~10_combout ,\VGA|controller|controller_translator|mem_address[9]~8_combout ,\VGA|controller|controller_translator|mem_address[8]~6_combout ,
\VGA|controller|controller_translator|mem_address[7]~4_combout ,\VGA|controller|controller_translator|mem_address[6]~2_combout ,\VGA|controller|controller_translator|mem_address[5]~0_combout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],
\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X33_Y59_N2
cycloneive_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout  = (\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ) # ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]))

	.dataa(gnd),
	.datab(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~4_combout ),
	.datac(\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .lut_mask = 16'hFCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N12
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = scoreCounter[0] $ (VCC)
// \Add0~1  = CARRY(scoreCounter[0])

	.dataa(gnd),
	.datab(scoreCounter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N8
cycloneive_lcell_comb \scoreCounter~4 (
// Equation(s):
// \scoreCounter~4_combout  = (\Add0~0_combout  & ((!\Equal0~5_combout ) # (!\Equal0~0_combout )))

	.dataa(\Add0~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\scoreCounter~4_combout ),
	.cout());
// synopsys translate_off
defparam \scoreCounter~4 .lut_mask = 16'h22AA;
defparam \scoreCounter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y21_N9
dffeas \scoreCounter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\scoreCounter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[0] .is_wysiwyg = "true";
defparam \scoreCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N14
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (scoreCounter[1] & (!\Add0~1 )) # (!scoreCounter[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!scoreCounter[1]))

	.dataa(gnd),
	.datab(scoreCounter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y21_N15
dffeas \scoreCounter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[1] .is_wysiwyg = "true";
defparam \scoreCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N16
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (scoreCounter[2] & (\Add0~3  $ (GND))) # (!scoreCounter[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((scoreCounter[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(scoreCounter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y21_N17
dffeas \scoreCounter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[2] .is_wysiwyg = "true";
defparam \scoreCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N18
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (scoreCounter[3] & (!\Add0~5 )) # (!scoreCounter[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!scoreCounter[3]))

	.dataa(gnd),
	.datab(scoreCounter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y21_N19
dffeas \scoreCounter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[3] .is_wysiwyg = "true";
defparam \scoreCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N20
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (scoreCounter[4] & (\Add0~7  $ (GND))) # (!scoreCounter[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((scoreCounter[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(scoreCounter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y21_N21
dffeas \scoreCounter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[4] .is_wysiwyg = "true";
defparam \scoreCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N22
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (scoreCounter[5] & (!\Add0~9 )) # (!scoreCounter[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!scoreCounter[5]))

	.dataa(scoreCounter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y21_N23
dffeas \scoreCounter[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[5] .is_wysiwyg = "true";
defparam \scoreCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N24
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (scoreCounter[6] & (\Add0~11  $ (GND))) # (!scoreCounter[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((scoreCounter[6] & !\Add0~11 ))

	.dataa(scoreCounter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N10
cycloneive_lcell_comb \scoreCounter~5 (
// Equation(s):
// \scoreCounter~5_combout  = (\Add0~12_combout  & ((!\Equal0~5_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Add0~12_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\scoreCounter~5_combout ),
	.cout());
// synopsys translate_off
defparam \scoreCounter~5 .lut_mask = 16'h0CCC;
defparam \scoreCounter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y21_N11
dffeas \scoreCounter[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\scoreCounter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[6] .is_wysiwyg = "true";
defparam \scoreCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N26
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (scoreCounter[7] & (!\Add0~13 )) # (!scoreCounter[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!scoreCounter[7]))

	.dataa(scoreCounter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h5A5F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y21_N27
dffeas \scoreCounter[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[7] .is_wysiwyg = "true";
defparam \scoreCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N28
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (scoreCounter[8] & (\Add0~15  $ (GND))) # (!scoreCounter[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((scoreCounter[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(scoreCounter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y21_N29
dffeas \scoreCounter[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[8] .is_wysiwyg = "true";
defparam \scoreCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N30
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (scoreCounter[9] & (!\Add0~17 )) # (!scoreCounter[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!scoreCounter[9]))

	.dataa(scoreCounter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N0
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (scoreCounter[10] & (\Add0~19  $ (GND))) # (!scoreCounter[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((scoreCounter[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(scoreCounter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y20_N1
dffeas \scoreCounter[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[10] .is_wysiwyg = "true";
defparam \scoreCounter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N2
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (scoreCounter[11] & (!\Add0~21 )) # (!scoreCounter[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!scoreCounter[11]))

	.dataa(gnd),
	.datab(scoreCounter[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h3C3F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y20_N3
dffeas \scoreCounter[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[11] .is_wysiwyg = "true";
defparam \scoreCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N4
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (scoreCounter[12] & (\Add0~23  $ (GND))) # (!scoreCounter[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((scoreCounter[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(scoreCounter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y20_N5
dffeas \scoreCounter[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[12] .is_wysiwyg = "true";
defparam \scoreCounter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N6
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (scoreCounter[13] & (!\Add0~25 )) # (!scoreCounter[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!scoreCounter[13]))

	.dataa(scoreCounter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y20_N7
dffeas \scoreCounter[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[13] .is_wysiwyg = "true";
defparam \scoreCounter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N8
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (scoreCounter[14] & (\Add0~27  $ (GND))) # (!scoreCounter[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((scoreCounter[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(scoreCounter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N28
cycloneive_lcell_comb \scoreCounter~7 (
// Equation(s):
// \scoreCounter~7_combout  = (\Add0~28_combout  & ((!\Equal0~5_combout ) # (!\Equal0~0_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\Add0~28_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\scoreCounter~7_combout ),
	.cout());
// synopsys translate_off
defparam \scoreCounter~7 .lut_mask = 16'h50F0;
defparam \scoreCounter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N29
dffeas \scoreCounter[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\scoreCounter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[14] .is_wysiwyg = "true";
defparam \scoreCounter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N10
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (scoreCounter[15] & (!\Add0~29 )) # (!scoreCounter[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!scoreCounter[15]))

	.dataa(scoreCounter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y20_N11
dffeas \scoreCounter[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[15] .is_wysiwyg = "true";
defparam \scoreCounter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N12
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (scoreCounter[16] & (\Add0~31  $ (GND))) # (!scoreCounter[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((scoreCounter[16] & !\Add0~31 ))

	.dataa(gnd),
	.datab(scoreCounter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N20
cycloneive_lcell_comb \scoreCounter~0 (
// Equation(s):
// \scoreCounter~0_combout  = (\Add0~32_combout  & ((!\Equal0~5_combout ) # (!\Equal0~0_combout )))

	.dataa(\Add0~32_combout ),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\scoreCounter~0_combout ),
	.cout());
// synopsys translate_off
defparam \scoreCounter~0 .lut_mask = 16'h0AAA;
defparam \scoreCounter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N21
dffeas \scoreCounter[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\scoreCounter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[16] .is_wysiwyg = "true";
defparam \scoreCounter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N14
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (scoreCounter[17] & (!\Add0~33 )) # (!scoreCounter[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!scoreCounter[17]))

	.dataa(scoreCounter[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h5A5F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N8
cycloneive_lcell_comb \scoreCounter~1 (
// Equation(s):
// \scoreCounter~1_combout  = (\Add0~34_combout  & ((!\Equal0~5_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Add0~34_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\scoreCounter~1_combout ),
	.cout());
// synopsys translate_off
defparam \scoreCounter~1 .lut_mask = 16'h30F0;
defparam \scoreCounter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y20_N9
dffeas \scoreCounter[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\scoreCounter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[17] .is_wysiwyg = "true";
defparam \scoreCounter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N16
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (scoreCounter[18] & (\Add0~35  $ (GND))) # (!scoreCounter[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((scoreCounter[18] & !\Add0~35 ))

	.dataa(scoreCounter[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hA50A;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N30
cycloneive_lcell_comb \scoreCounter~2 (
// Equation(s):
// \scoreCounter~2_combout  = (\Add0~36_combout  & ((!\Equal0~5_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Add0~36_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\scoreCounter~2_combout ),
	.cout());
// synopsys translate_off
defparam \scoreCounter~2 .lut_mask = 16'h0CCC;
defparam \scoreCounter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N31
dffeas \scoreCounter[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\scoreCounter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[18] .is_wysiwyg = "true";
defparam \scoreCounter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N18
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = \Add0~37  $ (scoreCounter[19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(scoreCounter[19]),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h0FF0;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N24
cycloneive_lcell_comb \scoreCounter~3 (
// Equation(s):
// \scoreCounter~3_combout  = (\Add0~38_combout  & ((!\Equal0~5_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Add0~38_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\scoreCounter~3_combout ),
	.cout());
// synopsys translate_off
defparam \scoreCounter~3 .lut_mask = 16'h0CCC;
defparam \scoreCounter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N25
dffeas \scoreCounter[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\scoreCounter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[19] .is_wysiwyg = "true";
defparam \scoreCounter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N26
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (scoreCounter[17] & (scoreCounter[19] & (scoreCounter[18] & scoreCounter[16])))

	.dataa(scoreCounter[17]),
	.datab(scoreCounter[19]),
	.datac(scoreCounter[18]),
	.datad(scoreCounter[16]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N6
cycloneive_lcell_comb \scoreCounter~6 (
// Equation(s):
// \scoreCounter~6_combout  = (\Add0~18_combout  & ((!\Equal0~5_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Add0~18_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\scoreCounter~6_combout ),
	.cout());
// synopsys translate_off
defparam \scoreCounter~6 .lut_mask = 16'h30F0;
defparam \scoreCounter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y21_N7
dffeas \scoreCounter[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\scoreCounter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(scoreCounter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \scoreCounter[9] .is_wysiwyg = "true";
defparam \scoreCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N0
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (scoreCounter[9] & (!scoreCounter[10] & (!scoreCounter[11] & !scoreCounter[8])))

	.dataa(scoreCounter[9]),
	.datab(scoreCounter[10]),
	.datac(scoreCounter[11]),
	.datad(scoreCounter[8]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0002;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N22
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!scoreCounter[15] & (scoreCounter[14] & (!scoreCounter[12] & !scoreCounter[13])))

	.dataa(scoreCounter[15]),
	.datab(scoreCounter[14]),
	.datac(scoreCounter[12]),
	.datad(scoreCounter[13]),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h0004;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N4
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!scoreCounter[7] & (!scoreCounter[4] & (!scoreCounter[5] & scoreCounter[6])))

	.dataa(scoreCounter[7]),
	.datab(scoreCounter[4]),
	.datac(scoreCounter[5]),
	.datad(scoreCounter[6]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0100;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N24
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!scoreCounter[1] & (!scoreCounter[3] & (!scoreCounter[2] & !scoreCounter[0])))

	.dataa(scoreCounter[1]),
	.datab(scoreCounter[3]),
	.datac(scoreCounter[2]),
	.datad(scoreCounter[0]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N2
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (\Equal0~3_combout  & (\Equal0~4_combout  & (\Equal0~2_combout  & \Equal0~1_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~4_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h8000;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N14
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (\Equal0~0_combout  & \Equal0~5_combout )

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'hC0C0;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N10
cycloneive_lcell_comb \score3[0]~1 (
// Equation(s):
// \score3[0]~1_combout  = (\Equal0~0_combout  & (\Equal0~5_combout  & ((\always0~5_combout ) # (!\always0~3_combout ))))

	.dataa(\always0~5_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~5_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\score3[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \score3[0]~1 .lut_mask = 16'h80C0;
defparam \score3[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N28
cycloneive_lcell_comb \score3[2]~3 (
// Equation(s):
// \score3[2]~3_combout  = score3[2] $ (((score3[1] & (score3[0] & \score3[0]~1_combout ))))

	.dataa(score3[1]),
	.datab(score3[0]),
	.datac(score3[2]),
	.datad(\score3[0]~1_combout ),
	.cin(gnd),
	.combout(\score3[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \score3[2]~3 .lut_mask = 16'h78F0;
defparam \score3[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y20_N29
dffeas \score3[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score3[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score3[2]),
	.prn(vcc));
// synopsys translate_off
defparam \score3[2] .is_wysiwyg = "true";
defparam \score3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N4
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = score3[3] $ (((score3[1] & (score3[2] & score3[0]))))

	.dataa(score3[1]),
	.datab(score3[2]),
	.datac(score3[3]),
	.datad(score3[0]),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h78F0;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N22
cycloneive_lcell_comb \score3[3]~4 (
// Equation(s):
// \score3[3]~4_combout  = (\score3[0]~1_combout  & (!\always0~5_combout  & (\Add3~0_combout ))) # (!\score3[0]~1_combout  & (((score3[3]))))

	.dataa(\always0~5_combout ),
	.datab(\Add3~0_combout ),
	.datac(score3[3]),
	.datad(\score3[0]~1_combout ),
	.cin(gnd),
	.combout(\score3[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \score3[3]~4 .lut_mask = 16'h44F0;
defparam \score3[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y20_N23
dffeas \score3[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score3[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score3[3]),
	.prn(vcc));
// synopsys translate_off
defparam \score3[3] .is_wysiwyg = "true";
defparam \score3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N6
cycloneive_lcell_comb \score3Add~0 (
// Equation(s):
// \score3Add~0_combout  = (score3[1]) # ((score3[2]) # ((!score3[0]) # (!score3[3])))

	.dataa(score3[1]),
	.datab(score3[2]),
	.datac(score3[3]),
	.datad(score3[0]),
	.cin(gnd),
	.combout(\score3Add~0_combout ),
	.cout());
// synopsys translate_off
defparam \score3Add~0 .lut_mask = 16'hEFFF;
defparam \score3Add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N2
cycloneive_lcell_comb \score3Add~1 (
// Equation(s):
// \score3Add~1_combout  = (\score3Add~q ) # ((!\score3Add~0_combout  & (\Equal0~6_combout  & \score4Add~q )))

	.dataa(\score3Add~0_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\score3Add~q ),
	.datad(\score4Add~q ),
	.cin(gnd),
	.combout(\score3Add~1_combout ),
	.cout());
// synopsys translate_off
defparam \score3Add~1 .lut_mask = 16'hF4F0;
defparam \score3Add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y22_N3
dffeas score3Add(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score3Add~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score3Add~q ),
	.prn(vcc));
// synopsys translate_off
defparam score3Add.is_wysiwyg = "true";
defparam score3Add.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N12
cycloneive_lcell_comb \score1[0]~6 (
// Equation(s):
// \score1[0]~6_combout  = (score1[0] & (\score1Add~q  $ (GND))) # (!score1[0] & (!\score1Add~q  & VCC))
// \score1[0]~7  = CARRY((score1[0] & !\score1Add~q ))

	.dataa(score1[0]),
	.datab(\score1Add~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\score1[0]~6_combout ),
	.cout(\score1[0]~7 ));
// synopsys translate_off
defparam \score1[0]~6 .lut_mask = 16'h9922;
defparam \score1[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N14
cycloneive_lcell_comb \score1[1]~8 (
// Equation(s):
// \score1[1]~8_combout  = (score1[1] & (!\score1[0]~7 )) # (!score1[1] & ((\score1[0]~7 ) # (GND)))
// \score1[1]~9  = CARRY((!\score1[0]~7 ) # (!score1[1]))

	.dataa(gnd),
	.datab(score1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\score1[0]~7 ),
	.combout(\score1[1]~8_combout ),
	.cout(\score1[1]~9 ));
// synopsys translate_off
defparam \score1[1]~8 .lut_mask = 16'h3C3F;
defparam \score1[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y25_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N16
cycloneive_lcell_comb \score1[2]~10 (
// Equation(s):
// \score1[2]~10_combout  = (score1[2] & (\score1[1]~9  $ (GND))) # (!score1[2] & (!\score1[1]~9  & VCC))
// \score1[2]~11  = CARRY((score1[2] & !\score1[1]~9 ))

	.dataa(gnd),
	.datab(score1[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\score1[1]~9 ),
	.combout(\score1[2]~10_combout ),
	.cout(\score1[2]~11 ));
// synopsys translate_off
defparam \score1[2]~10 .lut_mask = 16'hC30C;
defparam \score1[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y25_N17
dffeas \score1[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score1[2]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\score1[2]~14_combout ),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \score1[2] .is_wysiwyg = "true";
defparam \score1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N18
cycloneive_lcell_comb \score1[3]~12 (
// Equation(s):
// \score1[3]~12_combout  = \score1[2]~11  $ (score1[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(score1[3]),
	.cin(\score1[2]~11 ),
	.combout(\score1[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \score1[3]~12 .lut_mask = 16'h0FF0;
defparam \score1[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X112_Y25_N19
dffeas \score1[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score1[3]~12_combout ),
	.asdata(\always0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\score1[2]~14_combout ),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \score1[3] .is_wysiwyg = "true";
defparam \score1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N24
cycloneive_lcell_comb \score2[0]~0 (
// Equation(s):
// \score2[0]~0_combout  = (\Equal0~6_combout  & (\always0~3_combout  & (\always0~1_combout  $ (!score2[0])))) # (!\Equal0~6_combout  & (((score2[0]))))

	.dataa(\always0~3_combout ),
	.datab(\always0~1_combout ),
	.datac(score2[0]),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\score2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \score2[0]~0 .lut_mask = 16'h82F0;
defparam \score2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y22_N25
dffeas \score2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score2[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \score2[0] .is_wysiwyg = "true";
defparam \score2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N12
cycloneive_lcell_comb \score2[2]~3 (
// Equation(s):
// \score2[2]~3_combout  = score2[2] $ (((\score2[0]~1_combout  & (score2[1] & score2[0]))))

	.dataa(\score2[0]~1_combout ),
	.datab(score2[1]),
	.datac(score2[2]),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\score2[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \score2[2]~3 .lut_mask = 16'h78F0;
defparam \score2[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y22_N13
dffeas \score2[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score2[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \score2[2] .is_wysiwyg = "true";
defparam \score2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N30
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = score2[3] $ (((score2[2] & (score2[1] & score2[0]))))

	.dataa(score2[2]),
	.datab(score2[1]),
	.datac(score2[3]),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h78F0;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N22
cycloneive_lcell_comb \score2[3]~4 (
// Equation(s):
// \score2[3]~4_combout  = (\score2[0]~1_combout  & (\Add2~0_combout  & ((\always0~3_combout )))) # (!\score2[0]~1_combout  & (((score2[3]))))

	.dataa(\Add2~0_combout ),
	.datab(\score2[0]~1_combout ),
	.datac(score2[3]),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\score2[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \score2[3]~4 .lut_mask = 16'hB830;
defparam \score2[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y22_N23
dffeas \score2[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score2[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \score2[3] .is_wysiwyg = "true";
defparam \score2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N0
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (!score2[2] & score2[3])

	.dataa(score2[2]),
	.datab(gnd),
	.datac(score2[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h5050;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N12
cycloneive_lcell_comb \score2Add~0 (
// Equation(s):
// \score2Add~0_combout  = ((score2[1]) # ((!score2[0]) # (!\always0~2_combout ))) # (!\score3Add~q )

	.dataa(\score3Add~q ),
	.datab(score2[1]),
	.datac(\always0~2_combout ),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\score2Add~0_combout ),
	.cout());
// synopsys translate_off
defparam \score2Add~0 .lut_mask = 16'hDFFF;
defparam \score2Add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N16
cycloneive_lcell_comb \score2Add~1 (
// Equation(s):
// \score2Add~1_combout  = (\score2Add~q ) # ((!\score2Add~0_combout  & (\Equal0~6_combout  & \score4Add~q )))

	.dataa(\score2Add~0_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\score2Add~q ),
	.datad(\score4Add~q ),
	.cin(gnd),
	.combout(\score2Add~1_combout ),
	.cout());
// synopsys translate_off
defparam \score2Add~1 .lut_mask = 16'hF4F0;
defparam \score2Add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y22_N17
dffeas score2Add(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score2Add~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score2Add~q ),
	.prn(vcc));
// synopsys translate_off
defparam score2Add.is_wysiwyg = "true";
defparam score2Add.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N6
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (score1[0]) # (((\score2Add~q ) # (score1[2])) # (!score1[3]))

	.dataa(score1[0]),
	.datab(score1[3]),
	.datac(\score2Add~q ),
	.datad(score1[2]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'hFFFB;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N30
cycloneive_lcell_comb \score1[2]~14 (
// Equation(s):
// \score1[2]~14_combout  = (\score1Add~1_combout ) # ((!\always0~0_combout  & score1[1]))

	.dataa(\always0~0_combout ),
	.datab(gnd),
	.datac(score1[1]),
	.datad(\score1Add~1_combout ),
	.cin(gnd),
	.combout(\score1[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \score1[2]~14 .lut_mask = 16'hFF50;
defparam \score1[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y25_N15
dffeas \score1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score1[1]~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\score1[2]~14_combout ),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \score1[1] .is_wysiwyg = "true";
defparam \score1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N8
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\always0~0_combout ) # (!score1[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(score1[1]),
	.datad(\always0~0_combout ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'hFF0F;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N28
cycloneive_lcell_comb \score2[0]~1 (
// Equation(s):
// \score2[0]~1_combout  = (\Equal0~5_combout  & (\Equal0~0_combout  & ((!\always0~3_combout ) # (!\always0~1_combout ))))

	.dataa(\Equal0~5_combout ),
	.datab(\always0~1_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\score2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \score2[0]~1 .lut_mask = 16'h20A0;
defparam \score2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N18
cycloneive_lcell_comb \score2[1]~2 (
// Equation(s):
// \score2[1]~2_combout  = (\score2[0]~1_combout  & (\always0~3_combout  & (score2[1] $ (score2[0])))) # (!\score2[0]~1_combout  & (((score2[1]))))

	.dataa(\always0~3_combout ),
	.datab(\score2[0]~1_combout ),
	.datac(score2[1]),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\score2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \score2[1]~2 .lut_mask = 16'h38B0;
defparam \score2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y22_N19
dffeas \score2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score2[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \score2[1] .is_wysiwyg = "true";
defparam \score2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N10
cycloneive_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\score3Add~q ) # (((score2[0]) # (!\always0~2_combout )) # (!score2[1]))

	.dataa(\score3Add~q ),
	.datab(score2[1]),
	.datac(\always0~2_combout ),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'hFFBF;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N24
cycloneive_lcell_comb \score3[0]~0 (
// Equation(s):
// \score3[0]~0_combout  = (\Equal0~6_combout  & (!\always0~5_combout  & (\always0~3_combout  $ (!score3[0])))) # (!\Equal0~6_combout  & (((score3[0]))))

	.dataa(\always0~5_combout ),
	.datab(\always0~3_combout ),
	.datac(score3[0]),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\score3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \score3[0]~0 .lut_mask = 16'h41F0;
defparam \score3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y20_N25
dffeas \score3[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score3[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score3[0]),
	.prn(vcc));
// synopsys translate_off
defparam \score3[0] .is_wysiwyg = "true";
defparam \score3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N26
cycloneive_lcell_comb \score3[1]~2 (
// Equation(s):
// \score3[1]~2_combout  = (\score3[0]~1_combout  & (!\always0~5_combout  & (score3[0] $ (score3[1])))) # (!\score3[0]~1_combout  & (((score3[1]))))

	.dataa(\always0~5_combout ),
	.datab(score3[0]),
	.datac(score3[1]),
	.datad(\score3[0]~1_combout ),
	.cin(gnd),
	.combout(\score3[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \score3[1]~2 .lut_mask = 16'h14F0;
defparam \score3[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y20_N27
dffeas \score3[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score3[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score3[1]),
	.prn(vcc));
// synopsys translate_off
defparam \score3[1] .is_wysiwyg = "true";
defparam \score3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N0
cycloneive_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (score3[1] & (!score3[2] & (score3[3] & !score3[0])))

	.dataa(score3[1]),
	.datab(score3[2]),
	.datac(score3[3]),
	.datad(score3[0]),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'h0020;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N18
cycloneive_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (!\score4Add~q  & \always0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\score4Add~q ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'h0F00;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N24
cycloneive_lcell_comb \score4[0]~0 (
// Equation(s):
// \score4[0]~0_combout  = score4[0] $ (((\always0~5_combout  & (\Equal0~0_combout  & \Equal0~5_combout ))))

	.dataa(\always0~5_combout ),
	.datab(\Equal0~0_combout ),
	.datac(score4[0]),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\score4[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \score4[0]~0 .lut_mask = 16'h78F0;
defparam \score4[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y20_N25
dffeas \score4[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score4[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score4[0]),
	.prn(vcc));
// synopsys translate_off
defparam \score4[0] .is_wysiwyg = "true";
defparam \score4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N2
cycloneive_lcell_comb \score4[1]~1 (
// Equation(s):
// \score4[1]~1_combout  = score4[1] $ (((\always0~5_combout  & (score4[0] & \Equal0~6_combout ))))

	.dataa(\always0~5_combout ),
	.datab(score4[0]),
	.datac(score4[1]),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\score4[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \score4[1]~1 .lut_mask = 16'h78F0;
defparam \score4[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y20_N3
dffeas \score4[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score4[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score4[1]),
	.prn(vcc));
// synopsys translate_off
defparam \score4[1] .is_wysiwyg = "true";
defparam \score4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N4
cycloneive_lcell_comb \score4[2]~2 (
// Equation(s):
// \score4[2]~2_combout  = (\Equal0~6_combout  & (score4[0] & (\always0~5_combout  & score4[1])))

	.dataa(\Equal0~6_combout ),
	.datab(score4[0]),
	.datac(\always0~5_combout ),
	.datad(score4[1]),
	.cin(gnd),
	.combout(\score4[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \score4[2]~2 .lut_mask = 16'h8000;
defparam \score4[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N12
cycloneive_lcell_comb \score4[2]~3 (
// Equation(s):
// \score4[2]~3_combout  = \score4[2]~2_combout  $ (score4[2])

	.dataa(gnd),
	.datab(\score4[2]~2_combout ),
	.datac(score4[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\score4[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \score4[2]~3 .lut_mask = 16'h3C3C;
defparam \score4[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y20_N13
dffeas \score4[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score4[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score4[2]),
	.prn(vcc));
// synopsys translate_off
defparam \score4[2] .is_wysiwyg = "true";
defparam \score4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N30
cycloneive_lcell_comb \score4[3]~4 (
// Equation(s):
// \score4[3]~4_combout  = score4[3] $ (((\score4[2]~2_combout  & score4[2])))

	.dataa(gnd),
	.datab(\score4[2]~2_combout ),
	.datac(score4[3]),
	.datad(score4[2]),
	.cin(gnd),
	.combout(\score4[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \score4[3]~4 .lut_mask = 16'h3CF0;
defparam \score4[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y20_N31
dffeas \score4[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score4[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score4[3]),
	.prn(vcc));
// synopsys translate_off
defparam \score4[3] .is_wysiwyg = "true";
defparam \score4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N14
cycloneive_lcell_comb \score4Add~0 (
// Equation(s):
// \score4Add~0_combout  = (score4[2]) # ((score4[1]) # ((!score4[0]) # (!score4[3])))

	.dataa(score4[2]),
	.datab(score4[1]),
	.datac(score4[3]),
	.datad(score4[0]),
	.cin(gnd),
	.combout(\score4Add~0_combout ),
	.cout());
// synopsys translate_off
defparam \score4Add~0 .lut_mask = 16'hEFFF;
defparam \score4Add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N22
cycloneive_lcell_comb \score4Add~1 (
// Equation(s):
// \score4Add~1_combout  = (\score4Add~q ) # ((!\score4Add~0_combout  & (\Equal0~0_combout  & \Equal0~5_combout )))

	.dataa(\score4Add~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\score4Add~q ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\score4Add~1_combout ),
	.cout());
// synopsys translate_off
defparam \score4Add~1 .lut_mask = 16'hF4F0;
defparam \score4Add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y20_N23
dffeas score4Add(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score4Add~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score4Add~q ),
	.prn(vcc));
// synopsys translate_off
defparam score4Add.is_wysiwyg = "true";
defparam score4Add.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N2
cycloneive_lcell_comb \score1Add~0 (
// Equation(s):
// \score1Add~0_combout  = (\score3Add~q  & (score1[3] & (\score2Add~q  & !score1[2])))

	.dataa(\score3Add~q ),
	.datab(score1[3]),
	.datac(\score2Add~q ),
	.datad(score1[2]),
	.cin(gnd),
	.combout(\score1Add~0_combout ),
	.cout());
// synopsys translate_off
defparam \score1Add~0 .lut_mask = 16'h0080;
defparam \score1Add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N28
cycloneive_lcell_comb \score1Add~1 (
// Equation(s):
// \score1Add~1_combout  = (score1[0] & (\score4Add~q  & (!score1[1] & \score1Add~0_combout )))

	.dataa(score1[0]),
	.datab(\score4Add~q ),
	.datac(score1[1]),
	.datad(\score1Add~0_combout ),
	.cin(gnd),
	.combout(\score1Add~1_combout ),
	.cout());
// synopsys translate_off
defparam \score1Add~1 .lut_mask = 16'h0800;
defparam \score1Add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N14
cycloneive_lcell_comb \score1Add~2 (
// Equation(s):
// \score1Add~2_combout  = (\score1Add~q ) # ((\Equal0~5_combout  & (\Equal0~0_combout  & \score1Add~1_combout )))

	.dataa(\Equal0~5_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\score1Add~q ),
	.datad(\score1Add~1_combout ),
	.cin(gnd),
	.combout(\score1Add~2_combout ),
	.cout());
// synopsys translate_off
defparam \score1Add~2 .lut_mask = 16'hF8F0;
defparam \score1Add~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y22_N15
dffeas score1Add(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score1Add~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\score1Add~q ),
	.prn(vcc));
// synopsys translate_off
defparam score1Add.is_wysiwyg = "true";
defparam score1Add.power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y25_N13
dffeas \score1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\score1[0]~6_combout ),
	.asdata(\always0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\score1[2]~14_combout ),
	.ena(\Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(score1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \score1[0] .is_wysiwyg = "true";
defparam \score1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N24
cycloneive_lcell_comb \comb_212|WideOr6~0 (
// Equation(s):
// \comb_212|WideOr6~0_combout  = (score1[3] & (score1[0] & (score1[1] $ (score1[2])))) # (!score1[3] & (!score1[1] & (score1[0] $ (score1[2]))))

	.dataa(score1[0]),
	.datab(score1[3]),
	.datac(score1[1]),
	.datad(score1[2]),
	.cin(gnd),
	.combout(\comb_212|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_212|WideOr6~0 .lut_mask = 16'h0982;
defparam \comb_212|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N26
cycloneive_lcell_comb \comb_212|WideOr5~0 (
// Equation(s):
// \comb_212|WideOr5~0_combout  = (score1[3] & ((score1[0] & (score1[1])) # (!score1[0] & ((score1[2]))))) # (!score1[3] & (score1[2] & (score1[0] $ (score1[1]))))

	.dataa(score1[0]),
	.datab(score1[3]),
	.datac(score1[1]),
	.datad(score1[2]),
	.cin(gnd),
	.combout(\comb_212|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_212|WideOr5~0 .lut_mask = 16'hD680;
defparam \comb_212|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N20
cycloneive_lcell_comb \comb_212|WideOr4~0 (
// Equation(s):
// \comb_212|WideOr4~0_combout  = (score1[3] & (score1[2] & ((score1[1]) # (!score1[0])))) # (!score1[3] & (!score1[0] & (score1[1] & !score1[2])))

	.dataa(score1[0]),
	.datab(score1[3]),
	.datac(score1[1]),
	.datad(score1[2]),
	.cin(gnd),
	.combout(\comb_212|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_212|WideOr4~0 .lut_mask = 16'hC410;
defparam \comb_212|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N22
cycloneive_lcell_comb \comb_212|WideOr3~0 (
// Equation(s):
// \comb_212|WideOr3~0_combout  = (score1[0] & ((score1[1] $ (!score1[2])))) # (!score1[0] & ((score1[3] & (score1[1] & !score1[2])) # (!score1[3] & (!score1[1] & score1[2]))))

	.dataa(score1[0]),
	.datab(score1[3]),
	.datac(score1[1]),
	.datad(score1[2]),
	.cin(gnd),
	.combout(\comb_212|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_212|WideOr3~0 .lut_mask = 16'hA14A;
defparam \comb_212|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N0
cycloneive_lcell_comb \comb_212|WideOr2~0 (
// Equation(s):
// \comb_212|WideOr2~0_combout  = (score1[1] & (score1[0] & (!score1[3]))) # (!score1[1] & ((score1[2] & ((!score1[3]))) # (!score1[2] & (score1[0]))))

	.dataa(score1[0]),
	.datab(score1[3]),
	.datac(score1[1]),
	.datad(score1[2]),
	.cin(gnd),
	.combout(\comb_212|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_212|WideOr2~0 .lut_mask = 16'h232A;
defparam \comb_212|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N10
cycloneive_lcell_comb \comb_212|WideOr1~0 (
// Equation(s):
// \comb_212|WideOr1~0_combout  = (score1[0] & (score1[3] $ (((score1[1]) # (!score1[2]))))) # (!score1[0] & (!score1[3] & (score1[1] & !score1[2])))

	.dataa(score1[0]),
	.datab(score1[3]),
	.datac(score1[1]),
	.datad(score1[2]),
	.cin(gnd),
	.combout(\comb_212|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_212|WideOr1~0 .lut_mask = 16'h2832;
defparam \comb_212|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y25_N4
cycloneive_lcell_comb \comb_212|WideOr0~0 (
// Equation(s):
// \comb_212|WideOr0~0_combout  = (score1[0] & ((score1[3]) # (score1[1] $ (score1[2])))) # (!score1[0] & ((score1[1]) # (score1[3] $ (score1[2]))))

	.dataa(score1[0]),
	.datab(score1[3]),
	.datac(score1[1]),
	.datad(score1[2]),
	.cin(gnd),
	.combout(\comb_212|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_212|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \comb_212|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N16
cycloneive_lcell_comb \comb_213|WideOr6~0 (
// Equation(s):
// \comb_213|WideOr6~0_combout  = (score2[2] & (!score2[1] & (score2[3] $ (!score2[0])))) # (!score2[2] & (score2[0] & (score2[1] $ (!score2[3]))))

	.dataa(score2[2]),
	.datab(score2[1]),
	.datac(score2[3]),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\comb_213|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_213|WideOr6~0 .lut_mask = 16'h6102;
defparam \comb_213|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N2
cycloneive_lcell_comb \comb_213|WideOr5~0 (
// Equation(s):
// \comb_213|WideOr5~0_combout  = (score2[1] & ((score2[0] & ((score2[3]))) # (!score2[0] & (score2[2])))) # (!score2[1] & (score2[2] & (score2[3] $ (score2[0]))))

	.dataa(score2[2]),
	.datab(score2[1]),
	.datac(score2[3]),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\comb_213|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_213|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \comb_213|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N4
cycloneive_lcell_comb \comb_213|WideOr4~0 (
// Equation(s):
// \comb_213|WideOr4~0_combout  = (score2[2] & (score2[3] & ((score2[1]) # (!score2[0])))) # (!score2[2] & (score2[1] & (!score2[3] & !score2[0])))

	.dataa(score2[2]),
	.datab(score2[1]),
	.datac(score2[3]),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\comb_213|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_213|WideOr4~0 .lut_mask = 16'h80A4;
defparam \comb_213|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N6
cycloneive_lcell_comb \comb_213|WideOr3~0 (
// Equation(s):
// \comb_213|WideOr3~0_combout  = (score2[0] & (score2[2] $ ((!score2[1])))) # (!score2[0] & ((score2[2] & (!score2[1] & !score2[3])) # (!score2[2] & (score2[1] & score2[3]))))

	.dataa(score2[2]),
	.datab(score2[1]),
	.datac(score2[3]),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\comb_213|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_213|WideOr3~0 .lut_mask = 16'h9942;
defparam \comb_213|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N8
cycloneive_lcell_comb \comb_213|WideOr2~0 (
// Equation(s):
// \comb_213|WideOr2~0_combout  = (score2[1] & (((!score2[3] & score2[0])))) # (!score2[1] & ((score2[2] & (!score2[3])) # (!score2[2] & ((score2[0])))))

	.dataa(score2[2]),
	.datab(score2[1]),
	.datac(score2[3]),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\comb_213|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_213|WideOr2~0 .lut_mask = 16'h1F02;
defparam \comb_213|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N26
cycloneive_lcell_comb \comb_213|WideOr1~0 (
// Equation(s):
// \comb_213|WideOr1~0_combout  = (score2[2] & (score2[0] & (score2[1] $ (score2[3])))) # (!score2[2] & (!score2[3] & ((score2[1]) # (score2[0]))))

	.dataa(score2[2]),
	.datab(score2[1]),
	.datac(score2[3]),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\comb_213|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_213|WideOr1~0 .lut_mask = 16'h2D04;
defparam \comb_213|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y22_N20
cycloneive_lcell_comb \comb_213|WideOr0~0 (
// Equation(s):
// \comb_213|WideOr0~0_combout  = (score2[0] & ((score2[3]) # (score2[2] $ (score2[1])))) # (!score2[0] & ((score2[1]) # (score2[2] $ (score2[3]))))

	.dataa(score2[2]),
	.datab(score2[1]),
	.datac(score2[3]),
	.datad(score2[0]),
	.cin(gnd),
	.combout(\comb_213|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_213|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \comb_213|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N8
cycloneive_lcell_comb \comb_214|WideOr6~0 (
// Equation(s):
// \comb_214|WideOr6~0_combout  = (score3[2] & (!score3[1] & (score3[3] $ (!score3[0])))) # (!score3[2] & (score3[0] & (score3[1] $ (!score3[3]))))

	.dataa(score3[1]),
	.datab(score3[2]),
	.datac(score3[3]),
	.datad(score3[0]),
	.cin(gnd),
	.combout(\comb_214|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_214|WideOr6~0 .lut_mask = 16'h6104;
defparam \comb_214|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N18
cycloneive_lcell_comb \comb_214|WideOr5~0 (
// Equation(s):
// \comb_214|WideOr5~0_combout  = (score3[1] & ((score3[0] & ((score3[3]))) # (!score3[0] & (score3[2])))) # (!score3[1] & (score3[2] & (score3[3] $ (score3[0]))))

	.dataa(score3[1]),
	.datab(score3[2]),
	.datac(score3[3]),
	.datad(score3[0]),
	.cin(gnd),
	.combout(\comb_214|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_214|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \comb_214|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N20
cycloneive_lcell_comb \comb_214|WideOr4~0 (
// Equation(s):
// \comb_214|WideOr4~0_combout  = (score3[2] & (score3[3] & ((score3[1]) # (!score3[0])))) # (!score3[2] & (score3[1] & (!score3[3] & !score3[0])))

	.dataa(score3[1]),
	.datab(score3[2]),
	.datac(score3[3]),
	.datad(score3[0]),
	.cin(gnd),
	.combout(\comb_214|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_214|WideOr4~0 .lut_mask = 16'h80C2;
defparam \comb_214|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N30
cycloneive_lcell_comb \comb_214|WideOr3~0 (
// Equation(s):
// \comb_214|WideOr3~0_combout  = (score3[0] & (score3[1] $ ((!score3[2])))) # (!score3[0] & ((score3[1] & (!score3[2] & score3[3])) # (!score3[1] & (score3[2] & !score3[3]))))

	.dataa(score3[1]),
	.datab(score3[2]),
	.datac(score3[3]),
	.datad(score3[0]),
	.cin(gnd),
	.combout(\comb_214|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_214|WideOr3~0 .lut_mask = 16'h9924;
defparam \comb_214|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N16
cycloneive_lcell_comb \comb_214|WideOr2~0 (
// Equation(s):
// \comb_214|WideOr2~0_combout  = (score3[1] & (((!score3[3] & score3[0])))) # (!score3[1] & ((score3[2] & (!score3[3])) # (!score3[2] & ((score3[0])))))

	.dataa(score3[1]),
	.datab(score3[2]),
	.datac(score3[3]),
	.datad(score3[0]),
	.cin(gnd),
	.combout(\comb_214|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_214|WideOr2~0 .lut_mask = 16'h1F04;
defparam \comb_214|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N2
cycloneive_lcell_comb \comb_214|WideOr1~0 (
// Equation(s):
// \comb_214|WideOr1~0_combout  = (score3[1] & (!score3[3] & ((score3[0]) # (!score3[2])))) # (!score3[1] & (score3[0] & (score3[2] $ (!score3[3]))))

	.dataa(score3[1]),
	.datab(score3[2]),
	.datac(score3[3]),
	.datad(score3[0]),
	.cin(gnd),
	.combout(\comb_214|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_214|WideOr1~0 .lut_mask = 16'h4B02;
defparam \comb_214|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y20_N12
cycloneive_lcell_comb \comb_214|WideOr0~0 (
// Equation(s):
// \comb_214|WideOr0~0_combout  = (score3[0] & ((score3[3]) # (score3[1] $ (score3[2])))) # (!score3[0] & ((score3[1]) # (score3[2] $ (score3[3]))))

	.dataa(score3[1]),
	.datab(score3[2]),
	.datac(score3[3]),
	.datad(score3[0]),
	.cin(gnd),
	.combout(\comb_214|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_214|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \comb_214|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N0
cycloneive_lcell_comb \comb_215|WideOr6~0 (
// Equation(s):
// \comb_215|WideOr6~0_combout  = (score4[2] & (!score4[1] & (score4[3] $ (!score4[0])))) # (!score4[2] & (score4[0] & (score4[1] $ (!score4[3]))))

	.dataa(score4[2]),
	.datab(score4[1]),
	.datac(score4[3]),
	.datad(score4[0]),
	.cin(gnd),
	.combout(\comb_215|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_215|WideOr6~0 .lut_mask = 16'h6102;
defparam \comb_215|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N26
cycloneive_lcell_comb \comb_215|WideOr5~0 (
// Equation(s):
// \comb_215|WideOr5~0_combout  = (score4[1] & ((score4[0] & ((score4[3]))) # (!score4[0] & (score4[2])))) # (!score4[1] & (score4[2] & (score4[3] $ (score4[0]))))

	.dataa(score4[2]),
	.datab(score4[1]),
	.datac(score4[3]),
	.datad(score4[0]),
	.cin(gnd),
	.combout(\comb_215|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_215|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \comb_215|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N20
cycloneive_lcell_comb \comb_215|WideOr4~0 (
// Equation(s):
// \comb_215|WideOr4~0_combout  = (score4[2] & (score4[3] & ((score4[1]) # (!score4[0])))) # (!score4[2] & (score4[1] & (!score4[3] & !score4[0])))

	.dataa(score4[2]),
	.datab(score4[1]),
	.datac(score4[3]),
	.datad(score4[0]),
	.cin(gnd),
	.combout(\comb_215|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_215|WideOr4~0 .lut_mask = 16'h80A4;
defparam \comb_215|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N6
cycloneive_lcell_comb \comb_215|WideOr3~0 (
// Equation(s):
// \comb_215|WideOr3~0_combout  = (score4[0] & (score4[2] $ ((!score4[1])))) # (!score4[0] & ((score4[2] & (!score4[1] & !score4[3])) # (!score4[2] & (score4[1] & score4[3]))))

	.dataa(score4[2]),
	.datab(score4[1]),
	.datac(score4[3]),
	.datad(score4[0]),
	.cin(gnd),
	.combout(\comb_215|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_215|WideOr3~0 .lut_mask = 16'h9942;
defparam \comb_215|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N16
cycloneive_lcell_comb \comb_215|WideOr2~0 (
// Equation(s):
// \comb_215|WideOr2~0_combout  = (score4[1] & (((!score4[3] & score4[0])))) # (!score4[1] & ((score4[2] & (!score4[3])) # (!score4[2] & ((score4[0])))))

	.dataa(score4[2]),
	.datab(score4[1]),
	.datac(score4[3]),
	.datad(score4[0]),
	.cin(gnd),
	.combout(\comb_215|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_215|WideOr2~0 .lut_mask = 16'h1F02;
defparam \comb_215|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N10
cycloneive_lcell_comb \comb_215|WideOr1~0 (
// Equation(s):
// \comb_215|WideOr1~0_combout  = (score4[2] & (score4[0] & (score4[1] $ (score4[3])))) # (!score4[2] & (!score4[3] & ((score4[1]) # (score4[0]))))

	.dataa(score4[2]),
	.datab(score4[1]),
	.datac(score4[3]),
	.datad(score4[0]),
	.cin(gnd),
	.combout(\comb_215|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_215|WideOr1~0 .lut_mask = 16'h2D04;
defparam \comb_215|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N28
cycloneive_lcell_comb \comb_215|WideOr0~0 (
// Equation(s):
// \comb_215|WideOr0~0_combout  = (score4[0] & ((score4[3]) # (score4[2] $ (score4[1])))) # (!score4[0] & ((score4[1]) # (score4[2] $ (score4[3]))))

	.dataa(score4[2]),
	.datab(score4[1]),
	.datac(score4[3]),
	.datad(score4[0]),
	.cin(gnd),
	.combout(\comb_215|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_215|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \comb_215|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
