INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/AU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Computer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Computer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Decoder_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Display_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Display_Driver
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Load_Selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Load_Selector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/MUX2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/MUX8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/PC_Inc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_Inc
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Register_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/new/Register_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_PC
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS TUF/Documents/Vivado/Nano_Alts/Level1/Lab10.srcs/sim_1/new/Test_Comp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Comp
