{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708021979215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708021979224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 19:32:59 2024 " "Processing started: Thu Feb 15 19:32:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708021979224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708021979224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_ANNICK -c DE0_ANNICK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_ANNICK -c DE0_ANNICK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708021979224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708021979811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708021979812 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de0_annick.sv(145) " "Verilog HDL warning at de0_annick.sv(145): extended using \"x\" or \"z\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708021987570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_LC SERVO_LC de0_annick.sv(191) " "Verilog HDL Declaration information at de0_annick.sv(191): object \"servo_LC\" differs only in case from object \"SERVO_LC\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708021987571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_LP SERVO_LP de0_annick.sv(191) " "Verilog HDL Declaration information at de0_annick.sv(191): object \"servo_LP\" differs only in case from object \"SERVO_LP\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708021987571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_RC SERVO_RC de0_annick.sv(191) " "Verilog HDL Declaration information at de0_annick.sv(191): object \"servo_RC\" differs only in case from object \"SERVO_RC\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708021987571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_RP SERVO_RP de0_annick.sv(191) " "Verilog HDL Declaration information at de0_annick.sv(191): object \"servo_RP\" differs only in case from object \"SERVO_RP\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 191 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708021987571 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_annick.sv 1 1 " "Using design file de0_annick.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_ANNICK " "Found entity 1: DE0_ANNICK" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708021987572 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1708021987572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset de0_annick.sv(176) " "Verilog HDL Implicit Net warning at de0_annick.sv(176): created implicit net for \"reset\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708021987572 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk de0_annick.sv(194) " "Verilog HDL Implicit Net warning at de0_annick.sv(194): created implicit net for \"clk\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708021987572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_ANNICK " "Elaborating entity \"DE0_ANNICK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708021987574 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de0_annick.sv(74) " "Output port \"LED\" at de0_annick.sv(74) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987582 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de0_annick.sv(83) " "Output port \"DRAM_ADDR\" at de0_annick.sv(83) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987582 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de0_annick.sv(84) " "Output port \"DRAM_BA\" at de0_annick.sv(84) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987582 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de0_annick.sv(90) " "Output port \"DRAM_DQM\" at de0_annick.sv(90) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de0_annick.sv(85) " "Output port \"DRAM_CAS_N\" at de0_annick.sv(85) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de0_annick.sv(86) " "Output port \"DRAM_CKE\" at de0_annick.sv(86) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0_annick.sv(87) " "Output port \"DRAM_CLK\" at de0_annick.sv(87) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de0_annick.sv(88) " "Output port \"DRAM_CS_N\" at de0_annick.sv(88) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de0_annick.sv(91) " "Output port \"DRAM_RAS_N\" at de0_annick.sv(91) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de0_annick.sv(92) " "Output port \"DRAM_WE_N\" at de0_annick.sv(92) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO de0_annick.sv(95) " "Output port \"EPCS_ASDO\" at de0_annick.sv(95) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK de0_annick.sv(97) " "Output port \"EPCS_DCLK\" at de0_annick.sv(97) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO de0_annick.sv(98) " "Output port \"EPCS_NCSO\" at de0_annick.sv(98) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de0_annick.sv(101) " "Output port \"I2C_SCLK\" at de0_annick.sv(101) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N de0_annick.sv(105) " "Output port \"ADC_CS_N\" at de0_annick.sv(105) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR de0_annick.sv(106) " "Output port \"ADC_SADDR\" at de0_annick.sv(106) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de0_annick.sv(107) " "Output port \"ADC_SCLK\" at de0_annick.sv(107) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708021987583 "|DE0_ANNICK"}
{ "Warning" "WSGN_SEARCH_FILE" "spi_slave.sv 1 1 " "Using design file spi_slave.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/spi_slave.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708021987601 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1708021987601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_inst " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_inst\"" {  } { { "de0_annick.sv" "spi_slave_inst" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708021987602 ""}
{ "Warning" "WSGN_SEARCH_FILE" "odometer.sv 1 1 " "Using design file odometer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 odometer " "Found entity 1: odometer" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708021987621 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1708021987621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "odometer odometer:odoL " "Elaborating entity \"odometer\" for hierarchy \"odometer:odoL\"" {  } { { "de0_annick.sv" "odoL" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708021987622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "servo_pwm.sv 1 1 " "Using design file servo_pwm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Servo_PWM " "Found entity 1: Servo_PWM" {  } { { "servo_pwm.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/servo_pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708021987649 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1708021987649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Servo_PWM Servo_PWM:SERVO_LC " "Elaborating entity \"Servo_PWM\" for hierarchy \"Servo_PWM:SERVO_LC\"" {  } { { "de0_annick.sv" "SERVO_LC" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708021987650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 servo_pwm.sv(40) " "Verilog HDL assignment warning at servo_pwm.sv(40): truncated value with size 32 to match size of target (20)" {  } { { "servo_pwm.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/servo_pwm.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708021987651 "|DE0_ANNICK|Servo_PWM:SERVO_LC"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "clk" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 194 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708021987716 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708021987716 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "clk" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 194 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708021987716 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708021987716 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "reset" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 176 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708021987716 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "clk" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 194 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708021987716 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708021987716 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "reset" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 176 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708021987717 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "clk" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 194 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708021987717 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1708021987717 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 102 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1708021988239 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1708021988239 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1708021988282 "|DE0_ANNICK|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1708021988282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708021988347 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1708021988677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/DE0_ANNICK.map.smsg " "Generated suppressed messages file C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/DE0_ANNICK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708021988716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708021988834 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708021988834 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1708021988894 "|DE0_ANNICK|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1708021988894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708021988895 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708021988895 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1708021988895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "566 " "Implemented 566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708021988895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708021988895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708021988918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 19:33:08 2024 " "Processing ended: Thu Feb 15 19:33:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708021988918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708021988918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708021988918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708021988918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708021990080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708021990087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 19:33:09 2024 " "Processing started: Thu Feb 15 19:33:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708021990087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708021990087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_ANNICK -c DE0_ANNICK " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_ANNICK -c DE0_ANNICK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708021990087 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708021990260 ""}
{ "Info" "0" "" "Project  = DE0_ANNICK" {  } {  } 0 0 "Project  = DE0_ANNICK" 0 0 "Fitter" 0 0 1708021990260 ""}
{ "Info" "0" "" "Revision = DE0_ANNICK" {  } {  } 0 0 "Revision = DE0_ANNICK" 0 0 "Fitter" 0 0 1708021990260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708021990317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708021990318 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_ANNICK EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_ANNICK\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708021990330 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1708021990368 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1708021990368 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708021990484 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708021990492 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708021990839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708021990839 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708021990839 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708021990839 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708021990841 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708021990841 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708021990841 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708021990841 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708021990842 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_ANNICK.SDC " "Reading SDC File: 'DE0_ANNICK.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1708021991364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1708021991367 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[9\] " "Node: GPIO_0\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoL\|count_odo_B_neg\[31\] GPIO_0\[9\] " "Register odometer:odoL\|count_odo_B_neg\[31\] is being clocked by GPIO_0\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021991369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1708021991369 "|DE0_ANNICK|GPIO_0[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[8\] " "Node: GPIO_0\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoL\|count_odo_A_neg\[31\] GPIO_0\[8\] " "Register odometer:odoL\|count_odo_A_neg\[31\] is being clocked by GPIO_0\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021991369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1708021991369 "|DE0_ANNICK|GPIO_0[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[11\] " "Node: GPIO_0\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoR\|count_odo_B_neg\[31\] GPIO_0\[11\] " "Register odometer:odoR\|count_odo_B_neg\[31\] is being clocked by GPIO_0\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021991369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1708021991369 "|DE0_ANNICK|GPIO_0[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[10\] " "Node: GPIO_0\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoR\|count_odo_A_neg\[31\] GPIO_0\[10\] " "Register odometer:odoR\|count_odo_A_neg\[31\] is being clocked by GPIO_0\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021991369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1708021991369 "|DE0_ANNICK|GPIO_0[10]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1708021991371 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1708021991372 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708021991372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708021991372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708021991372 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1708021991372 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_0\[11\]~input (placed in PIN A6 (DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11)) " "Automatically promoted node GPIO_0\[11\]~input (placed in PIN A6 (DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708021991414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_A_neg\[31\]~94 " "Destination node odometer:odoR\|count_odo_A_neg\[31\]~94" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708021991414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_A_pos\[31\]~94 " "Destination node odometer:odoR\|count_odo_A_pos\[31\]~94" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708021991414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_A_neg\[30\]~92 " "Destination node odometer:odoR\|count_odo_A_neg\[30\]~92" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708021991414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_A_pos\[30\]~92 " "Destination node odometer:odoR\|count_odo_A_pos\[30\]~92" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708021991414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_A_neg\[29\]~90 " "Destination node odometer:odoR\|count_odo_A_neg\[29\]~90" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708021991414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_A_pos\[29\]~90 " "Destination node odometer:odoR\|count_odo_A_pos\[29\]~90" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708021991414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_A_neg\[28\]~88 " "Destination node odometer:odoR\|count_odo_A_neg\[28\]~88" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708021991414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_A_pos\[28\]~88 " "Destination node odometer:odoR\|count_odo_A_pos\[28\]~88" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708021991414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_A_neg\[27\]~86 " "Destination node odometer:odoR\|count_odo_A_neg\[27\]~86" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708021991414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "odometer:odoR\|count_odo_A_pos\[27\]~86 " "Destination node odometer:odoR\|count_odo_A_pos\[27\]~86" {  } { { "odometer.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/odometer.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1708021991414 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1708021991414 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1708021991414 ""}  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708021991414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708021991415 ""}  } { { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 1853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708021991415 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708021991631 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708021991632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708021991632 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708021991633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708021991635 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708021991636 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708021991636 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708021991637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708021991651 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1708021991652 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708021991652 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708021991747 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708021991763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708021992257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708021992324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708021992337 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708021992548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708021992548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708021992832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X10_Y23 X20_Y34 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34" {  } { { "loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34"} { { 12 { 0 ""} 10 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708021993410 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708021993410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708021993472 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1708021993472 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708021993472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708021993474 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708021993570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708021993580 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708021993744 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708021993744 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708021994021 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708021994392 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1708021994650 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "113 Cyclone IV E " "113 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 116 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994650 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1708021994650 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 96 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708021994657 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1708021994657 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 102 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de0_annick.sv" "" { Text "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/de0_annick.sv" 115 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1708021994657 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1708021994657 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/DE0_ANNICK.fit.smsg " "Generated suppressed messages file C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/FPGA/DE0-ANNICK/DE0_ANNICK.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708021994741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5671 " "Peak virtual memory: 5671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708021994981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 19:33:14 2024 " "Processing ended: Thu Feb 15 19:33:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708021994981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708021994981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708021994981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708021994981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708021995982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708021995992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 19:33:15 2024 " "Processing started: Thu Feb 15 19:33:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708021995992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708021995992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_ANNICK -c DE0_ANNICK " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_ANNICK -c DE0_ANNICK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708021995992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708021996294 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708021996769 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708021996800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708021996915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 19:33:16 2024 " "Processing ended: Thu Feb 15 19:33:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708021996915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708021996915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708021996915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708021996915 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708021997516 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708021998062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708021998072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 19:33:17 2024 " "Processing started: Thu Feb 15 19:33:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708021998072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708021998072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_ANNICK -c DE0_ANNICK " "Command: quartus_sta DE0_ANNICK -c DE0_ANNICK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708021998072 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708021998244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708021998615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708021998615 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1708021998660 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1708021998660 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_ANNICK.SDC " "Reading SDC File: 'DE0_ANNICK.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1708021998827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1708021998830 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[9\] " "Node: GPIO_0\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoL\|count_odo_B_neg\[31\] GPIO_0\[9\] " "Register odometer:odoL\|count_odo_B_neg\[31\] is being clocked by GPIO_0\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021998833 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021998833 "|DE0_ANNICK|GPIO_0[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[8\] " "Node: GPIO_0\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoL\|count_odo_A_neg\[31\] GPIO_0\[8\] " "Register odometer:odoL\|count_odo_A_neg\[31\] is being clocked by GPIO_0\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021998833 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021998833 "|DE0_ANNICK|GPIO_0[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[11\] " "Node: GPIO_0\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoR\|count_odo_B_neg\[31\] GPIO_0\[11\] " "Register odometer:odoR\|count_odo_B_neg\[31\] is being clocked by GPIO_0\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021998834 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021998834 "|DE0_ANNICK|GPIO_0[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[10\] " "Node: GPIO_0\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoR\|count_odo_A_neg\[31\] GPIO_0\[10\] " "Register odometer:odoR\|count_odo_A_neg\[31\] is being clocked by GPIO_0\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021998834 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021998834 "|DE0_ANNICK|GPIO_0[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708021998835 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708021998836 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1708021998845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.561 " "Worst-case setup slack is 15.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021998858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021998858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.561               0.000 CLOCK_50  " "   15.561               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021998858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708021998858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021998861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021998861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_50  " "    0.357               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021998861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708021998861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708021998864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708021998868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.592 " "Worst-case minimum pulse width slack is 9.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021998871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021998871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.592               0.000 CLOCK_50  " "    9.592               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021998871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708021998871 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708021998897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708021998913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708021999208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[9\] " "Node: GPIO_0\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoL\|count_odo_B_neg\[31\] GPIO_0\[9\] " "Register odometer:odoL\|count_odo_B_neg\[31\] is being clocked by GPIO_0\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021999254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021999254 "|DE0_ANNICK|GPIO_0[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[8\] " "Node: GPIO_0\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoL\|count_odo_A_neg\[31\] GPIO_0\[8\] " "Register odometer:odoL\|count_odo_A_neg\[31\] is being clocked by GPIO_0\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021999254 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021999254 "|DE0_ANNICK|GPIO_0[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[11\] " "Node: GPIO_0\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoR\|count_odo_B_neg\[31\] GPIO_0\[11\] " "Register odometer:odoR\|count_odo_B_neg\[31\] is being clocked by GPIO_0\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021999255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021999255 "|DE0_ANNICK|GPIO_0[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[10\] " "Node: GPIO_0\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoR\|count_odo_A_neg\[31\] GPIO_0\[10\] " "Register odometer:odoR\|count_odo_A_neg\[31\] is being clocked by GPIO_0\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021999255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021999255 "|DE0_ANNICK|GPIO_0[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708021999255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.966 " "Worst-case setup slack is 15.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.966               0.000 CLOCK_50  " "   15.966               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708021999264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLOCK_50  " "    0.311               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708021999267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708021999271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708021999274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.591 " "Worst-case minimum pulse width slack is 9.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.591               0.000 CLOCK_50  " "    9.591               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708021999276 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1708021999297 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[9\] " "Node: GPIO_0\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoL\|count_odo_B_neg\[31\] GPIO_0\[9\] " "Register odometer:odoL\|count_odo_B_neg\[31\] is being clocked by GPIO_0\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021999356 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021999356 "|DE0_ANNICK|GPIO_0[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[8\] " "Node: GPIO_0\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoL\|count_odo_A_neg\[31\] GPIO_0\[8\] " "Register odometer:odoL\|count_odo_A_neg\[31\] is being clocked by GPIO_0\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021999357 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021999357 "|DE0_ANNICK|GPIO_0[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[11\] " "Node: GPIO_0\[11\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoR\|count_odo_B_neg\[31\] GPIO_0\[11\] " "Register odometer:odoR\|count_odo_B_neg\[31\] is being clocked by GPIO_0\[11\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021999357 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021999357 "|DE0_ANNICK|GPIO_0[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[10\] " "Node: GPIO_0\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register odometer:odoR\|count_odo_A_neg\[31\] GPIO_0\[10\] " "Register odometer:odoR\|count_odo_A_neg\[31\] is being clocked by GPIO_0\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1708021999357 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1708021999357 "|DE0_ANNICK|GPIO_0[10]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708021999357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.412 " "Worst-case setup slack is 17.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.412               0.000 CLOCK_50  " "   17.412               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708021999361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708021999364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708021999368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1708021999372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.270 " "Worst-case minimum pulse width slack is 9.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.270               0.000 CLOCK_50  " "    9.270               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708021999376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708021999376 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708021999747 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708021999749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708021999809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 19:33:19 2024 " "Processing ended: Thu Feb 15 19:33:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708021999809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708021999809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708021999809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708021999809 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 213 s " "Quartus Prime Full Compilation was successful. 0 errors, 213 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708022000489 ""}
