Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 7B30CA4F6A4
	for <lists+qemu-devel@lfdr.de>; Wed,  5 Mar 2025 06:42:28 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tphV7-0004li-76; Wed, 05 Mar 2025 00:41:01 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <anisinha@redhat.com>)
 id 1tphV2-0004l8-Px
 for qemu-devel@nongnu.org; Wed, 05 Mar 2025 00:40:56 -0500
Received: from us-smtp-delivery-124.mimecast.com ([170.10.133.124])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <anisinha@redhat.com>)
 id 1tphUz-00039o-H9
 for qemu-devel@nongnu.org; Wed, 05 Mar 2025 00:40:56 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1741153251;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=tSeegkE9QjJyznywZ+AhbXKtPc8gbtauAIWttF6zfJE=;
 b=WoSeDJGlcMqKjZnPgD5mLyVBjCpLHIRgQC3pJwtmSAwvVIq9BNmrVUQG+KXjD/y6j+kUDY
 GPOuUYtyRg/RMpswm/ErwOqAWBUhJOubIqDUqEoeyYzXb9nibUn10LOlXZg/G7HfxMGxVY
 TVtz/ThACFibYO4Y5fRIXl1s7G7SYaU=
Received: from mail-ej1-f72.google.com (mail-ej1-f72.google.com
 [209.85.218.72]) by relay.mimecast.com with ESMTP with STARTTLS
 (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id
 us-mta-274-dMjFRTc-No6On3BiTPzUug-1; Wed, 05 Mar 2025 00:40:49 -0500
X-MC-Unique: dMjFRTc-No6On3BiTPzUug-1
X-Mimecast-MFC-AGG-ID: dMjFRTc-No6On3BiTPzUug_1741153249
Received: by mail-ej1-f72.google.com with SMTP id
 a640c23a62f3a-abbae81829fso837251566b.3
 for <qemu-devel@nongnu.org>; Tue, 04 Mar 2025 21:40:49 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1741153248; x=1741758048;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=tSeegkE9QjJyznywZ+AhbXKtPc8gbtauAIWttF6zfJE=;
 b=olK0jusuzHoc1cdBbhrKIyQoTt260tEeVD6aYxPA8d/pR5CS+iXshdF93iTVmuUSyD
 aguLx0YuER0k8iMBvqUk5OsXD+m9mQqmP4PYjf5z0dTJYsyRWq8LGLMk72oIhsS8/Xl9
 YiG+4tqNhhbE+g1hBaxqUR0xpqiRcMusJiFEIiMvB0UFrC09QQUDmDk4QQYOHlYCkypj
 ap/ll8L3klpwh+oe/w9vzaUXcyYHpudcNVOm0Ae8iKhP64FvVqx6d5AXdIOoAASHj+WC
 ThTbvGzJ2fzizfpetofpq8gnTPQK2wQiaE+L9G+qm613BrPa1nNe8Yy/OqCFuao6XOP/
 utOA==
X-Forwarded-Encrypted: i=1;
 AJvYcCXbWbfwBtcT5xpwA2JPgj/U6jeZLc/T1rcvLuN2iKggGhxT44nlmMnOLnWUXL0sCTU9bAIND9sjrK7A@nongnu.org
X-Gm-Message-State: AOJu0YxSC936cJ5yRBfk0Ulf8ZFiZ+q0GpY+Tvw996HFq4KYEbMzATc7
 ljuxGQ1u33FTUozr8RcC1tFn8Rw9YmD6XZWi3jAIW4T86UDIEkTTWOXiByGa++qZ7X1I2SxwykM
 6GcBoJIh/ZTnquTHARjXwrlgHP2e/zaJvpFPipjFoYS5zDaRQNgntl6FFZozRjjf8vwasTN5HaT
 yGKxlaE81KYFATjmx5T9WBX8KwZarp93+esP0FOA==
X-Gm-Gg: ASbGncueXVE23Pn9rHwj68BWBKBltgd+RGRAXhLaF4xe9+JcoBzWNX5MrSxJZ5kymUW
 KQvo+28uS8GJBktTnC7w2MzGSgZ0ebkYeavUPphPO9TDp/eD+bKY2iiJZnwAi64+1bkuX/UpX
X-Received: by 2002:a17:907:c302:b0:abe:c894:5986 with SMTP id
 a640c23a62f3a-ac20dae1ff1mr208571366b.39.1741153247588; 
 Tue, 04 Mar 2025 21:40:47 -0800 (PST)
X-Google-Smtp-Source: AGHT+IEZthPMvD/ACQ/DfQb3hliRGKfstZEAQfiNxDx/UNxdqZU/jyWQlCcUcGl7raXtH6CS9yQB8cGxv0fp9bAFyoE=
X-Received: by 2002:a17:907:c302:b0:abe:c894:5986 with SMTP id
 a640c23a62f3a-ac20dae1ff1mr208569166b.39.1741153247072; Tue, 04 Mar 2025
 21:40:47 -0800 (PST)
MIME-Version: 1.0
References: <20250128035526.3750043-1-anisinha@redhat.com>
 <20250131105408.3c7326da@imammedo.users.ipa.redhat.com>
 <CAK3XEhOotXY0bjON4EwKSCD2sAMddi20Kymi7f_MtgQ14DNzuQ@mail.gmail.com>
In-Reply-To: <CAK3XEhOotXY0bjON4EwKSCD2sAMddi20Kymi7f_MtgQ14DNzuQ@mail.gmail.com>
From: Ani Sinha <anisinha@redhat.com>
Date: Wed, 5 Mar 2025 11:10:35 +0530
X-Gm-Features: AQ5f1JoyykHDmH8G8PPEibHSzXMsjr6KuLeJl35bHnwBYHPPrA0knwxAZ2dUUQA
Message-ID: <CAK3XEhNf09vNGf0969rDHUbb+ywtsU5Djg7eoP4q5Nry3V8dtA@mail.gmail.com>
Subject: Re: [PATCH v6] hw/i386/cpu: remove default_cpu_version and simplify
To: Igor Mammedov <imammedo@redhat.com>
Cc: Sergio Lopez <slp@redhat.com>, Paolo Bonzini <pbonzini@redhat.com>, 
 "Michael S. Tsirkin" <mst@redhat.com>,
 Marcel Apfelbaum <marcel.apfelbaum@gmail.com>, 
 Richard Henderson <richard.henderson@linaro.org>,
 Eduardo Habkost <eduardo@habkost.net>, 
 Zhao Liu <zhao1.liu@intel.com>, qemu-devel@nongnu.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=170.10.133.124; envelope-from=anisinha@redhat.com;
 helo=us-smtp-delivery-124.mimecast.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.001,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H2=0.001,
 RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Wed, Mar 5, 2025 at 3:53=E2=80=AFAM Ani Sinha <anisinha@redhat.com> wrot=
e:
>
> On Fri, Jan 31, 2025 at 3:24=E2=80=AFPM Igor Mammedov <imammedo@redhat.co=
m> wrote:
> >
> > On Tue, 28 Jan 2025 09:25:26 +0530
> > Ani Sinha <anisinha@redhat.com> wrote:
> >
> > > commit 0788a56bd1ae3 ("i386: Make unversioned CPU models be aliases")
> > > introduced 'default_cpu_version' for PCMachineClass. This created thr=
ee
> > > categories of CPU models:
> > >  - Most unversioned CPU models would use version 1 by default.
> > >  - For machines 4.0.1 and older that do not support cpu model aliases=
, a
> > >    special default_cpu_version value of CPU_VERSION_LEGACY is used.
> > >  - It was thought that future machines would use the latest value of =
cpu
> > >    versions corresponding to default_cpu_version value of
> > >    CPU_VERSION_LATEST [1].
> > >
> > > All pc machines still use the default cpu version of 1 for
> > > unversioned cpu models. CPU_VERSION_LATEST is a moving target and
> > > changes with time. Therefore, if machines use CPU_VERSION_LATEST, it =
would
> > > mean that over a period of time, for the same machine type, the cpu v=
ersion
> > > would be different depending on what is latest at that time. This wou=
ld
> > > break guests even when they use a versioned machine type. Therefore, =
for
> > > pc machines, use of CPU_VERSION_LATEST is not possible. Currently, on=
ly
> > > microvms use CPU_VERSION_LATEST.
> > >
> > > This change cleans up the complicated logic around default_cpu_versio=
n
> > > including getting rid of default_cpu_version property itself. A coupl=
e of new
> > > flags are introduced, one for the legacy model for machines 4.0.1 and=
 older
> > > and other for microvms. For older machines, a new pc machine property=
 is
> > > introduced that separates pc machine versions 4.0.1 and older from th=
e newer
> > > machines. 4.0.1 and older machines are scheduled to be deleted toward=
s
> > > end of 2025 since they would be 6 years old by then. At that time, we=
 can
> > > remove all logic around legacy cpus. Microvms are the only machines t=
hat
> > > continue to use the latest cpu version. If this changes later, we can
> > > remove all logic around x86_cpu_model_last_version(). Default cpu ver=
sion
> > > for unversioned cpu models is hardcoded to the value 1 and applies
> > > unconditionally for all pc machine types of version 4.1 and above.
> > >
> > > This change also removes all complications around CPU_VERSION_AUTO
> > > including removal of the value itself.
> > >
> > > 1) See commit dcafd1ef0af227 ("i386: Register versioned CPU models")
> > >
> > > CC: imammedo@redhat.com
> > > Signed-off-by: Ani Sinha <anisinha@redhat.com>
> > > Reviewed-by: Zhao Liu <zhao1.liu@intel.com>
> > > ---
> > >  hw/i386/microvm.c     |  3 +-
> > >  hw/i386/pc.c          | 14 +++++++++
> > >  hw/i386/pc_piix.c     |  6 ++--
> > >  hw/i386/pc_q35.c      |  6 ++--
> > >  hw/i386/x86-common.c  |  4 +--
> > >  include/hw/i386/pc.h  |  7 +++--
> > >  include/hw/i386/x86.h |  2 +-
> > >  target/i386/cpu.c     | 69 ++++++++++++++++++++++-------------------=
--
> > >  target/i386/cpu.h     | 21 +++----------
> > >  9 files changed, 67 insertions(+), 65 deletions(-)
> > >
> > > changelog:
> > > v2: explain in commit log why use of CPU_VERSION_LATEST for machines
> > > is problematic.
> > > v3: fix a bug that broke the pipeline
> > > https://gitlab.com/mstredhat/qemu/-/pipelines/1626171267
> > > when cpu versions are explicitly specified in the command line,
> > > respect that and do not enforce legacy (unversioned) cpu logic.
> > > The pipeline is green now with the fix:
> > > https://gitlab.com/anisinha/qemu/-/pipelines/1626783632
> > > v4: made changes as per Zhao's suggestions.
> > > Pipeline passes https://gitlab.com/anisinha/qemu/-/pipelines/16358298=
77
> > > v5: adjustment of pc_init_cpus() declaration as per Zhao's suggestion=
. This
> > > simplifies things and also passes compilation.
> > > CI still passes https://gitlab.com/anisinha/qemu/-/pipelines/16376574=
51
> > > v6: cosmetic commit log correction as suggested by Igor. rebase, adde=
d tags.
> > >
> > > diff --git a/hw/i386/microvm.c b/hw/i386/microvm.c
> > > index a8d354aabe..ffb1b37fe5 100644
> > > --- a/hw/i386/microvm.c
> > > +++ b/hw/i386/microvm.c
> > > @@ -458,7 +458,8 @@ static void microvm_machine_state_init(MachineSta=
te *machine)
> > >
> > >      microvm_memory_init(mms);
> > >
> > > -    x86_cpus_init(x86ms, CPU_VERSION_LATEST);
> > > +    x86_cpu_uses_lastest_version();
> >
> > for microvm, we do not have versioned machines,
> > hence we are not obliged to keep the same cpu between
> > different qemu versions.
> >
> > I'd prefer to follow arm/virt with no default cpu behavior,
> > but that ship has sailed off already.
> >
> > Lets try instead of the latest, use cpu model name as is
> > (i.e. typically it would be non versioned model) that would keep
> > existing CLI work.
> > Ones that want a specific version can use explicit versioned name on CL=
I.
> >
> > i.e. remove the notion of CPU_VERSION_LATEST 1st (a separate patch).
> > if this accepted that would make this patch a bit simpler.
> >
> > > +    x86_cpus_init(x86ms);
> > >
> > >      microvm_devices_init(mms);
> > >  }
> > > diff --git a/hw/i386/pc.c b/hw/i386/pc.c
> > > index b46975c8a4..f97a519573 100644
> > > --- a/hw/i386/pc.c
> > > +++ b/hw/i386/pc.c
> > > @@ -30,6 +30,7 @@
> > >  #include "hw/hyperv/hv-balloon.h"
> > >  #include "hw/i386/fw_cfg.h"
> > >  #include "hw/i386/vmport.h"
> > > +#include "target/i386/cpu.h"
> > >  #include "system/cpus.h"
> > >  #include "hw/ide/ide-bus.h"
> > >  #include "hw/timer/hpet.h"
> > > @@ -615,6 +616,19 @@ void pc_acpi_smi_interrupt(void *opaque, int irq=
, int level)
> > >      }
> > >  }
> > >
> > > +void pc_init_cpus(MachineState *ms)
> > > +{
> > I'd not introduce this function, instead add duplicated
> > call x86_cpu_set_legacy_version() to pc_init1/pc_q35_init,
> > this way it would be more concise and introduce less code churn
> >
> > > +    X86MachineState *x86ms =3D X86_MACHINE(ms);
> > > +    PCMachineState *pcms =3D PC_MACHINE(ms);
> > > +    PCMachineClass *pcmc =3D PC_MACHINE_GET_CLASS(pcms);
> > > +
> > > +    if (pcmc->no_versioned_cpu_model) {
> > > +        /* use legacy cpu as it does not support versions */
> > > +        x86_cpu_set_legacy_version();
> > > +    }
> > > +    x86_cpus_init(x86ms);
> > > +}
> > > +
> > >  static
> > >  void pc_machine_done(Notifier *notifier, void *data)
> > >  {
> > > diff --git a/hw/i386/pc_piix.c b/hw/i386/pc_piix.c
> > > index 04d2957adc..dc684cb011 100644
> > > --- a/hw/i386/pc_piix.c
> > > +++ b/hw/i386/pc_piix.c
> > > @@ -181,7 +181,8 @@ static void pc_init1(MachineState *machine, const=
 char *pci_type)
> > >      }
> > >
> > >      pc_machine_init_sgx_epc(pcms);
> > > -    x86_cpus_init(x86ms, pcmc->default_cpu_version);
> > > +
> > > +    pc_init_cpus(machine);
> > >
> > >      if (kvm_enabled()) {
> > >          kvmclock_create(pcmc->kvmclock_create_always);
> > > @@ -457,7 +458,6 @@ static void pc_i440fx_machine_options(MachineClas=
s *m)
> > >      ObjectClass *oc =3D OBJECT_CLASS(m);
> > >      pcmc->default_south_bridge =3D TYPE_PIIX3_DEVICE;
> > >      pcmc->pci_root_uid =3D 0;
> > > -    pcmc->default_cpu_version =3D 1;
> > >
> > >      m->family =3D "pc_piix";
> > >      m->desc =3D "Standard PC (i440FX + PIIX, 1996)";
> > > @@ -669,7 +669,7 @@ static void pc_i440fx_machine_4_0_options(Machine=
Class *m)
> > >  {
> > >      PCMachineClass *pcmc =3D PC_MACHINE_CLASS(m);
> > >      pc_i440fx_machine_4_1_options(m);
> > > -    pcmc->default_cpu_version =3D CPU_VERSION_LEGACY;
> > > +    pcmc->no_versioned_cpu_model =3D true;
> > >      compat_props_add(m->compat_props, hw_compat_4_0, hw_compat_4_0_l=
en);
> > >      compat_props_add(m->compat_props, pc_compat_4_0, pc_compat_4_0_l=
en);
> > >  }
> > > diff --git a/hw/i386/pc_q35.c b/hw/i386/pc_q35.c
> > > index 77536dd697..045b05da64 100644
> > > --- a/hw/i386/pc_q35.c
> > > +++ b/hw/i386/pc_q35.c
> > > @@ -187,7 +187,8 @@ static void pc_q35_init(MachineState *machine)
> > >      }
> > >
> > >      pc_machine_init_sgx_epc(pcms);
> > > -    x86_cpus_init(x86ms, pcmc->default_cpu_version);
> > > +
> > I'd drop newline
> >
> > > +    pc_init_cpus(machine);
> > >
> > >      if (kvm_enabled()) {
> > >          kvmclock_create(pcmc->kvmclock_create_always);
> > > @@ -339,7 +340,6 @@ static void pc_q35_machine_options(MachineClass *=
m)
> > >  {
> > >      PCMachineClass *pcmc =3D PC_MACHINE_CLASS(m);
> > >      pcmc->pci_root_uid =3D 0;
> > > -    pcmc->default_cpu_version =3D 1;
> > >
> > >      m->family =3D "pc_q35";
> > >      m->desc =3D "Standard PC (Q35 + ICH9, 2009)";
> > > @@ -547,7 +547,7 @@ static void pc_q35_machine_4_0_1_options(MachineC=
lass *m)
> > >  {
> > >      PCMachineClass *pcmc =3D PC_MACHINE_CLASS(m);
> > >      pc_q35_machine_4_1_options(m);
> > > -    pcmc->default_cpu_version =3D CPU_VERSION_LEGACY;
> > > +    pcmc->no_versioned_cpu_model =3D true;
> > >      /*
> > >       * This is the default machine for the 4.0-stable branch. It is =
basically
> > >       * a 4.0 that doesn't use split irqchip by default. It MUST henc=
e apply the
> > > diff --git a/hw/i386/x86-common.c b/hw/i386/x86-common.c
> > > index 008496b5b8..1ed5bc6010 100644
> > > --- a/hw/i386/x86-common.c
> > > +++ b/hw/i386/x86-common.c
> > > @@ -66,15 +66,13 @@ out:
> > >      object_unref(cpu);
> > >  }
> > >
> > > -void x86_cpus_init(X86MachineState *x86ms, int default_cpu_version)
> > > +void x86_cpus_init(X86MachineState *x86ms)
> > >  {
> > >      int i;
> > >      const CPUArchIdList *possible_cpus;
> > >      MachineState *ms =3D MACHINE(x86ms);
> > >      MachineClass *mc =3D MACHINE_GET_CLASS(x86ms);
> > >
> > > -    x86_cpu_set_default_version(default_cpu_version);
> > > -
> > >      /*
> > >       * Calculates the limit to CPU APIC ID values
> > >       *
> > > diff --git a/include/hw/i386/pc.h b/include/hw/i386/pc.h
> > > index a558705cb9..563f765d7f 100644
> > > --- a/include/hw/i386/pc.h
> > > +++ b/include/hw/i386/pc.h
> > > @@ -92,9 +92,6 @@ struct PCMachineClass {
> > >
> > >      /* Compat options: */
> > >
> > > -    /* Default CPU model version.  See x86_cpu_set_default_version()=
. */
> > > -    int default_cpu_version;
> > > -
> > >      /* ACPI compat: */
> > >      bool has_acpi_build;
> > >      int pci_root_uid;
> > > @@ -125,6 +122,9 @@ struct PCMachineClass {
> > >       * check for memory.
> > >       */
> > >      bool broken_32bit_mem_addr_check;
> > > +
> > > +    /* whether the machine supports versioned cpu models */
> > > +    bool no_versioned_cpu_model;
> > >  };
> > >
> > >  #define TYPE_PC_MACHINE "generic-pc-machine"
> > > @@ -136,6 +136,7 @@ GSIState *pc_gsi_create(qemu_irq **irqs, bool pci=
_enabled);
> > >
> > >  /* pc.c */
> > >
> > > +void pc_init_cpus(MachineState *ms);
> > >  void pc_acpi_smi_interrupt(void *opaque, int irq, int level);
> > >
> > >  #define PCI_HOST_PROP_RAM_MEM          "ram-mem"
> > > diff --git a/include/hw/i386/x86.h b/include/hw/i386/x86.h
> > > index d43cb3908e..2d2b987fa1 100644
> > > --- a/include/hw/i386/x86.h
> > > +++ b/include/hw/i386/x86.h
> > > @@ -114,7 +114,7 @@ void init_topo_info(X86CPUTopoInfo *topo_info, co=
nst X86MachineState *x86ms);
> > >  uint32_t x86_cpu_apic_id_from_index(X86MachineState *x86ms,
> > >                                      unsigned int cpu_index);
> > >
> > > -void x86_cpus_init(X86MachineState *pcms, int default_cpu_version);
> > > +void x86_cpus_init(X86MachineState *pcms);
> > >  void x86_rtc_set_cpus_count(ISADevice *rtc, uint16_t cpus_count);
> > >  void x86_cpu_pre_plug(HotplugHandler *hotplug_dev,
> > >                        DeviceState *dev, Error **errp);
> > > diff --git a/target/i386/cpu.c b/target/i386/cpu.c
> > > index 1b9c11022c..c1f868c4dd 100644
> > > --- a/target/i386/cpu.c
> > > +++ b/target/i386/cpu.c
> > > @@ -192,6 +192,9 @@ struct CPUID2CacheDescriptorInfo cpuid2_cache_des=
criptors[] =3D {
> > >   */
> > >  #define CACHE_DESCRIPTOR_UNAVAILABLE 0xFF
> > >
> > > +/* default cpu version to use */
> > > +#define DEFAULT_CPU_VERSION 1
> > > +
> > >  /*
> > >   * Return a CPUID 2 cache descriptor for a given cache.
> > >   * If no known descriptor is found, return CACHE_DESCRIPTOR_UNAVAILA=
BLE
> > > @@ -5343,20 +5346,16 @@ static const X86CPUDefinition builtin_x86_def=
s[] =3D {
> > >      },
> > >  };
> > >
> > > -/*
> > > - * We resolve CPU model aliases using -v1 when using "-machine
> > > - * none", but this is just for compatibility while libvirt isn't
> > > - * adapted to resolve CPU model versions before creating VMs.
> > > - * See "Runnability guarantee of CPU models" at
> > > - * docs/about/deprecated.rst.
> > > - */
> > > -X86CPUVersion default_cpu_version =3D 1;
> > > +static bool use_legacy_cpu;
> > > +void x86_cpu_set_legacy_version(void)
> > > +{
> > > +    use_legacy_cpu =3D true;
> > so all the difference between legacy and not legacy, is alias_of
> > in QMP output.
> >
> > In that case lets be more specific and name it as such
> > i.e. something like 'qmp_has_alias'
> >
> > > +}
> > >
> > > -void x86_cpu_set_default_version(X86CPUVersion version)
> > > +static bool use_latest_cpu;
> > > +void x86_cpu_uses_lastest_version(void)
> > >  {
> > > -    /* Translating CPU_VERSION_AUTO to CPU_VERSION_AUTO doesn't make=
 sense */
> > > -    assert(version !=3D CPU_VERSION_AUTO);
> > > -    default_cpu_version =3D version;
> > > +    use_latest_cpu =3D true;
> > >  }
> > >
> > >  static X86CPUVersion x86_cpu_model_last_version(const X86CPUModel *m=
odel)
> > > @@ -5374,14 +5373,11 @@ static X86CPUVersion x86_cpu_model_last_versi=
on(const X86CPUModel *model)
> > >  /* Return the actual version being used for a specific CPU model */
> > >  static X86CPUVersion x86_cpu_model_resolve_version(const X86CPUModel=
 *model)
> > >  {
> > > -    X86CPUVersion v =3D model->version;
> > > -    if (v =3D=3D CPU_VERSION_AUTO) {
> > > -        v =3D default_cpu_version;
> > > -    }
> > > -    if (v =3D=3D CPU_VERSION_LATEST) {
> > > +    if (use_latest_cpu) {
> > >          return x86_cpu_model_last_version(model);
> > >      }
> > > -    return v;
> > > +
> > I'd drop newline
> >
> > > +    return model->version;
> > >  }
> > >
> > >  static const Property max_x86_cpu_properties[] =3D {
> > > @@ -5985,10 +5981,15 @@ static char *x86_cpu_class_get_alias_of(X86CP=
UClass *cc)
> > >      if (!cc->model || !cc->model->is_alias) {
> > >          return NULL;
> > >      }
> > > -    version =3D x86_cpu_model_resolve_version(cc->model);
> > > -    if (version <=3D 0) {
> > > +
> > > +    if (use_legacy_cpu) {
> > > +        /* legacy cpu models do not support cpu aliases */
> > >          return NULL;
> > >      }
> > > +
> > > +    version =3D x86_cpu_model_resolve_version(cc->model);
> > > +    assert(version);
> > > +
> > >      return x86_cpu_versioned_model_name(cc->model->cpudef, version);
> > >  }
> > >
> > > @@ -6002,11 +6003,7 @@ static void x86_cpu_list_entry(gpointer data, =
gpointer user_data)
> > >      g_autofree char *model_id =3D x86_cpu_class_get_model_id(cc);
> > >
> > >      if (!desc && alias_of) {
> > > -        if (cc->model && cc->model->version =3D=3D CPU_VERSION_AUTO)=
 {
> > > -            desc =3D g_strdup("(alias configured by machine type)");
> > > -        } else {
> > >              desc =3D g_strdup_printf("(alias of %s)", alias_of);
> > misaligned wrt 'new' 'if' block?
> >
> > > -        }
> > >      }
> > >      if (!desc && cc->model && cc->model->note) {
> > >          desc =3D g_strdup_printf("%s [%s]", model_id, cc->model->not=
e);
> > > @@ -6109,13 +6106,8 @@ static void x86_cpu_definition_entry(gpointer =
data, gpointer user_data)
> > >      } else {
> > >          info->deprecated =3D false;
> > >      }
> > > -    /*
> > > -     * Old machine types won't report aliases, so that alias transla=
tion
> > > -     * doesn't break compatibility with previous QEMU versions.
> > > -     */
> > > -    if (default_cpu_version !=3D CPU_VERSION_LEGACY) {
> > > -        info->alias_of =3D x86_cpu_class_get_alias_of(cc);
> > > -    }
> > > +
> > > +    info->alias_of =3D x86_cpu_class_get_alias_of(cc);
> > >
> > >      QAPI_LIST_PREPEND(*cpu_list, info);
> > >  }
> > > @@ -6287,7 +6279,12 @@ static void x86_cpu_apply_version_props(X86CPU=
 *cpu, X86CPUModel *model)
> > >      const X86CPUVersionDefinition *vdef;
> > >      X86CPUVersion version =3D x86_cpu_model_resolve_version(model);
> > >
> > > -    if (version =3D=3D CPU_VERSION_LEGACY) {
> > > +    /*
> > > +     * if the machine uses legacy cpus, use legacy cpus with no vers=
ions
> > > +     * when no explict CPU versions are specified in the CPU definit=
ion
> > > +     * passed from the command line.
> > > +     */
> > > +    if (version =3D=3D DEFAULT_CPU_VERSION && use_legacy_cpu) {
> > >          return;
> > >      }
> >
> > I think we can safely drop this check altogether since followup
> > call x86_cpu_def_get_versions will return version 1 if not specified
> > and looking at model definitions all existing v1 defs have no property
> > overrides. So 'for' loop is effectively would be nop.
>
> See this https://lists.gnu.org/archive/html/qemu-devel/2025-01/msg02559.h=
tml
> I think this check is needed otherwise
> tests/functional/test_x86_cpu_model_versions.py fails. You can analyze
> why.

I take this back, That bugfix was different. The conditional in its
current form is redundant.
Removed it and it passed CI
https://gitlab.com/anisinha/qemu/-/pipelines/1700325177.

>
> >
> > >
> > > @@ -6317,7 +6314,11 @@ static const CPUCaches *x86_cpu_get_versioned_=
cache_info(X86CPU *cpu,
> > >      X86CPUVersion version =3D x86_cpu_model_resolve_version(model);
> > >      const CPUCaches *cache_info =3D model->cpudef->cache_info;
> > >
> > > -    if (version =3D=3D CPU_VERSION_LEGACY) {
> > > +    /*
> > > +     * If machine supports legacy cpus and no explicit cpu versions =
are
> > > +     * specified, use the cache from the unversioned cpu definition.
> > > +     */
> > > +    if (version =3D=3D DEFAULT_CPU_VERSION && use_legacy_cpu) {
> > >          return cache_info;
> > >      }
> >
> > the same as above comment, only wrt cache_info
> >
> > >
> > > @@ -6452,7 +6453,7 @@ static void x86_register_cpudef_types(const X86=
CPUDefinition *def)
> > >      /* Unversioned model: */
> > >      m =3D g_new0(X86CPUModel, 1);
> > >      m->cpudef =3D def;
> > > -    m->version =3D CPU_VERSION_AUTO;
> > > +    m->version =3D DEFAULT_CPU_VERSION;
> >
> > with this being the remaining user of macro just drop it and use 1 dire=
ctly.
> >
> > >      m->is_alias =3D true;
> > >      x86_register_cpu_model_type(def->name, m);
> > >
> > > diff --git a/target/i386/cpu.h b/target/i386/cpu.h
> > > index b26e25ba15..bdbe54b26f 100644
> > > --- a/target/i386/cpu.h
> > > +++ b/target/i386/cpu.h
> > > @@ -2679,27 +2679,14 @@ void cpu_report_tpr_access(CPUX86State *env, =
TPRAccess access);
> > >  void apic_handle_tpr_access_report(DeviceState *d, target_ulong ip,
> > >                                     TPRAccess access);
> > >
> > > -/* Special values for X86CPUVersion: */
> > > -
> > > -/* Resolve to latest CPU version */
> > > -#define CPU_VERSION_LATEST -1
> > > -
> > > -/*
> > > - * Resolve to version defined by current machine type.
> > > - * See x86_cpu_set_default_version()
> > > - */
> > > -#define CPU_VERSION_AUTO   -2
> > > -
> > > -/* Don't resolve to any versioned CPU models, like old QEMU versions=
 */
> > > -#define CPU_VERSION_LEGACY  0
> > > -
> > >  typedef int X86CPUVersion;
> > >
> > >  /*
> > > - * Set default CPU model version for CPU models having
> > > - * version =3D=3D CPU_VERSION_AUTO.
> > > + * Set CPU model version to the lastest version.
> > > + * Currently, this is only used by microvm.
> > >   */
> > > -void x86_cpu_set_default_version(X86CPUVersion version);
> > > +void x86_cpu_uses_lastest_version(void);
> > > +void x86_cpu_set_legacy_version(void);
> > >
> > >  #ifndef CONFIG_USER_ONLY
> > >
> >


