###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID srv02749)
#  Generated on:      Sun Apr 30 22:28:54 2023
#  Design:            computer
#  Command:           timeDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin master_clock_r_REG23_S4/C 
Endpoint:   master_clock_r_REG23_S4/SD   (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2964_S5/QN (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.417
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.517
  Arrival Time                  1.639
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   0.412 |    0.289 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   0.412 |    0.289 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 0.381 |   0.792 |    0.670 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.011 |   0.803 |    0.680 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.708 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.833 |    0.710 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.877 |    0.755 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.887 |    0.764 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2  | CLKBU15 | 0.098 |   0.984 |    0.862 | 
     | CORE_Clock__L4_I6/A          |   ^   | CORE_Clock__L3_N2  | CLKBU12 | 0.003 |   0.987 |    0.865 | 
     | CORE_Clock__L4_I6/Q          |   ^   | CORE_Clock__L4_N6  | CLKBU12 | 0.129 |   1.116 |    0.993 | 
     | CORE_Clock__L5_I7/A          |   ^   | CORE_Clock__L4_N6  | CLKIN10 | 0.014 |   1.129 |    1.007 | 
     | CORE_Clock__L5_I7/Q          |   v   | CORE_Clock__L5_N7  | CLKIN10 | 0.036 |   1.166 |    1.043 | 
     | CORE_Clock__L6_I13/A         |   v   | CORE_Clock__L5_N7  | CLKIN15 | 0.004 |   1.170 |    1.047 | 
     | CORE_Clock__L6_I13/Q         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.048 |   1.217 |    1.095 | 
     | CORE_Clock__L7_I25/A         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.012 |   1.229 |    1.107 | 
     | CORE_Clock__L7_I25/Q         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.032 |   1.261 |    1.138 | 
     | CORE_Clock__L8_I49/A         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.010 |   1.271 |    1.149 | 
     | CORE_Clock__L8_I49/Q         |   ^   | CORE_Clock__L8_N49 | CLKIN15 | 0.049 |   1.320 |    1.198 | 
     | master_clock_r_REG2964_S5/C  |   ^   | CORE_Clock__L8_N49 | DFSC1   | 0.002 |   1.323 |    1.200 | 
     | master_clock_r_REG2964_S5/QN |   v   | n28840             | DFSC1   | 0.317 |   1.639 |    1.517 | 
     | master_clock_r_REG23_S4/SD   |   v   | n28840             | DFSP1   | 0.000 |   1.639 |    1.517 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                           |       |                      |         |       |  Time   |   Time   | 
     |---------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                     |   ^   | Clock                |         |       |   0.411 |    0.534 | 
     | PAD_Clock/PAD             |   ^   | Clock                | ICUP    | 0.000 |   0.411 |    0.534 | 
     | PAD_Clock/Y               |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.915 | 
     | CORE_Clock__L1_I0/A       |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.925 | 
     | CORE_Clock__L1_I0/Q       |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.953 | 
     | CORE_Clock__L2_I0/A       |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.955 | 
     | CORE_Clock__L2_I0/Q       |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.999 | 
     | CORE_Clock__L3_I2/A       |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.009 | 
     | CORE_Clock__L3_I2/Q       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.107 | 
     | CORE_Clock__L4_I4/A       |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    1.109 | 
     | CORE_Clock__L4_I4/Q       |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    1.219 | 
     | CORE_Clock__L5_I5/A       |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   1.100 |    1.222 | 
     | CORE_Clock__L5_I5/Q       |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.044 |   1.144 |    1.266 | 
     | CORE_Clock__L6_I10/A      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   1.158 |    1.280 | 
     | CORE_Clock__L6_I10/Q      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.054 |   1.211 |    1.334 | 
     | CORE_Clock__L7_I20/A      |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.016 |   1.227 |    1.349 | 
     | CORE_Clock__L7_I20/Q      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.043 |   1.270 |    1.392 | 
     | CORE_Clock__L8_I41/A      |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.011 |   1.281 |    1.403 | 
     | CORE_Clock__L8_I41/Q      |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.042 |   1.323 |    1.445 | 
     | CORE_Clock__L9_I73/A      |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.004 |   1.327 |    1.450 | 
     | CORE_Clock__L9_I73/Q      |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.040 |   1.367 |    1.489 | 
     | CORE_Clock__L10_I140/A    |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.003 |   1.370 |    1.492 | 
     | CORE_Clock__L10_I140/Q    |   ^   | CORE_Clock__L10_N140 | CLKIN15 | 0.046 |   1.416 |    1.539 | 
     | master_clock_r_REG23_S4/C |   ^   | CORE_Clock__L10_N140 | DFSP1   | 0.001 |   1.417 |    1.539 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin master_clock_r_REG318_S21/C 
Endpoint:   master_clock_r_REG318_S21/SD   (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG320_S23_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.451
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.551
  Arrival Time                  1.695
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |    0.267 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.267 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.648 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.658 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.686 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.688 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.733 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.743 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.840 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.843 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.950 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.963 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.991 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.996 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.059 | 
     | CORE_Clock__L7_I27/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.063 | 
     | CORE_Clock__L7_I27/Q           |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   1.234 |    1.090 | 
     | CORE_Clock__L8_I52/A           |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   1.238 |    1.093 | 
     | CORE_Clock__L8_I52/Q           |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   1.290 |    1.145 | 
     | CORE_Clock__L9_I87/A           |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   1.293 |    1.148 | 
     | CORE_Clock__L9_I87/Q           |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.040 |   1.333 |    1.188 | 
     | CORE_Clock__L10_I169/A         |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   1.336 |    1.192 | 
     | CORE_Clock__L10_I169/Q         |   ^   | CORE_Clock__L10_N169 | CLKIN15 | 0.046 |   1.382 |    1.238 | 
     | master_clock_r_REG320_S23_IP/C |   ^   | CORE_Clock__L10_N169 | DFSEC1  | 0.003 |   1.385 |    1.241 | 
     | master_clock_r_REG320_S23_IP/Q |   ^   | n31262               | DFSEC1  | 0.310 |   1.695 |    1.551 | 
     | master_clock_r_REG318_S21/SD   |   ^   | n31262               | DFSP1   | 0.000 |   1.695 |    1.551 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.412 |    0.556 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.556 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.936 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.947 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.975 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.977 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.021 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.031 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.129 | 
     | CORE_Clock__L4_I5/A         |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.131 | 
     | CORE_Clock__L4_I5/Q         |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.238 | 
     | CORE_Clock__L5_I6/A         |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.241 | 
     | CORE_Clock__L5_I6/Q         |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.283 | 
     | CORE_Clock__L6_I12/A        |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.287 | 
     | CORE_Clock__L6_I12/Q        |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.353 | 
     | CORE_Clock__L7_I24/A        |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.369 | 
     | CORE_Clock__L7_I24/Q        |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.420 | 
     | CORE_Clock__L8_I48/A        |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.013 |   1.288 |    1.432 | 
     | CORE_Clock__L8_I48/Q        |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.065 |   1.352 |    1.497 | 
     | CORE_Clock__L9_I81/A        |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.003 |   1.356 |    1.500 | 
     | CORE_Clock__L9_I81/Q        |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.040 |   1.396 |    1.540 | 
     | CORE_Clock__L10_I156/A      |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.002 |   1.398 |    1.542 | 
     | CORE_Clock__L10_I156/Q      |   ^   | CORE_Clock__L10_N156 | CLKIN15 | 0.050 |   1.448 |    1.593 | 
     | master_clock_r_REG318_S21/C |   ^   | CORE_Clock__L10_N156 | DFSP1   | 0.002 |   1.451 |    1.595 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin master_clock_r_REG2981_S5/C 
Endpoint:   master_clock_r_REG2981_S5/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2982_S6/QN (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.419
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.519
  Arrival Time                  1.665
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   0.412 |    0.265 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   0.412 |    0.265 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 0.381 |   0.792 |    0.645 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.011 |   0.803 |    0.656 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.684 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.833 |    0.686 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.877 |    0.730 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.887 |    0.740 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2  | CLKBU15 | 0.098 |   0.984 |    0.838 | 
     | CORE_Clock__L4_I6/A          |   ^   | CORE_Clock__L3_N2  | CLKBU12 | 0.003 |   0.987 |    0.841 | 
     | CORE_Clock__L4_I6/Q          |   ^   | CORE_Clock__L4_N6  | CLKBU12 | 0.129 |   1.116 |    0.969 | 
     | CORE_Clock__L5_I7/A          |   ^   | CORE_Clock__L4_N6  | CLKIN10 | 0.014 |   1.129 |    0.983 | 
     | CORE_Clock__L5_I7/Q          |   v   | CORE_Clock__L5_N7  | CLKIN10 | 0.036 |   1.166 |    1.019 | 
     | CORE_Clock__L6_I13/A         |   v   | CORE_Clock__L5_N7  | CLKIN15 | 0.004 |   1.170 |    1.023 | 
     | CORE_Clock__L6_I13/Q         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.048 |   1.217 |    1.071 | 
     | CORE_Clock__L7_I25/A         |   ^   | CORE_Clock__L6_N13 | CLKIN15 | 0.012 |   1.229 |    1.083 | 
     | CORE_Clock__L7_I25/Q         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.032 |   1.261 |    1.114 | 
     | CORE_Clock__L8_I49/A         |   v   | CORE_Clock__L7_N25 | CLKIN15 | 0.010 |   1.271 |    1.125 | 
     | CORE_Clock__L8_I49/Q         |   ^   | CORE_Clock__L8_N49 | CLKIN15 | 0.049 |   1.320 |    1.174 | 
     | master_clock_r_REG2982_S6/C  |   ^   | CORE_Clock__L8_N49 | DFSP1   | 0.002 |   1.323 |    1.176 | 
     | master_clock_r_REG2982_S6/QN |   ^   | n28828             | DFSP1   | 0.343 |   1.665 |    1.519 | 
     | master_clock_r_REG2981_S5/SD |   ^   | n28828             | DFSC1   | 0.000 |   1.665 |    1.519 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.412 |    0.558 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.558 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.939 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.949 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.977 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.979 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.024 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.033 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.131 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    1.133 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    1.243 | 
     | CORE_Clock__L5_I5/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   1.100 |    1.246 | 
     | CORE_Clock__L5_I5/Q         |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.044 |   1.144 |    1.290 | 
     | CORE_Clock__L6_I10/A        |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   1.158 |    1.304 | 
     | CORE_Clock__L6_I10/Q        |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.054 |   1.211 |    1.358 | 
     | CORE_Clock__L7_I20/A        |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.016 |   1.227 |    1.374 | 
     | CORE_Clock__L7_I20/Q        |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.043 |   1.270 |    1.416 | 
     | CORE_Clock__L8_I41/A        |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.011 |   1.281 |    1.427 | 
     | CORE_Clock__L8_I41/Q        |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.042 |   1.323 |    1.469 | 
     | CORE_Clock__L9_I73/A        |   ^   | CORE_Clock__L8_N41   | CLKIN15 | 0.004 |   1.327 |    1.474 | 
     | CORE_Clock__L9_I73/Q        |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.040 |   1.367 |    1.514 | 
     | CORE_Clock__L10_I140/A      |   v   | CORE_Clock__L9_N73   | CLKIN15 | 0.003 |   1.370 |    1.517 | 
     | CORE_Clock__L10_I140/Q      |   ^   | CORE_Clock__L10_N140 | CLKIN15 | 0.046 |   1.416 |    1.563 | 
     | master_clock_r_REG2981_S5/C |   ^   | CORE_Clock__L10_N140 | DFSC1   | 0.002 |   1.419 |    1.565 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin master_clock_r_REG1990_S22/C 
Endpoint:   master_clock_r_REG1990_S22/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG269_S8/QN   (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.461
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.561
  Arrival Time                  1.718
  Slack Time                    0.157
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                               |       |                    |         |       |  Time   |   Time   | 
     |-------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock              |         |       |   0.412 |    0.254 | 
     | PAD_Clock/PAD                 |   ^   | Clock              | ICUP    | 0.000 |   0.412 |    0.254 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock         | ICUP    | 0.381 |   0.792 |    0.635 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock         | CLKIN12 | 0.011 |   0.803 |    0.645 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.673 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.833 |    0.675 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.877 |    0.720 | 
     | CORE_Clock__L3_I0/A           |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.887 |    0.729 | 
     | CORE_Clock__L3_I0/Q           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.974 |    0.816 | 
     | CORE_Clock__L4_I1/A           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.974 |    0.816 | 
     | CORE_Clock__L4_I1/Q           |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.105 |   1.079 |    0.921 | 
     | CORE_Clock__L5_I1/A           |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.011 |   1.089 |    0.932 | 
     | CORE_Clock__L5_I1/Q           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.045 |   1.134 |    0.977 | 
     | CORE_Clock__L6_I3/A           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.154 |    0.997 | 
     | CORE_Clock__L6_I3/Q           |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.070 |   1.224 |    1.067 | 
     | CORE_Clock__L7_I6/A           |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.228 |    1.071 | 
     | CORE_Clock__L7_I6/Q           |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.039 |   1.268 |    1.110 | 
     | CORE_Clock__L8_I12/A          |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.013 |   1.280 |    1.123 | 
     | CORE_Clock__L8_I12/Q          |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.074 |   1.354 |    1.197 | 
     | master_clock_r_REG269_S8/C    |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.002 |   1.356 |    1.199 | 
     | master_clock_r_REG269_S8/QN   |   v   | n31305             | DFSE1   | 0.362 |   1.718 |    1.561 | 
     | master_clock_r_REG1990_S22/SD |   v   | n31305             | DFSE1   | 0.000 |   1.718 |    1.561 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   0.411 |    0.569 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   0.411 |    0.569 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.949 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.960 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.988 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    0.990 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.034 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.044 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.087 |   0.974 |    1.131 | 
     | CORE_Clock__L4_I1/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   0.974 |    1.131 | 
     | CORE_Clock__L4_I1/Q          |   ^   | CORE_Clock__L4_N1   | CLKBU15 | 0.105 |   1.079 |    1.236 | 
     | CORE_Clock__L5_I1/A          |   ^   | CORE_Clock__L4_N1   | CLKIN15 | 0.011 |   1.089 |    1.247 | 
     | CORE_Clock__L5_I1/Q          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.045 |   1.134 |    1.291 | 
     | CORE_Clock__L6_I3/A          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.020 |   1.154 |    1.311 | 
     | CORE_Clock__L6_I3/Q          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.070 |   1.224 |    1.382 | 
     | CORE_Clock__L7_I8/A          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.004 |   1.228 |    1.386 | 
     | CORE_Clock__L7_I8/Q          |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.045 |   1.273 |    1.431 | 
     | CORE_Clock__L8_I15/A         |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.022 |   1.296 |    1.453 | 
     | CORE_Clock__L8_I15/Q         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.059 |   1.355 |    1.513 | 
     | CORE_Clock__L9_I27/A         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.003 |   1.358 |    1.515 | 
     | CORE_Clock__L9_I27/Q         |   v   | CORE_Clock__L9_N27  | CLKIN15 | 0.042 |   1.400 |    1.557 | 
     | CORE_Clock__L10_I52/A        |   v   | CORE_Clock__L9_N27  | CLKIN15 | 0.006 |   1.406 |    1.563 | 
     | CORE_Clock__L10_I52/Q        |   ^   | CORE_Clock__L10_N52 | CLKIN15 | 0.052 |   1.458 |    1.615 | 
     | master_clock_r_REG1990_S22/C |   ^   | CORE_Clock__L10_N52 | DFSE1   | 0.003 |   1.461 |    1.618 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin RESET_SYNC_FF2/C 
Endpoint:   RESET_SYNC_FF2/D (^) checked with  leading edge of 'master_clock'
Beginpoint: RESET_SYNC_FF1/Q (^) triggered by  leading edge of 'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.418
+ Hold                          0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.528
  Arrival Time                  1.691
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                        |       |                      |         |       |  Time   |   Time   | 
     |------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                  |   ^   | Clock                |         |       |   0.412 |    0.248 | 
     | PAD_Clock/PAD          |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.248 | 
     | PAD_Clock/Y            |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.628 | 
     | CORE_Clock__L1_I0/A    |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.639 | 
     | CORE_Clock__L1_I0/Q    |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.667 | 
     | CORE_Clock__L2_I0/A    |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.669 | 
     | CORE_Clock__L2_I0/Q    |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.713 | 
     | CORE_Clock__L3_I2/A    |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.723 | 
     | CORE_Clock__L3_I2/Q    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.821 | 
     | CORE_Clock__L4_I4/A    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    0.823 | 
     | CORE_Clock__L4_I4/Q    |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    0.933 | 
     | CORE_Clock__L5_I4/A    |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    0.936 | 
     | CORE_Clock__L5_I4/Q    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    0.978 | 
     | CORE_Clock__L6_I8/A    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    0.988 | 
     | CORE_Clock__L6_I8/Q    |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.041 | 
     | CORE_Clock__L7_I18/A   |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.057 | 
     | CORE_Clock__L7_I18/Q   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.099 | 
     | CORE_Clock__L8_I36/A   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.110 | 
     | CORE_Clock__L8_I36/Q   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.046 |   1.320 |    1.156 | 
     | CORE_Clock__L9_I67/A   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   1.327 |    1.164 | 
     | CORE_Clock__L9_I67/Q   |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   1.366 |    1.203 | 
     | CORE_Clock__L10_I130/A |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   1.370 |    1.206 | 
     | CORE_Clock__L10_I130/Q |   ^   | CORE_Clock__L10_N130 | CLKIN15 | 0.047 |   1.417 |    1.253 | 
     | RESET_SYNC_FF1/C       |   ^   | CORE_Clock__L10_N130 | DFC1    | 0.001 |   1.418 |    1.254 | 
     | RESET_SYNC_FF1/Q       |   ^   | SYNC_MID_nReset      | DFC1    | 0.273 |   1.691 |    1.528 | 
     | RESET_SYNC_FF2/D       |   ^   | SYNC_MID_nReset      | DFC1    | 0.000 |   1.691 |    1.528 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                        |       |                      |         |       |  Time   |   Time   | 
     |------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                  |   ^   | Clock                |         |       |   0.412 |    0.575 | 
     | PAD_Clock/PAD          |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.575 | 
     | PAD_Clock/Y            |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.956 | 
     | CORE_Clock__L1_I0/A    |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.966 | 
     | CORE_Clock__L1_I0/Q    |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.994 | 
     | CORE_Clock__L2_I0/A    |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.996 | 
     | CORE_Clock__L2_I0/Q    |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.041 | 
     | CORE_Clock__L3_I2/A    |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.051 | 
     | CORE_Clock__L3_I2/Q    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.148 | 
     | CORE_Clock__L4_I4/A    |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    1.150 | 
     | CORE_Clock__L4_I4/Q    |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    1.260 | 
     | CORE_Clock__L5_I4/A    |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    1.264 | 
     | CORE_Clock__L5_I4/Q    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    1.305 | 
     | CORE_Clock__L6_I8/A    |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    1.316 | 
     | CORE_Clock__L6_I8/Q    |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.368 | 
     | CORE_Clock__L7_I18/A   |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.384 | 
     | CORE_Clock__L7_I18/Q   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.427 | 
     | CORE_Clock__L8_I36/A   |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.438 | 
     | CORE_Clock__L8_I36/Q   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.046 |   1.320 |    1.484 | 
     | CORE_Clock__L9_I67/A   |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   1.327 |    1.491 | 
     | CORE_Clock__L9_I67/Q   |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   1.366 |    1.530 | 
     | CORE_Clock__L10_I130/A |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   1.370 |    1.533 | 
     | CORE_Clock__L10_I130/Q |   ^   | CORE_Clock__L10_N130 | CLKIN15 | 0.047 |   1.417 |    1.580 | 
     | RESET_SYNC_FF2/C       |   ^   | CORE_Clock__L10_N130 | DFC1    | 0.002 |   1.418 |    1.582 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin master_clock_r_REG2117_S14/C 
Endpoint:   master_clock_r_REG2117_S14/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2250_S20/QN (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.461
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.561
  Arrival Time                  1.728
  Slack Time                    0.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                               |       |                    |         |       |  Time   |   Time   | 
     |-------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock              |         |       |   0.412 |    0.244 | 
     | PAD_Clock/PAD                 |   ^   | Clock              | ICUP    | 0.000 |   0.412 |    0.244 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock         | ICUP    | 0.381 |   0.792 |    0.625 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock         | CLKIN12 | 0.011 |   0.803 |    0.635 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.663 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.833 |    0.665 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.877 |    0.710 | 
     | CORE_Clock__L3_I0/A           |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.887 |    0.719 | 
     | CORE_Clock__L3_I0/Q           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.974 |    0.806 | 
     | CORE_Clock__L4_I1/A           |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.974 |    0.806 | 
     | CORE_Clock__L4_I1/Q           |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.105 |   1.079 |    0.911 | 
     | CORE_Clock__L5_I1/A           |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.011 |   1.089 |    0.922 | 
     | CORE_Clock__L5_I1/Q           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.045 |   1.134 |    0.966 | 
     | CORE_Clock__L6_I3/A           |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.154 |    0.987 | 
     | CORE_Clock__L6_I3/Q           |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.070 |   1.224 |    1.057 | 
     | CORE_Clock__L7_I6/A           |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.228 |    1.061 | 
     | CORE_Clock__L7_I6/Q           |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.039 |   1.268 |    1.100 | 
     | CORE_Clock__L8_I12/A          |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.013 |   1.280 |    1.113 | 
     | CORE_Clock__L8_I12/Q          |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.074 |   1.354 |    1.187 | 
     | master_clock_r_REG2250_S20/C  |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.003 |   1.357 |    1.189 | 
     | master_clock_r_REG2250_S20/QN |   v   | n29522             | DFSE1   | 0.371 |   1.728 |    1.561 | 
     | master_clock_r_REG2117_S14/SD |   v   | n29522             | DFSE1   | 0.000 |   1.728 |    1.561 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                     |         |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock               |         |       |   0.412 |    0.579 | 
     | PAD_Clock/PAD                |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.579 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.960 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.970 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.998 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.000 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.044 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.054 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.087 |   0.974 |    1.141 | 
     | CORE_Clock__L4_I1/A          |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   0.974 |    1.141 | 
     | CORE_Clock__L4_I1/Q          |   ^   | CORE_Clock__L4_N1   | CLKBU15 | 0.105 |   1.079 |    1.246 | 
     | CORE_Clock__L5_I1/A          |   ^   | CORE_Clock__L4_N1   | CLKIN15 | 0.011 |   1.089 |    1.257 | 
     | CORE_Clock__L5_I1/Q          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.045 |   1.134 |    1.301 | 
     | CORE_Clock__L6_I3/A          |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.020 |   1.154 |    1.322 | 
     | CORE_Clock__L6_I3/Q          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.070 |   1.224 |    1.392 | 
     | CORE_Clock__L7_I8/A          |   ^   | CORE_Clock__L6_N3   | CLKIN15 | 0.004 |   1.228 |    1.396 | 
     | CORE_Clock__L7_I8/Q          |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.045 |   1.273 |    1.441 | 
     | CORE_Clock__L8_I15/A         |   v   | CORE_Clock__L7_N8   | CLKIN15 | 0.022 |   1.296 |    1.463 | 
     | CORE_Clock__L8_I15/Q         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.059 |   1.355 |    1.523 | 
     | CORE_Clock__L9_I28/A         |   ^   | CORE_Clock__L8_N15  | CLKIN15 | 0.002 |   1.357 |    1.525 | 
     | CORE_Clock__L9_I28/Q         |   v   | CORE_Clock__L9_N28  | CLKIN15 | 0.041 |   1.398 |    1.566 | 
     | CORE_Clock__L10_I55/A        |   v   | CORE_Clock__L9_N28  | CLKIN15 | 0.007 |   1.405 |    1.572 | 
     | CORE_Clock__L10_I55/Q        |   ^   | CORE_Clock__L10_N55 | CLKIN15 | 0.053 |   1.458 |    1.625 | 
     | master_clock_r_REG2117_S14/C |   ^   | CORE_Clock__L10_N55 | DFSE1   | 0.003 |   1.461 |    1.628 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin master_clock_r_REG1073_S11/C 
Endpoint:   master_clock_r_REG1073_S11/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG45_S16/Q    (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.424
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.524
  Arrival Time                  1.696
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.412 |    0.239 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.239 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.620 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.631 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.658 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.660 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.705 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.715 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.812 | 
     | CORE_Clock__L4_I7/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.815 | 
     | CORE_Clock__L4_I7/Q           |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.923 | 
     | CORE_Clock__L5_I8/A           |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.935 | 
     | CORE_Clock__L5_I8/Q           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.963 | 
     | CORE_Clock__L6_I14/A          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.968 | 
     | CORE_Clock__L6_I14/Q          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.031 | 
     | CORE_Clock__L7_I28/A          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.035 | 
     | CORE_Clock__L7_I28/Q          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   1.253 |    1.081 | 
     | CORE_Clock__L8_I54/A          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.012 |   1.265 |    1.093 | 
     | CORE_Clock__L8_I54/Q          |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.059 |   1.324 |    1.152 | 
     | CORE_Clock__L9_I91/A          |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.003 |   1.327 |    1.155 | 
     | CORE_Clock__L9_I91/Q          |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.043 |   1.369 |    1.197 | 
     | CORE_Clock__L10_I176/A        |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.003 |   1.373 |    1.200 | 
     | CORE_Clock__L10_I176/Q        |   ^   | CORE_Clock__L10_N176 | CLKIN15 | 0.050 |   1.422 |    1.250 | 
     | master_clock_r_REG45_S16/C    |   ^   | CORE_Clock__L10_N176 | DFSC3   | 0.002 |   1.424 |    1.252 | 
     | master_clock_r_REG45_S16/Q    |   ^   | n31501               | DFSC3   | 0.272 |   1.696 |    1.524 | 
     | master_clock_r_REG1073_S11/SD |   ^   | n31501               | DFSC1   | 0.000 |   1.696 |    1.524 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |    0.584 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.584 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.964 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.975 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.002 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.005 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.049 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.059 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.156 | 
     | CORE_Clock__L4_I7/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.160 | 
     | CORE_Clock__L4_I7/Q          |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.267 | 
     | CORE_Clock__L5_I8/A          |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.279 | 
     | CORE_Clock__L5_I8/Q          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.307 | 
     | CORE_Clock__L6_I14/A         |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.312 | 
     | CORE_Clock__L6_I14/Q         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.375 | 
     | CORE_Clock__L7_I28/A         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.379 | 
     | CORE_Clock__L7_I28/Q         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   1.253 |    1.425 | 
     | CORE_Clock__L8_I54/A         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.012 |   1.265 |    1.437 | 
     | CORE_Clock__L8_I54/Q         |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.059 |   1.324 |    1.496 | 
     | CORE_Clock__L9_I91/A         |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.003 |   1.327 |    1.499 | 
     | CORE_Clock__L9_I91/Q         |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.043 |   1.369 |    1.541 | 
     | CORE_Clock__L10_I176/A       |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.003 |   1.373 |    1.545 | 
     | CORE_Clock__L10_I176/Q       |   ^   | CORE_Clock__L10_N176 | CLKIN15 | 0.050 |   1.422 |    1.594 | 
     | master_clock_r_REG1073_S11/C |   ^   | CORE_Clock__L10_N176 | DFSC1   | 0.002 |   1.424 |    1.596 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin master_clock_r_REG1275_S8_IP/C 
Endpoint:   master_clock_r_REG1275_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1418_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.453
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.553
  Arrival Time                  1.725
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.239 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.239 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.620 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.630 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.658 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.660 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.705 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.715 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.812 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    0.815 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    0.921 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.924 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    0.966 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.970 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.036 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.053 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.086 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.096 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.153 | 
     | CORE_Clock__L9_I78/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.156 | 
     | CORE_Clock__L9_I78/Q            |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   1.368 |    1.196 | 
     | CORE_Clock__L10_I150/A          |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   1.371 |    1.198 | 
     | CORE_Clock__L10_I150/Q          |   ^   | CORE_Clock__L10_N150 | CLKIN15 | 0.047 |   1.418 |    1.246 | 
     | master_clock_r_REG1418_S8_IP/C  |   ^   | CORE_Clock__L10_N150 | DFSEC1  | 0.003 |   1.421 |    1.249 | 
     | master_clock_r_REG1418_S8_IP/Q  |   ^   | n30337               | DFSEC1  | 0.304 |   1.725 |    1.553 | 
     | master_clock_r_REG1275_S8_IP/SD |   ^   | n30337               | DFSEC1  | 0.000 |   1.725 |    1.553 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |    0.584 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.584 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.964 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.975 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.003 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.005 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.049 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.059 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.157 | 
     | CORE_Clock__L4_I5/A            |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.159 | 
     | CORE_Clock__L4_I5/Q            |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.266 | 
     | CORE_Clock__L5_I6/A            |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.269 | 
     | CORE_Clock__L5_I6/Q            |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.311 | 
     | CORE_Clock__L6_I12/A           |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.315 | 
     | CORE_Clock__L6_I12/Q           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.381 | 
     | CORE_Clock__L7_I24/A           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.397 | 
     | CORE_Clock__L7_I24/Q           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.447 | 
     | CORE_Clock__L8_I47/A           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.020 |   1.295 |    1.467 | 
     | CORE_Clock__L8_I47/Q           |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.064 |   1.359 |    1.531 | 
     | CORE_Clock__L9_I80/A           |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.004 |   1.363 |    1.535 | 
     | CORE_Clock__L9_I80/Q           |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.039 |   1.401 |    1.574 | 
     | CORE_Clock__L10_I155/A         |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.002 |   1.403 |    1.575 | 
     | CORE_Clock__L10_I155/Q         |   ^   | CORE_Clock__L10_N155 | CLKIN15 | 0.048 |   1.451 |    1.623 | 
     | master_clock_r_REG1275_S8_IP/C |   ^   | CORE_Clock__L10_N155 | DFSEC1  | 0.002 |   1.453 |    1.625 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin master_clock_r_REG96_S10/C 
Endpoint:   master_clock_r_REG96_S10/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG97_S10/QN (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.450
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.550
  Arrival Time                  1.724
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                    |         |       |  Time   |   Time   | 
     |-----------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock              |         |       |   0.412 |    0.237 | 
     | PAD_Clock/PAD               |   ^   | Clock              | ICUP    | 0.000 |   0.412 |    0.237 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock         | ICUP    | 0.381 |   0.792 |    0.618 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock         | CLKIN12 | 0.011 |   0.803 |    0.628 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.656 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.833 |    0.658 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.877 |    0.703 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.887 |    0.713 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.974 |    0.800 | 
     | CORE_Clock__L4_I1/A         |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.974 |    0.800 | 
     | CORE_Clock__L4_I1/Q         |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.105 |   1.079 |    0.904 | 
     | CORE_Clock__L5_I1/A         |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.011 |   1.089 |    0.915 | 
     | CORE_Clock__L5_I1/Q         |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.045 |   1.134 |    0.960 | 
     | CORE_Clock__L6_I3/A         |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.154 |    0.980 | 
     | CORE_Clock__L6_I3/Q         |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.070 |   1.224 |    1.050 | 
     | CORE_Clock__L7_I6/A         |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.228 |    1.054 | 
     | CORE_Clock__L7_I6/Q         |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.039 |   1.268 |    1.093 | 
     | CORE_Clock__L8_I12/A        |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.013 |   1.280 |    1.106 | 
     | CORE_Clock__L8_I12/Q        |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.074 |   1.354 |    1.180 | 
     | master_clock_r_REG97_S10/C  |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.003 |   1.357 |    1.183 | 
     | master_clock_r_REG97_S10/QN |   v   | n31458             | DFSE1   | 0.367 |   1.724 |    1.550 | 
     | master_clock_r_REG96_S10/SD |   v   | n31458             | DFSE1   | 0.000 |   1.724 |    1.550 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                            |       |                     |         |       |  Time   |   Time   | 
     |----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock               |         |       |   0.411 |    0.586 | 
     | PAD_Clock/PAD              |   ^   | Clock               | ICUP    | 0.000 |   0.411 |    0.586 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.966 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.977 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.004 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    1.007 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.051 | 
     | CORE_Clock__L3_I1/A        |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.061 | 
     | CORE_Clock__L3_I1/Q        |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    1.159 | 
     | CORE_Clock__L4_I3/A        |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.006 |   0.991 |    1.165 | 
     | CORE_Clock__L4_I3/Q        |   ^   | CORE_Clock__L4_N3   | CLKBU15 | 0.099 |   1.089 |    1.264 | 
     | CORE_Clock__L5_I3/A        |   ^   | CORE_Clock__L4_N3   | CLKIN15 | 0.004 |   1.093 |    1.268 | 
     | CORE_Clock__L5_I3/Q        |   v   | CORE_Clock__L5_N3   | CLKIN15 | 0.053 |   1.146 |    1.321 | 
     | CORE_Clock__L6_I5/A        |   v   | CORE_Clock__L5_N3   | CLKIN15 | 0.023 |   1.169 |    1.343 | 
     | CORE_Clock__L6_I5/Q        |   ^   | CORE_Clock__L6_N5   | CLKIN15 | 0.051 |   1.220 |    1.394 | 
     | CORE_Clock__L7_I13/A       |   ^   | CORE_Clock__L6_N5   | CLKIN15 | 0.006 |   1.226 |    1.400 | 
     | CORE_Clock__L7_I13/Q       |   v   | CORE_Clock__L7_N13  | CLKIN15 | 0.046 |   1.272 |    1.447 | 
     | CORE_Clock__L8_I26/A       |   v   | CORE_Clock__L7_N13  | CLKIN15 | 0.015 |   1.288 |    1.462 | 
     | CORE_Clock__L8_I26/Q       |   ^   | CORE_Clock__L8_N26  | CLKIN15 | 0.059 |   1.347 |    1.521 | 
     | CORE_Clock__L9_I51/A       |   ^   | CORE_Clock__L8_N26  | CLKIN15 | 0.003 |   1.350 |    1.524 | 
     | CORE_Clock__L9_I51/Q       |   v   | CORE_Clock__L9_N51  | CLKIN15 | 0.039 |   1.389 |    1.563 | 
     | CORE_Clock__L10_I98/A      |   v   | CORE_Clock__L9_N51  | CLKIN15 | 0.003 |   1.392 |    1.566 | 
     | CORE_Clock__L10_I98/Q      |   ^   | CORE_Clock__L10_N98 | CLKIN15 | 0.056 |   1.447 |    1.621 | 
     | master_clock_r_REG96_S10/C |   ^   | CORE_Clock__L10_N98 | DFSE1   | 0.003 |   1.450 |    1.624 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin master_clock_r_REG810_S14/C 
Endpoint:   master_clock_r_REG810_S14/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG274_S8/QN  (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.440
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.540
  Arrival Time                  1.714
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                              |       |                    |         |       |  Time   |   Time   | 
     |------------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock              |         |       |   0.412 |    0.237 | 
     | PAD_Clock/PAD                |   ^   | Clock              | ICUP    | 0.000 |   0.412 |    0.237 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock         | ICUP    | 0.381 |   0.792 |    0.618 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock         | CLKIN12 | 0.011 |   0.803 |    0.628 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.656 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.833 |    0.658 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.877 |    0.702 | 
     | CORE_Clock__L3_I0/A          |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.887 |    0.712 | 
     | CORE_Clock__L3_I0/Q          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.974 |    0.799 | 
     | CORE_Clock__L4_I1/A          |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.974 |    0.799 | 
     | CORE_Clock__L4_I1/Q          |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.105 |   1.079 |    0.904 | 
     | CORE_Clock__L5_I1/A          |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.011 |   1.089 |    0.915 | 
     | CORE_Clock__L5_I1/Q          |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.045 |   1.134 |    0.959 | 
     | CORE_Clock__L6_I3/A          |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.154 |    0.980 | 
     | CORE_Clock__L6_I3/Q          |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.070 |   1.224 |    1.050 | 
     | CORE_Clock__L7_I6/A          |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.228 |    1.054 | 
     | CORE_Clock__L7_I6/Q          |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.039 |   1.268 |    1.093 | 
     | CORE_Clock__L8_I12/A         |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.013 |   1.280 |    1.106 | 
     | CORE_Clock__L8_I12/Q         |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.074 |   1.354 |    1.179 | 
     | master_clock_r_REG274_S8/C   |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.002 |   1.357 |    1.182 | 
     | master_clock_r_REG274_S8/QN  |   v   | n31300             | DFSE1   | 0.358 |   1.714 |    1.540 | 
     | master_clock_r_REG810_S14/SD |   v   | n31300             | DFSE1   | 0.000 |   1.714 |    1.540 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                     |         |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock               |         |       |   0.411 |    0.586 | 
     | PAD_Clock/PAD               |   ^   | Clock               | ICUP    | 0.000 |   0.411 |    0.586 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.967 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.977 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.005 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.832 |    1.007 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.052 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.061 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.087 |   0.974 |    1.148 | 
     | CORE_Clock__L4_I1/A         |   ^   | CORE_Clock__L3_N0   | CLKBU15 | 0.000 |   0.974 |    1.148 | 
     | CORE_Clock__L4_I1/Q         |   ^   | CORE_Clock__L4_N1   | CLKBU15 | 0.105 |   1.079 |    1.253 | 
     | CORE_Clock__L5_I1/A         |   ^   | CORE_Clock__L4_N1   | CLKIN15 | 0.011 |   1.089 |    1.264 | 
     | CORE_Clock__L5_I1/Q         |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.045 |   1.134 |    1.309 | 
     | CORE_Clock__L6_I2/A         |   v   | CORE_Clock__L5_N1   | CLKIN15 | 0.019 |   1.153 |    1.328 | 
     | CORE_Clock__L6_I2/Q         |   ^   | CORE_Clock__L6_N2   | CLKIN15 | 0.062 |   1.216 |    1.390 | 
     | CORE_Clock__L7_I4/A         |   ^   | CORE_Clock__L6_N2   | CLKIN15 | 0.010 |   1.226 |    1.400 | 
     | CORE_Clock__L7_I4/Q         |   v   | CORE_Clock__L7_N4   | CLKIN15 | 0.046 |   1.271 |    1.446 | 
     | CORE_Clock__L8_I9/A         |   v   | CORE_Clock__L7_N4   | CLKIN15 | 0.011 |   1.282 |    1.457 | 
     | CORE_Clock__L8_I9/Q         |   ^   | CORE_Clock__L8_N9   | CLKIN15 | 0.060 |   1.342 |    1.517 | 
     | CORE_Clock__L9_I18/A        |   ^   | CORE_Clock__L8_N9   | CLKIN15 | 0.003 |   1.345 |    1.519 | 
     | CORE_Clock__L9_I18/Q        |   v   | CORE_Clock__L9_N18  | CLKIN15 | 0.039 |   1.384 |    1.558 | 
     | CORE_Clock__L10_I37/A       |   v   | CORE_Clock__L9_N18  | CLKIN15 | 0.002 |   1.386 |    1.560 | 
     | CORE_Clock__L10_I37/Q       |   ^   | CORE_Clock__L10_N37 | CLKIN15 | 0.052 |   1.438 |    1.613 | 
     | master_clock_r_REG810_S14/C |   ^   | CORE_Clock__L10_N37 | DFSE1   | 0.002 |   1.440 |    1.614 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin master_clock_r_REG2610_S23_IP/C 
Endpoint:   master_clock_r_REG2610_S23_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2878_S8_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.454
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.554
  Arrival Time                  1.730
  Slack Time                    0.176
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.236 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.236 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.616 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.627 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.654 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.657 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.701 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.711 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.808 | 
     | CORE_Clock__L4_I4/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    0.811 | 
     | CORE_Clock__L4_I4/Q              |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    0.920 | 
     | CORE_Clock__L5_I4/A              |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    0.924 | 
     | CORE_Clock__L5_I4/Q              |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    0.965 | 
     | CORE_Clock__L6_I8/A              |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    0.976 | 
     | CORE_Clock__L6_I8/Q              |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.028 | 
     | CORE_Clock__L7_I18/A             |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.044 | 
     | CORE_Clock__L7_I18/Q             |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.087 | 
     | CORE_Clock__L8_I35/A             |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.098 | 
     | CORE_Clock__L8_I35/Q             |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.051 |   1.325 |    1.149 | 
     | CORE_Clock__L9_I66/A             |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.010 |   1.335 |    1.159 | 
     | CORE_Clock__L9_I66/Q             |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.039 |   1.374 |    1.198 | 
     | CORE_Clock__L10_I127/A           |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.002 |   1.377 |    1.201 | 
     | CORE_Clock__L10_I127/Q           |   ^   | CORE_Clock__L10_N127 | CLKIN15 | 0.046 |   1.422 |    1.246 | 
     | master_clock_r_REG2878_S8_IP/C   |   ^   | CORE_Clock__L10_N127 | DFSEC1  | 0.002 |   1.424 |    1.248 | 
     | master_clock_r_REG2878_S8_IP/Q   |   ^   | n28919               | DFSEC1  | 0.306 |   1.730 |    1.554 | 
     | master_clock_r_REG2610_S23_IP/SD |   ^   | n28919               | DFSEC1  | 0.000 |   1.730 |    1.554 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.587 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.587 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.968 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.979 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.006 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.008 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.053 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.063 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.160 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.163 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.270 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.272 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.314 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.318 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.385 | 
     | CORE_Clock__L7_I24/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.401 | 
     | CORE_Clock__L7_I24/Q            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.451 | 
     | CORE_Clock__L8_I48/A            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.013 |   1.288 |    1.464 | 
     | CORE_Clock__L8_I48/Q            |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.065 |   1.352 |    1.528 | 
     | CORE_Clock__L9_I82/A            |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.004 |   1.356 |    1.532 | 
     | CORE_Clock__L9_I82/Q            |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.041 |   1.397 |    1.573 | 
     | CORE_Clock__L10_I159/A          |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.003 |   1.400 |    1.576 | 
     | CORE_Clock__L10_I159/Q          |   ^   | CORE_Clock__L10_N159 | CLKIN15 | 0.051 |   1.451 |    1.627 | 
     | master_clock_r_REG2610_S23_IP/C |   ^   | CORE_Clock__L10_N159 | DFSEC1  | 0.003 |   1.454 |    1.630 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin master_clock_r_REG1062_S20/C 
Endpoint:   master_clock_r_REG1062_S20/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG133_S19/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.420
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.520
  Arrival Time                  1.697
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.412 |    0.235 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.235 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.615 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.626 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.654 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.656 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.700 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.710 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.808 | 
     | CORE_Clock__L4_I7/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.811 | 
     | CORE_Clock__L4_I7/Q           |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.918 | 
     | CORE_Clock__L5_I8/A           |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.930 | 
     | CORE_Clock__L5_I8/Q           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.958 | 
     | CORE_Clock__L6_I14/A          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.963 | 
     | CORE_Clock__L6_I14/Q          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.027 | 
     | CORE_Clock__L7_I28/A          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.030 | 
     | CORE_Clock__L7_I28/Q          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   1.253 |    1.076 | 
     | CORE_Clock__L8_I53/A          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.011 |   1.264 |    1.087 | 
     | CORE_Clock__L8_I53/Q          |   ^   | CORE_Clock__L8_N53   | CLKIN15 | 0.061 |   1.325 |    1.148 | 
     | CORE_Clock__L9_I90/A          |   ^   | CORE_Clock__L8_N53   | CLKIN15 | 0.003 |   1.328 |    1.151 | 
     | CORE_Clock__L9_I90/Q          |   v   | CORE_Clock__L9_N90   | CLKIN15 | 0.040 |   1.368 |    1.191 | 
     | CORE_Clock__L10_I175/A        |   v   | CORE_Clock__L9_N90   | CLKIN15 | 0.002 |   1.370 |    1.193 | 
     | CORE_Clock__L10_I175/Q        |   ^   | CORE_Clock__L10_N175 | CLKIN15 | 0.048 |   1.417 |    1.241 | 
     | master_clock_r_REG133_S19/C   |   ^   | CORE_Clock__L10_N175 | DFSC1   | 0.003 |   1.420 |    1.243 | 
     | master_clock_r_REG133_S19/Q   |   ^   | n31424               | DFSC1   | 0.277 |   1.697 |    1.520 | 
     | master_clock_r_REG1062_S20/SD |   ^   | n31424               | DFSC1   | 0.000 |   1.697 |    1.520 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |    0.588 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.588 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.969 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.979 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.007 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.009 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.054 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.064 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.161 | 
     | CORE_Clock__L4_I7/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.164 | 
     | CORE_Clock__L4_I7/Q          |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.272 | 
     | CORE_Clock__L5_I8/A          |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.284 | 
     | CORE_Clock__L5_I8/Q          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.312 | 
     | CORE_Clock__L6_I14/A         |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.317 | 
     | CORE_Clock__L6_I14/Q         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.380 | 
     | CORE_Clock__L7_I28/A         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.384 | 
     | CORE_Clock__L7_I28/Q         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   1.253 |    1.430 | 
     | CORE_Clock__L8_I53/A         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.011 |   1.264 |    1.441 | 
     | CORE_Clock__L8_I53/Q         |   ^   | CORE_Clock__L8_N53   | CLKIN15 | 0.061 |   1.325 |    1.501 | 
     | CORE_Clock__L9_I89/A         |   ^   | CORE_Clock__L8_N53   | CLKIN15 | 0.003 |   1.328 |    1.505 | 
     | CORE_Clock__L9_I89/Q         |   v   | CORE_Clock__L9_N89   | CLKIN15 | 0.040 |   1.368 |    1.545 | 
     | CORE_Clock__L10_I172/A       |   v   | CORE_Clock__L9_N89   | CLKIN15 | 0.003 |   1.371 |    1.548 | 
     | CORE_Clock__L10_I172/Q       |   ^   | CORE_Clock__L10_N172 | CLKIN15 | 0.047 |   1.418 |    1.595 | 
     | master_clock_r_REG1062_S20/C |   ^   | CORE_Clock__L10_N172 | DFSC1   | 0.002 |   1.420 |    1.597 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin master_clock_r_REG0_S2/C 
Endpoint:   master_clock_r_REG0_S2/D (^) checked with  leading edge of 'master_
clock'
Beginpoint: MODE_SYNC_FF1/Q          (^) triggered by  leading edge of 'master_
clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.449
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.549
  Arrival Time                  1.728
  Slack Time                    0.179
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.412 |    0.233 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.233 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.613 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.624 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.651 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.654 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.698 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.708 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.805 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    0.808 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    0.917 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   1.100 |    0.921 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.044 |   1.144 |    0.965 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   1.158 |    0.979 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.054 |   1.211 |    1.032 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.016 |   1.227 |    1.048 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.043 |   1.270 |    1.090 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   1.281 |    1.102 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.054 |   1.335 |    1.156 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   1.348 |    1.169 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   1.373 |    1.194 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   1.375 |    1.196 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.066 |   1.441 |    1.262 | 
     | MODE_SYNC_FF1/C          |   ^   | CORE_Clock__L10_N139 | DFSP1   | 0.009 |   1.449 |    1.270 | 
     | MODE_SYNC_FF1/Q          |   ^   | core1_buttons_1_mode | DFSP1   | 0.279 |   1.728 |    1.549 | 
     | master_clock_r_REG0_S2/D |   ^   | core1_buttons_1_mode | DFSP1   | 0.000 |   1.728 |    1.549 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                          |       |                      |         |       |  Time   |   Time   | 
     |--------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                    |   ^   | Clock                |         |       |   0.412 |    0.591 | 
     | PAD_Clock/PAD            |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.591 | 
     | PAD_Clock/Y              |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.971 | 
     | CORE_Clock__L1_I0/A      |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.982 | 
     | CORE_Clock__L1_I0/Q      |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.009 | 
     | CORE_Clock__L2_I0/A      |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.012 | 
     | CORE_Clock__L2_I0/Q      |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.056 | 
     | CORE_Clock__L3_I2/A      |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.066 | 
     | CORE_Clock__L3_I2/Q      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.163 | 
     | CORE_Clock__L4_I4/A      |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    1.166 | 
     | CORE_Clock__L4_I4/Q      |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    1.275 | 
     | CORE_Clock__L5_I5/A      |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   1.100 |    1.279 | 
     | CORE_Clock__L5_I5/Q      |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.044 |   1.144 |    1.323 | 
     | CORE_Clock__L6_I10/A     |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.014 |   1.158 |    1.337 | 
     | CORE_Clock__L6_I10/Q     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.054 |   1.211 |    1.390 | 
     | CORE_Clock__L7_I20/A     |   ^   | CORE_Clock__L6_N10   | CLKIN15 | 0.016 |   1.227 |    1.406 | 
     | CORE_Clock__L7_I20/Q     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.043 |   1.270 |    1.449 | 
     | CORE_Clock__L8_I40/A     |   v   | CORE_Clock__L7_N20   | CLKIN15 | 0.012 |   1.281 |    1.460 | 
     | CORE_Clock__L8_I40/Q     |   ^   | CORE_Clock__L8_N40   | CLKIN15 | 0.054 |   1.335 |    1.514 | 
     | CORE_Clock__L9_I72/A     |   ^   | CORE_Clock__L8_N40   | CLKIN12 | 0.013 |   1.348 |    1.527 | 
     | CORE_Clock__L9_I72/Q     |   v   | CORE_Clock__L9_N72   | CLKIN12 | 0.026 |   1.373 |    1.553 | 
     | CORE_Clock__L10_I139/A   |   v   | CORE_Clock__L9_N72   | CLKIN15 | 0.002 |   1.375 |    1.554 | 
     | CORE_Clock__L10_I139/Q   |   ^   | CORE_Clock__L10_N139 | CLKIN15 | 0.066 |   1.441 |    1.620 | 
     | master_clock_r_REG0_S2/C |   ^   | CORE_Clock__L10_N139 | DFSP1   | 0.009 |   1.449 |    1.628 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin master_clock_r_REG1216_S8_IP/C 
Endpoint:   master_clock_r_REG1216_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2695_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.450
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.550
  Arrival Time                  1.731
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.231 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.231 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.611 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.622 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.650 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.652 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.696 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.706 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.804 | 
     | CORE_Clock__L4_I4/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    0.806 | 
     | CORE_Clock__L4_I4/Q             |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    0.916 | 
     | CORE_Clock__L5_I4/A             |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    0.919 | 
     | CORE_Clock__L5_I4/Q             |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    0.961 | 
     | CORE_Clock__L6_I8/A             |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    0.971 | 
     | CORE_Clock__L6_I8/Q             |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.024 | 
     | CORE_Clock__L7_I18/A            |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.040 | 
     | CORE_Clock__L7_I18/Q            |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.082 | 
     | CORE_Clock__L8_I35/A            |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.093 | 
     | CORE_Clock__L8_I35/Q            |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.051 |   1.325 |    1.144 | 
     | CORE_Clock__L9_I66/A            |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.010 |   1.335 |    1.154 | 
     | CORE_Clock__L9_I66/Q            |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.039 |   1.374 |    1.194 | 
     | CORE_Clock__L10_I127/A          |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.002 |   1.377 |    1.196 | 
     | CORE_Clock__L10_I127/Q          |   ^   | CORE_Clock__L10_N127 | CLKIN15 | 0.046 |   1.422 |    1.241 | 
     | master_clock_r_REG2695_S8_IP/C  |   ^   | CORE_Clock__L10_N127 | DFSEC1  | 0.002 |   1.424 |    1.244 | 
     | master_clock_r_REG2695_S8_IP/Q  |   ^   | n29091               | DFSEC1  | 0.307 |   1.731 |    1.550 | 
     | master_clock_r_REG1216_S8_IP/SD |   ^   | n29091               | DFSEC1  | 0.000 |   1.731 |    1.550 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |    0.592 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.592 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.973 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.983 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.011 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.013 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.058 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.067 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.165 | 
     | CORE_Clock__L4_I5/A            |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.168 | 
     | CORE_Clock__L4_I5/Q            |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.274 | 
     | CORE_Clock__L5_I6/A            |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.277 | 
     | CORE_Clock__L5_I6/Q            |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.319 | 
     | CORE_Clock__L6_I12/A           |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.323 | 
     | CORE_Clock__L6_I12/Q           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.389 | 
     | CORE_Clock__L7_I24/A           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.406 | 
     | CORE_Clock__L7_I24/Q           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.456 | 
     | CORE_Clock__L8_I48/A           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.013 |   1.288 |    1.468 | 
     | CORE_Clock__L8_I48/Q           |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.065 |   1.352 |    1.533 | 
     | CORE_Clock__L9_I81/A           |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.003 |   1.356 |    1.537 | 
     | CORE_Clock__L9_I81/Q           |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.040 |   1.396 |    1.576 | 
     | CORE_Clock__L10_I156/A         |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.002 |   1.398 |    1.579 | 
     | CORE_Clock__L10_I156/Q         |   ^   | CORE_Clock__L10_N156 | CLKIN15 | 0.050 |   1.448 |    1.629 | 
     | master_clock_r_REG1216_S8_IP/C |   ^   | CORE_Clock__L10_N156 | DFSEC1  | 0.002 |   1.450 |    1.631 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin master_clock_r_REG601_S26/C 
Endpoint:   master_clock_r_REG601_S26/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG599_S24/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.421
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.521
  Arrival Time                  1.706
  Slack Time                    0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |    0.226 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.226 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.607 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.617 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.645 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.647 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.692 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.702 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.799 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    0.801 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    0.911 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    0.915 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    0.956 | 
     | CORE_Clock__L6_I8/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    0.967 | 
     | CORE_Clock__L6_I8/Q          |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.019 | 
     | CORE_Clock__L7_I18/A         |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.035 | 
     | CORE_Clock__L7_I18/Q         |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.078 | 
     | CORE_Clock__L8_I36/A         |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.089 | 
     | CORE_Clock__L8_I36/Q         |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.046 |   1.320 |    1.135 | 
     | CORE_Clock__L9_I67/A         |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   1.327 |    1.142 | 
     | CORE_Clock__L9_I67/Q         |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   1.366 |    1.181 | 
     | CORE_Clock__L10_I129/A       |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   1.369 |    1.184 | 
     | CORE_Clock__L10_I129/Q       |   ^   | CORE_Clock__L10_N129 | CLKIN15 | 0.049 |   1.418 |    1.233 | 
     | master_clock_r_REG599_S24/C  |   ^   | CORE_Clock__L10_N129 | DFSC1   | 0.004 |   1.422 |    1.237 | 
     | master_clock_r_REG599_S24/Q  |   ^   | n31033               | DFSC1   | 0.285 |   1.706 |    1.521 | 
     | master_clock_r_REG601_S26/SD |   ^   | n31033               | DFSP1   | 0.000 |   1.706 |    1.521 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.412 |    0.597 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.597 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.977 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.988 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.016 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.018 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.062 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.072 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.170 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    1.172 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    1.282 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    1.285 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    1.327 | 
     | CORE_Clock__L6_I8/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    1.337 | 
     | CORE_Clock__L6_I8/Q         |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.390 | 
     | CORE_Clock__L7_I18/A        |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.406 | 
     | CORE_Clock__L7_I18/Q        |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.448 | 
     | CORE_Clock__L8_I36/A        |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.459 | 
     | CORE_Clock__L8_I36/Q        |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.046 |   1.320 |    1.506 | 
     | CORE_Clock__L9_I67/A        |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   1.327 |    1.513 | 
     | CORE_Clock__L9_I67/Q        |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   1.366 |    1.552 | 
     | CORE_Clock__L10_I129/A      |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   1.369 |    1.554 | 
     | CORE_Clock__L10_I129/Q      |   ^   | CORE_Clock__L10_N129 | CLKIN15 | 0.049 |   1.418 |    1.604 | 
     | master_clock_r_REG601_S26/C |   ^   | CORE_Clock__L10_N129 | DFSP1   | 0.003 |   1.421 |    1.606 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin master_clock_r_REG2595_S7_IP/C 
Endpoint:   master_clock_r_REG2595_S7_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1256_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.435
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.535
  Arrival Time                  1.721
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.225 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.225 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.606 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.616 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.644 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.646 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.691 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.701 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.798 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.801 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.909 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.921 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.949 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.954 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.017 | 
     | CORE_Clock__L7_I27/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.021 | 
     | CORE_Clock__L7_I27/Q            |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   1.234 |    1.048 | 
     | CORE_Clock__L8_I52/A            |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   1.238 |    1.051 | 
     | CORE_Clock__L8_I52/Q            |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   1.290 |    1.103 | 
     | CORE_Clock__L9_I87/A            |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   1.293 |    1.107 | 
     | CORE_Clock__L9_I87/Q            |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.040 |   1.333 |    1.146 | 
     | CORE_Clock__L10_I168/A          |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   1.336 |    1.150 | 
     | CORE_Clock__L10_I168/Q          |   ^   | CORE_Clock__L10_N168 | CLKIN15 | 0.052 |   1.387 |    1.201 | 
     | master_clock_r_REG1256_S8_IP/C  |   ^   | CORE_Clock__L10_N168 | DFSEC1  | 0.001 |   1.389 |    1.203 | 
     | master_clock_r_REG1256_S8_IP/Q  |   ^   | n18287               | DFSEC1  | 0.332 |   1.721 |    1.535 | 
     | master_clock_r_REG2595_S7_IP/SD |   ^   | n18287               | DFSEC1  | 0.000 |   1.721 |    1.535 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.412 |    0.598 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.598 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.978 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.989 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.016 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.019 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.063 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.073 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    1.171 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    1.177 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    1.281 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    1.290 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    1.317 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    1.322 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.402 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.402 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.449 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.463 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.526 | 
     | CORE_Clock__L9_I31/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.343 |    1.529 | 
     | CORE_Clock__L9_I31/Q           |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.039 |   1.382 |    1.568 | 
     | CORE_Clock__L10_I61/A          |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.384 |    1.570 | 
     | CORE_Clock__L10_I61/Q          |   ^   | CORE_Clock__L10_N61 | CLKIN15 | 0.049 |   1.433 |    1.619 | 
     | master_clock_r_REG2595_S7_IP/C |   ^   | CORE_Clock__L10_N61 | DFSEC1  | 0.002 |   1.435 |    1.621 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin master_clock_r_REG1404_S7_IP/C 
Endpoint:   master_clock_r_REG1404_S7_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG978_S13_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.441
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.541
  Arrival Time                  1.728
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |    0.225 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.225 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.605 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.616 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.644 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    0.646 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    0.690 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    0.700 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    0.798 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    0.804 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    0.909 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    0.917 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    0.945 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    0.950 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.029 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.029 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.076 | 
     | CORE_Clock__L8_I18/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.016 |   1.278 |    1.092 | 
     | CORE_Clock__L8_I18/Q            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   1.340 |    1.154 | 
     | CORE_Clock__L9_I34/A            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   1.343 |    1.157 | 
     | CORE_Clock__L9_I34/Q            |   v   | CORE_Clock__L9_N34  | CLKIN15 | 0.022 |   1.366 |    1.179 | 
     | CORE_Clock__L10_I66/A           |   v   | CORE_Clock__L9_N34  | CLKIN15 | 0.000 |   1.366 |    1.179 | 
     | CORE_Clock__L10_I66/Q           |   ^   | CORE_Clock__L10_N66 | CLKIN15 | 0.049 |   1.415 |    1.228 | 
     | master_clock_r_REG978_S13_IP/C  |   ^   | CORE_Clock__L10_N66 | DFSEC1  | 0.003 |   1.418 |    1.231 | 
     | master_clock_r_REG978_S13_IP/Q  |   ^   | n30693              | DFSEC1  | 0.310 |   1.728 |    1.541 | 
     | master_clock_r_REG1404_S7_IP/SD |   ^   | n30693              | DFSEC1  | 0.000 |   1.728 |    1.541 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.412 |    0.598 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.598 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.979 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.989 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.017 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.019 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.064 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.073 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    1.172 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    1.177 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    1.282 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    1.291 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    1.318 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    1.323 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.403 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.403 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.449 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.464 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.527 | 
     | CORE_Clock__L9_I32/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.004 |   1.344 |    1.530 | 
     | CORE_Clock__L9_I32/Q           |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.040 |   1.384 |    1.570 | 
     | CORE_Clock__L10_I62/A          |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.003 |   1.387 |    1.573 | 
     | CORE_Clock__L10_I62/Q          |   ^   | CORE_Clock__L10_N62 | CLKIN15 | 0.051 |   1.438 |    1.624 | 
     | master_clock_r_REG1404_S7_IP/C |   ^   | CORE_Clock__L10_N62 | DFSEC1  | 0.003 |   1.441 |    1.628 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin master_clock_r_REG1201_S7_IP/C 
Endpoint:   master_clock_r_REG1201_S7_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1199_S12_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.441
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.541
  Arrival Time                  1.729
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |    0.224 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.224 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.604 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.615 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.643 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    0.645 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    0.689 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    0.699 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    0.797 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    0.803 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    0.907 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    0.916 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    0.944 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    0.948 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.028 | 
     | CORE_Clock__L7_I10/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.004 |   1.220 |    1.032 | 
     | CORE_Clock__L7_I10/Q            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.046 |   1.266 |    1.078 | 
     | CORE_Clock__L8_I19/A            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.006 |   1.272 |    1.084 | 
     | CORE_Clock__L8_I19/Q            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.059 |   1.331 |    1.143 | 
     | CORE_Clock__L9_I35/A            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.003 |   1.334 |    1.146 | 
     | CORE_Clock__L9_I35/Q            |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.039 |   1.373 |    1.185 | 
     | CORE_Clock__L10_I67/A           |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.003 |   1.376 |    1.188 | 
     | CORE_Clock__L10_I67/Q           |   ^   | CORE_Clock__L10_N67 | CLKIN15 | 0.049 |   1.425 |    1.237 | 
     | master_clock_r_REG1199_S12_IP/C |   ^   | CORE_Clock__L10_N67 | DFSEC1  | 0.001 |   1.426 |    1.238 | 
     | master_clock_r_REG1199_S12_IP/Q |   ^   | n30519              | DFSEC1  | 0.302 |   1.729 |    1.541 | 
     | master_clock_r_REG1201_S7_IP/SD |   ^   | n30519              | DFSEC1  | 0.000 |   1.729 |    1.541 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.412 |    0.599 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.599 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.980 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.990 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.018 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.020 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.065 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.075 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    1.173 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    1.178 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    1.283 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    1.292 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    1.319 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    1.324 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.404 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.404 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.450 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.465 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.528 | 
     | CORE_Clock__L9_I32/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.004 |   1.344 |    1.531 | 
     | CORE_Clock__L9_I32/Q           |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.040 |   1.384 |    1.571 | 
     | CORE_Clock__L10_I62/A          |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.003 |   1.387 |    1.575 | 
     | CORE_Clock__L10_I62/Q          |   ^   | CORE_Clock__L10_N62 | CLKIN15 | 0.051 |   1.438 |    1.626 | 
     | master_clock_r_REG1201_S7_IP/C |   ^   | CORE_Clock__L10_N62 | DFSEC1  | 0.003 |   1.441 |    1.629 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin master_clock_r_REG1065_S20/C 
Endpoint:   master_clock_r_REG1065_S20/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1064_S20/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.421
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.521
  Arrival Time                  1.709
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.412 |    0.223 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.223 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.604 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.614 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.642 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.644 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.689 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.699 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.796 | 
     | CORE_Clock__L4_I7/A           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.799 | 
     | CORE_Clock__L4_I7/Q           |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.906 | 
     | CORE_Clock__L5_I8/A           |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.919 | 
     | CORE_Clock__L5_I8/Q           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.947 | 
     | CORE_Clock__L6_I14/A          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.952 | 
     | CORE_Clock__L6_I14/Q          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.015 | 
     | CORE_Clock__L7_I28/A          |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.019 | 
     | CORE_Clock__L7_I28/Q          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   1.253 |    1.065 | 
     | CORE_Clock__L8_I54/A          |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.012 |   1.265 |    1.077 | 
     | CORE_Clock__L8_I54/Q          |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.059 |   1.324 |    1.136 | 
     | CORE_Clock__L9_I91/A          |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.003 |   1.327 |    1.138 | 
     | CORE_Clock__L9_I91/Q          |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.043 |   1.369 |    1.181 | 
     | CORE_Clock__L10_I177/A        |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.004 |   1.373 |    1.185 | 
     | CORE_Clock__L10_I177/Q        |   ^   | CORE_Clock__L10_N177 | CLKIN15 | 0.047 |   1.420 |    1.231 | 
     | master_clock_r_REG1064_S20/C  |   ^   | CORE_Clock__L10_N177 | DFSC3   | 0.003 |   1.422 |    1.234 | 
     | master_clock_r_REG1064_S20/Q  |   ^   | n30638               | DFSC3   | 0.287 |   1.709 |    1.521 | 
     | master_clock_r_REG1065_S20/SD |   ^   | n30638               | DFSP1   | 0.000 |   1.709 |    1.521 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |    0.600 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.600 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.980 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.991 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.019 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.021 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.065 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.075 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.173 | 
     | CORE_Clock__L4_I7/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.176 | 
     | CORE_Clock__L4_I7/Q          |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.283 | 
     | CORE_Clock__L5_I8/A          |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.295 | 
     | CORE_Clock__L5_I8/Q          |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.323 | 
     | CORE_Clock__L6_I14/A         |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.328 | 
     | CORE_Clock__L6_I14/Q         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.392 | 
     | CORE_Clock__L7_I28/A         |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.396 | 
     | CORE_Clock__L7_I28/Q         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.046 |   1.253 |    1.441 | 
     | CORE_Clock__L8_I54/A         |   v   | CORE_Clock__L7_N28   | CLKIN15 | 0.012 |   1.265 |    1.454 | 
     | CORE_Clock__L8_I54/Q         |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.059 |   1.324 |    1.512 | 
     | CORE_Clock__L9_I91/A         |   ^   | CORE_Clock__L8_N54   | CLKIN15 | 0.003 |   1.327 |    1.515 | 
     | CORE_Clock__L9_I91/Q         |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.043 |   1.369 |    1.558 | 
     | CORE_Clock__L10_I177/A       |   v   | CORE_Clock__L9_N91   | CLKIN15 | 0.004 |   1.373 |    1.561 | 
     | CORE_Clock__L10_I177/Q       |   ^   | CORE_Clock__L10_N177 | CLKIN15 | 0.047 |   1.420 |    1.608 | 
     | master_clock_r_REG1065_S20/C |   ^   | CORE_Clock__L10_N177 | DFSP1   | 0.001 |   1.421 |    1.609 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin master_clock_r_REG2597_S12_IP/C 
Endpoint:   master_clock_r_REG2597_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1226_S21_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.438
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.538
  Arrival Time                  1.726
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.223 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.223 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.604 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.614 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.642 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.644 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.688 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.698 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.796 | 
     | CORE_Clock__L4_I7/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.799 | 
     | CORE_Clock__L4_I7/Q              |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.906 | 
     | CORE_Clock__L5_I8/A              |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.918 | 
     | CORE_Clock__L5_I8/Q              |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.946 | 
     | CORE_Clock__L6_I14/A             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.951 | 
     | CORE_Clock__L6_I14/Q             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.015 | 
     | CORE_Clock__L7_I27/A             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.019 | 
     | CORE_Clock__L7_I27/Q             |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   1.234 |    1.045 | 
     | CORE_Clock__L8_I52/A             |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   1.238 |    1.049 | 
     | CORE_Clock__L8_I52/Q             |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   1.290 |    1.101 | 
     | CORE_Clock__L9_I87/A             |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   1.293 |    1.104 | 
     | CORE_Clock__L9_I87/Q             |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.040 |   1.333 |    1.144 | 
     | CORE_Clock__L10_I169/A           |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   1.336 |    1.147 | 
     | CORE_Clock__L10_I169/Q           |   ^   | CORE_Clock__L10_N169 | CLKIN15 | 0.046 |   1.382 |    1.194 | 
     | master_clock_r_REG1226_S21_IP/C  |   ^   | CORE_Clock__L10_N169 | DFSEC1  | 0.001 |   1.383 |    1.195 | 
     | master_clock_r_REG1226_S21_IP/Q  |   ^   | n18329               | DFSEC1  | 0.343 |   1.726 |    1.538 | 
     | master_clock_r_REG2597_S12_IP/SD |   ^   | n18329               | DFSEC1  | 0.000 |   1.726 |    1.538 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.600 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.600 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.981 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.991 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.019 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.021 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.066 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.075 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.173 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.176 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.283 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.296 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.323 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.329 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.392 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.396 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.445 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.016 |   1.273 |    1.462 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.062 |   1.335 |    1.524 | 
     | CORE_Clock__L9_I85/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   1.338 |    1.527 | 
     | CORE_Clock__L9_I85/Q            |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.040 |   1.378 |    1.567 | 
     | CORE_Clock__L10_I165/A          |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.003 |   1.381 |    1.570 | 
     | CORE_Clock__L10_I165/Q          |   ^   | CORE_Clock__L10_N165 | CLKIN15 | 0.052 |   1.433 |    1.622 | 
     | master_clock_r_REG2597_S12_IP/C |   ^   | CORE_Clock__L10_N165 | DFSEC1  | 0.004 |   1.438 |    1.626 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin master_clock_r_REG2884_S8_IP/C 
Endpoint:   master_clock_r_REG2884_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2890_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.460
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.560
  Arrival Time                  1.749
  Slack Time                    0.189
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.222 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.222 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.603 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.613 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.641 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.643 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.688 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.698 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.795 | 
     | CORE_Clock__L4_I4/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    0.797 | 
     | CORE_Clock__L4_I4/Q             |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    0.907 | 
     | CORE_Clock__L5_I4/A             |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    0.911 | 
     | CORE_Clock__L5_I4/Q             |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    0.952 | 
     | CORE_Clock__L6_I8/A             |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    0.963 | 
     | CORE_Clock__L6_I8/Q             |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.015 | 
     | CORE_Clock__L7_I18/A            |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.031 | 
     | CORE_Clock__L7_I18/Q            |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.074 | 
     | CORE_Clock__L8_I35/A            |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.085 | 
     | CORE_Clock__L8_I35/Q            |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.051 |   1.325 |    1.136 | 
     | CORE_Clock__L9_I66/A            |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.010 |   1.335 |    1.146 | 
     | CORE_Clock__L9_I66/Q            |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.039 |   1.374 |    1.185 | 
     | CORE_Clock__L10_I128/A          |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.003 |   1.377 |    1.188 | 
     | CORE_Clock__L10_I128/Q          |   ^   | CORE_Clock__L10_N128 | CLKIN15 | 0.054 |   1.431 |    1.242 | 
     | master_clock_r_REG2890_S8_IP/C  |   ^   | CORE_Clock__L10_N128 | DFSEC1  | 0.005 |   1.436 |    1.247 | 
     | master_clock_r_REG2890_S8_IP/Q  |   ^   | n28913               | DFSEC1  | 0.313 |   1.749 |    1.560 | 
     | master_clock_r_REG2884_S8_IP/SD |   ^   | n28913               | DFSEC1  | 0.000 |   1.749 |    1.560 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |    0.601 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.601 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.981 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.992 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.019 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.022 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.066 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.076 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.173 | 
     | CORE_Clock__L4_I5/A            |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.176 | 
     | CORE_Clock__L4_I5/Q            |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.283 | 
     | CORE_Clock__L5_I6/A            |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.286 | 
     | CORE_Clock__L5_I6/Q            |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.328 | 
     | CORE_Clock__L6_I12/A           |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.331 | 
     | CORE_Clock__L6_I12/Q           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.398 | 
     | CORE_Clock__L7_I24/A           |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.414 | 
     | CORE_Clock__L7_I24/Q           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.464 | 
     | CORE_Clock__L8_I48/A           |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.013 |   1.288 |    1.477 | 
     | CORE_Clock__L8_I48/Q           |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.065 |   1.352 |    1.541 | 
     | CORE_Clock__L9_I82/A           |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.004 |   1.356 |    1.546 | 
     | CORE_Clock__L9_I82/Q           |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.041 |   1.397 |    1.586 | 
     | CORE_Clock__L10_I158/A         |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.003 |   1.400 |    1.589 | 
     | CORE_Clock__L10_I158/Q         |   ^   | CORE_Clock__L10_N158 | CLKIN15 | 0.053 |   1.453 |    1.642 | 
     | master_clock_r_REG2884_S8_IP/C |   ^   | CORE_Clock__L10_N158 | DFSEC1  | 0.007 |   1.460 |    1.649 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin master_clock_r_REG2867_S8_IP/C 
Endpoint:   master_clock_r_REG2867_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1197_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.440
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.540
  Arrival Time                  1.731
  Slack Time                    0.191
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |    0.221 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.221 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.601 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.612 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.640 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    0.642 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    0.686 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    0.696 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    0.794 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    0.800 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    0.904 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    0.913 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    0.941 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    0.945 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.025 | 
     | CORE_Clock__L7_I10/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.004 |   1.220 |    1.029 | 
     | CORE_Clock__L7_I10/Q            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.046 |   1.266 |    1.075 | 
     | CORE_Clock__L8_I19/A            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.006 |   1.272 |    1.081 | 
     | CORE_Clock__L8_I19/Q            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.059 |   1.331 |    1.140 | 
     | CORE_Clock__L9_I35/A            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.003 |   1.334 |    1.143 | 
     | CORE_Clock__L9_I35/Q            |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.039 |   1.373 |    1.182 | 
     | CORE_Clock__L10_I68/A           |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.002 |   1.375 |    1.185 | 
     | CORE_Clock__L10_I68/Q           |   ^   | CORE_Clock__L10_N68 | CLKIN15 | 0.050 |   1.426 |    1.235 | 
     | master_clock_r_REG1197_S8_IP/C  |   ^   | CORE_Clock__L10_N68 | DFSEC1  | 0.001 |   1.427 |    1.236 | 
     | master_clock_r_REG1197_S8_IP/Q  |   ^   | n30521              | DFSEC1  | 0.304 |   1.731 |    1.540 | 
     | master_clock_r_REG2867_S8_IP/SD |   ^   | n30521              | DFSEC1  | 0.000 |   1.731 |    1.540 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.412 |    0.602 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.602 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.983 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.993 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.021 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.023 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.068 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.078 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    1.176 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    1.181 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    1.286 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    1.295 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    1.322 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    1.327 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.407 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.407 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.453 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.468 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.531 | 
     | CORE_Clock__L9_I32/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.004 |   1.344 |    1.534 | 
     | CORE_Clock__L9_I32/Q           |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.040 |   1.384 |    1.574 | 
     | CORE_Clock__L10_I62/A          |   v   | CORE_Clock__L9_N32  | CLKIN15 | 0.003 |   1.387 |    1.578 | 
     | CORE_Clock__L10_I62/Q          |   ^   | CORE_Clock__L10_N62 | CLKIN15 | 0.051 |   1.438 |    1.629 | 
     | master_clock_r_REG2867_S8_IP/C |   ^   | CORE_Clock__L10_N62 | DFSEC1  | 0.002 |   1.440 |    1.631 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin master_clock_r_REG1005_S8_IP/C 
Endpoint:   master_clock_r_REG1005_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2764_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.436
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.536
  Arrival Time                  1.729
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |    0.218 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.218 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.599 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.610 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.637 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    0.639 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    0.684 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    0.694 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    0.792 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    0.797 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    0.902 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    0.911 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    0.938 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    0.943 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.023 | 
     | CORE_Clock__L7_I10/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.004 |   1.220 |    1.027 | 
     | CORE_Clock__L7_I10/Q            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.046 |   1.266 |    1.073 | 
     | CORE_Clock__L8_I19/A            |   v   | CORE_Clock__L7_N10  | CLKIN15 | 0.006 |   1.272 |    1.079 | 
     | CORE_Clock__L8_I19/Q            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.059 |   1.331 |    1.138 | 
     | CORE_Clock__L9_I35/A            |   ^   | CORE_Clock__L8_N19  | CLKIN15 | 0.003 |   1.334 |    1.140 | 
     | CORE_Clock__L9_I35/Q            |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.039 |   1.373 |    1.180 | 
     | CORE_Clock__L10_I68/A           |   v   | CORE_Clock__L9_N35  | CLKIN15 | 0.002 |   1.375 |    1.182 | 
     | CORE_Clock__L10_I68/Q           |   ^   | CORE_Clock__L10_N68 | CLKIN15 | 0.050 |   1.426 |    1.233 | 
     | master_clock_r_REG2764_S8_IP/C  |   ^   | CORE_Clock__L10_N68 | DFSEC1  | 0.001 |   1.427 |    1.234 | 
     | master_clock_r_REG2764_S8_IP/Q  |   ^   | n29024              | DFSEC1  | 0.302 |   1.729 |    1.536 | 
     | master_clock_r_REG1005_S8_IP/SD |   ^   | n29024              | DFSEC1  | 0.000 |   1.729 |    1.536 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.412 |    0.605 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.605 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.985 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.996 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.023 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.026 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.070 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.080 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    1.178 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    1.184 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    1.288 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    1.297 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    1.324 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    1.329 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.409 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.409 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.456 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.470 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.533 | 
     | CORE_Clock__L9_I31/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.343 |    1.536 | 
     | CORE_Clock__L9_I31/Q           |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.039 |   1.382 |    1.575 | 
     | CORE_Clock__L10_I60/A          |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.384 |    1.577 | 
     | CORE_Clock__L10_I60/Q          |   ^   | CORE_Clock__L10_N60 | CLKIN15 | 0.048 |   1.432 |    1.625 | 
     | master_clock_r_REG1005_S8_IP/C |   ^   | CORE_Clock__L10_N60 | DFSEC1  | 0.004 |   1.436 |    1.629 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin master_clock_r_REG1389_S12_IP/C 
Endpoint:   master_clock_r_REG1389_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG933_S12_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.457
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.557
  Arrival Time                  1.752
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.217 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.217 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.597 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.608 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.636 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.638 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.682 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.692 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.790 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    0.792 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    0.899 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.902 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    0.944 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.948 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.014 | 
     | CORE_Clock__L7_I24/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.030 | 
     | CORE_Clock__L7_I24/Q             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.080 | 
     | CORE_Clock__L8_I47/A             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.020 |   1.295 |    1.100 | 
     | CORE_Clock__L8_I47/Q             |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.064 |   1.359 |    1.164 | 
     | CORE_Clock__L9_I80/A             |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.004 |   1.363 |    1.168 | 
     | CORE_Clock__L9_I80/Q             |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.039 |   1.401 |    1.207 | 
     | CORE_Clock__L10_I154/A           |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.003 |   1.404 |    1.209 | 
     | CORE_Clock__L10_I154/Q           |   ^   | CORE_Clock__L10_N154 | CLKIN15 | 0.042 |   1.446 |    1.252 | 
     | master_clock_r_REG933_S12_IP/C   |   ^   | CORE_Clock__L10_N154 | DFSEC1  | 0.002 |   1.449 |    1.254 | 
     | master_clock_r_REG933_S12_IP/Q   |   ^   | n30735               | DFSEC1  | 0.303 |   1.752 |    1.557 | 
     | master_clock_r_REG1389_S12_IP/SD |   ^   | n30735               | DFSEC1  | 0.000 |   1.752 |    1.557 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.606 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.606 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.987 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.997 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.025 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.027 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.072 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.082 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.179 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.182 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.288 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.291 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.333 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.337 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.404 | 
     | CORE_Clock__L7_I24/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.420 | 
     | CORE_Clock__L7_I24/Q            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.470 | 
     | CORE_Clock__L8_I47/A            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.020 |   1.295 |    1.490 | 
     | CORE_Clock__L8_I47/Q            |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.064 |   1.359 |    1.554 | 
     | CORE_Clock__L9_I79/A            |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.003 |   1.362 |    1.557 | 
     | CORE_Clock__L9_I79/Q            |   v   | CORE_Clock__L9_N79   | CLKIN15 | 0.040 |   1.401 |    1.596 | 
     | CORE_Clock__L10_I153/A          |   v   | CORE_Clock__L9_N79   | CLKIN15 | 0.003 |   1.404 |    1.599 | 
     | CORE_Clock__L10_I153/Q          |   ^   | CORE_Clock__L10_N153 | CLKIN15 | 0.052 |   1.456 |    1.651 | 
     | master_clock_r_REG1389_S12_IP/C |   ^   | CORE_Clock__L10_N153 | DFSEC1  | 0.001 |   1.457 |    1.652 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin master_clock_r_REG1271_S13_IP/C 
Endpoint:   master_clock_r_REG1271_S13_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG958_S13_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.458
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.558
  Arrival Time                  1.753
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.217 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.217 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.597 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.608 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.635 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.638 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.682 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.692 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.789 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    0.792 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    0.899 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.902 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    0.944 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.947 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.014 | 
     | CORE_Clock__L7_I24/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.030 | 
     | CORE_Clock__L7_I24/Q             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.080 | 
     | CORE_Clock__L8_I47/A             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.020 |   1.295 |    1.100 | 
     | CORE_Clock__L8_I47/Q             |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.064 |   1.359 |    1.164 | 
     | CORE_Clock__L9_I80/A             |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.004 |   1.363 |    1.168 | 
     | CORE_Clock__L9_I80/Q             |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.039 |   1.401 |    1.206 | 
     | CORE_Clock__L10_I154/A           |   v   | CORE_Clock__L9_N80   | CLKIN15 | 0.003 |   1.404 |    1.209 | 
     | CORE_Clock__L10_I154/Q           |   ^   | CORE_Clock__L10_N154 | CLKIN15 | 0.042 |   1.446 |    1.251 | 
     | master_clock_r_REG958_S13_IP/C   |   ^   | CORE_Clock__L10_N154 | DFSEC1  | 0.001 |   1.448 |    1.253 | 
     | master_clock_r_REG958_S13_IP/Q   |   ^   | n30711               | DFSEC1  | 0.305 |   1.753 |    1.558 | 
     | master_clock_r_REG1271_S13_IP/SD |   ^   | n30711               | DFSEC1  | 0.000 |   1.753 |    1.558 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.606 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.606 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.987 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.998 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.025 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.027 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.072 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.082 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.179 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.182 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.289 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.291 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.333 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.337 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.404 | 
     | CORE_Clock__L7_I24/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.420 | 
     | CORE_Clock__L7_I24/Q            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.470 | 
     | CORE_Clock__L8_I47/A            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.020 |   1.295 |    1.490 | 
     | CORE_Clock__L8_I47/Q            |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.064 |   1.359 |    1.554 | 
     | CORE_Clock__L9_I79/A            |   ^   | CORE_Clock__L8_N47   | CLKIN15 | 0.003 |   1.362 |    1.557 | 
     | CORE_Clock__L9_I79/Q            |   v   | CORE_Clock__L9_N79   | CLKIN15 | 0.040 |   1.401 |    1.596 | 
     | CORE_Clock__L10_I153/A          |   v   | CORE_Clock__L9_N79   | CLKIN15 | 0.003 |   1.404 |    1.599 | 
     | CORE_Clock__L10_I153/Q          |   ^   | CORE_Clock__L10_N153 | CLKIN15 | 0.052 |   1.456 |    1.651 | 
     | master_clock_r_REG1271_S13_IP/C |   ^   | CORE_Clock__L10_N153 | DFSEC1  | 0.002 |   1.458 |    1.653 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin master_clock_r_REG223_S8_IP/C 
Endpoint:   master_clock_r_REG223_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1421_S8_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.453
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.553
  Arrival Time                  1.749
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |    0.216 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.216 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.596 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.607 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.635 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.637 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.681 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.691 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.789 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.792 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.899 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.911 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.939 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.944 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.008 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.011 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.061 | 
     | CORE_Clock__L8_I50/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.276 |    1.080 | 
     | CORE_Clock__L8_I50/Q           |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.062 |   1.338 |    1.142 | 
     | CORE_Clock__L9_I83/A           |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.341 |    1.145 | 
     | CORE_Clock__L9_I83/Q           |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   1.380 |    1.184 | 
     | CORE_Clock__L10_I161/A         |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.003 |   1.383 |    1.187 | 
     | CORE_Clock__L10_I161/Q         |   ^   | CORE_Clock__L10_N161 | CLKIN15 | 0.053 |   1.436 |    1.240 | 
     | master_clock_r_REG1421_S8_IP/C |   ^   | CORE_Clock__L10_N161 | DFSEC1  | 0.002 |   1.438 |    1.242 | 
     | master_clock_r_REG1421_S8_IP/Q |   ^   | n30334               | DFSEC1  | 0.311 |   1.749 |    1.553 | 
     | master_clock_r_REG223_S8_IP/SD |   ^   | n30334               | DFSEC1  | 0.000 |   1.749 |    1.553 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                               |       |                      |         |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                         |   ^   | Clock                |         |       |   0.412 |    0.607 | 
     | PAD_Clock/PAD                 |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.607 | 
     | PAD_Clock/Y                   |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.988 | 
     | CORE_Clock__L1_I0/A           |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.998 | 
     | CORE_Clock__L1_I0/Q           |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.026 | 
     | CORE_Clock__L2_I0/A           |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.028 | 
     | CORE_Clock__L2_I0/Q           |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.073 | 
     | CORE_Clock__L3_I2/A           |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.083 | 
     | CORE_Clock__L3_I2/Q           |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.180 | 
     | CORE_Clock__L4_I5/A           |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.183 | 
     | CORE_Clock__L4_I5/Q           |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.289 | 
     | CORE_Clock__L5_I6/A           |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.292 | 
     | CORE_Clock__L5_I6/Q           |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.334 | 
     | CORE_Clock__L6_I12/A          |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.338 | 
     | CORE_Clock__L6_I12/Q          |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.405 | 
     | CORE_Clock__L7_I24/A          |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.421 | 
     | CORE_Clock__L7_I24/Q          |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.471 | 
     | CORE_Clock__L8_I48/A          |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.013 |   1.288 |    1.484 | 
     | CORE_Clock__L8_I48/Q          |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.065 |   1.352 |    1.548 | 
     | CORE_Clock__L9_I82/A          |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.004 |   1.356 |    1.552 | 
     | CORE_Clock__L9_I82/Q          |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.041 |   1.397 |    1.593 | 
     | CORE_Clock__L10_I159/A        |   v   | CORE_Clock__L9_N82   | CLKIN15 | 0.003 |   1.400 |    1.596 | 
     | CORE_Clock__L10_I159/Q        |   ^   | CORE_Clock__L10_N159 | CLKIN15 | 0.051 |   1.451 |    1.647 | 
     | master_clock_r_REG223_S8_IP/C |   ^   | CORE_Clock__L10_N159 | DFSEC1  | 0.002 |   1.453 |    1.649 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin master_clock_r_REG2985_S2/C 
Endpoint:   master_clock_r_REG2985_S2/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2984_S2/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.455
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.555
  Arrival Time                  1.751
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |    0.216 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.216 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.596 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.607 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.634 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.637 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.681 | 
     | CORE_Clock__L3_I1/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.691 | 
     | CORE_Clock__L3_I1/Q          |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.098 |   0.985 |    0.789 | 
     | CORE_Clock__L4_I3/A          |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.006 |   0.991 |    0.795 | 
     | CORE_Clock__L4_I3/Q          |   ^   | CORE_Clock__L4_N3    | CLKBU15 | 0.099 |   1.089 |    0.894 | 
     | CORE_Clock__L5_I3/A          |   ^   | CORE_Clock__L4_N3    | CLKIN15 | 0.004 |   1.093 |    0.897 | 
     | CORE_Clock__L5_I3/Q          |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.053 |   1.146 |    0.950 | 
     | CORE_Clock__L6_I6/A          |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.023 |   1.169 |    0.973 | 
     | CORE_Clock__L6_I6/Q          |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.061 |   1.230 |    1.034 | 
     | CORE_Clock__L7_I14/A         |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.003 |   1.234 |    1.038 | 
     | CORE_Clock__L7_I14/Q         |   v   | CORE_Clock__L7_N14   | CLKIN15 | 0.050 |   1.283 |    1.087 | 
     | CORE_Clock__L8_I27/A         |   v   | CORE_Clock__L7_N14   | CLKIN15 | 0.010 |   1.293 |    1.097 | 
     | CORE_Clock__L8_I27/Q         |   ^   | CORE_Clock__L8_N27   | CLKIN15 | 0.060 |   1.353 |    1.157 | 
     | CORE_Clock__L9_I53/A         |   ^   | CORE_Clock__L8_N27   | CLKIN15 | 0.003 |   1.356 |    1.160 | 
     | CORE_Clock__L9_I53/Q         |   v   | CORE_Clock__L9_N53   | CLKIN15 | 0.043 |   1.399 |    1.203 | 
     | CORE_Clock__L10_I102/A       |   v   | CORE_Clock__L9_N53   | CLKIN15 | 0.004 |   1.403 |    1.207 | 
     | CORE_Clock__L10_I102/Q       |   ^   | CORE_Clock__L10_N102 | CLKIN15 | 0.050 |   1.453 |    1.257 | 
     | master_clock_r_REG2984_S2/C  |   ^   | CORE_Clock__L10_N102 | DFSP1   | 0.002 |   1.455 |    1.259 | 
     | master_clock_r_REG2984_S2/Q  |   ^   | n28826               | DFSP1   | 0.296 |   1.751 |    1.555 | 
     | master_clock_r_REG2985_S2/SD |   ^   | n28826               | DFSC3   | 0.000 |   1.751 |    1.555 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.412 |    0.607 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.607 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.988 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.999 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.026 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.028 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.073 | 
     | CORE_Clock__L3_I1/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.083 | 
     | CORE_Clock__L3_I1/Q         |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.098 |   0.985 |    1.181 | 
     | CORE_Clock__L4_I3/A         |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.006 |   0.991 |    1.187 | 
     | CORE_Clock__L4_I3/Q         |   ^   | CORE_Clock__L4_N3    | CLKBU15 | 0.099 |   1.089 |    1.285 | 
     | CORE_Clock__L5_I3/A         |   ^   | CORE_Clock__L4_N3    | CLKIN15 | 0.004 |   1.093 |    1.289 | 
     | CORE_Clock__L5_I3/Q         |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.053 |   1.146 |    1.342 | 
     | CORE_Clock__L6_I6/A         |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.023 |   1.169 |    1.365 | 
     | CORE_Clock__L6_I6/Q         |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.061 |   1.230 |    1.426 | 
     | CORE_Clock__L7_I14/A        |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.003 |   1.234 |    1.430 | 
     | CORE_Clock__L7_I14/Q        |   v   | CORE_Clock__L7_N14   | CLKIN15 | 0.050 |   1.283 |    1.479 | 
     | CORE_Clock__L8_I27/A        |   v   | CORE_Clock__L7_N14   | CLKIN15 | 0.010 |   1.293 |    1.489 | 
     | CORE_Clock__L8_I27/Q        |   ^   | CORE_Clock__L8_N27   | CLKIN15 | 0.060 |   1.353 |    1.549 | 
     | CORE_Clock__L9_I53/A        |   ^   | CORE_Clock__L8_N27   | CLKIN15 | 0.003 |   1.356 |    1.552 | 
     | CORE_Clock__L9_I53/Q        |   v   | CORE_Clock__L9_N53   | CLKIN15 | 0.043 |   1.399 |    1.595 | 
     | CORE_Clock__L10_I102/A      |   v   | CORE_Clock__L9_N53   | CLKIN15 | 0.004 |   1.403 |    1.599 | 
     | CORE_Clock__L10_I102/Q      |   ^   | CORE_Clock__L10_N102 | CLKIN15 | 0.050 |   1.453 |    1.649 | 
     | master_clock_r_REG2985_S2/C |   ^   | CORE_Clock__L10_N102 | DFSC3   | 0.002 |   1.455 |    1.651 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin master_clock_r_REG3035_S3/C 
Endpoint:   master_clock_r_REG3035_S3/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG3060_S2/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.424
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.524
  Arrival Time                  1.721
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |    0.215 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.215 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.596 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.606 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.634 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.636 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.681 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.690 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.788 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    0.790 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    0.900 | 
     | CORE_Clock__L5_I5/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   1.100 |    0.903 | 
     | CORE_Clock__L5_I5/Q          |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.044 |   1.144 |    0.947 | 
     | CORE_Clock__L6_I11/A         |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.015 |   1.158 |    0.962 | 
     | CORE_Clock__L6_I11/Q         |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.047 |   1.205 |    1.009 | 
     | CORE_Clock__L7_I21/A         |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.008 |   1.213 |    1.017 | 
     | CORE_Clock__L7_I21/Q         |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.051 |   1.265 |    1.068 | 
     | CORE_Clock__L8_I44/A         |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.008 |   1.273 |    1.076 | 
     | CORE_Clock__L8_I44/Q         |   ^   | CORE_Clock__L8_N44   | CLKIN15 | 0.048 |   1.321 |    1.124 | 
     | CORE_Clock__L9_I76/A         |   ^   | CORE_Clock__L8_N44   | CLKIN15 | 0.008 |   1.328 |    1.132 | 
     | CORE_Clock__L9_I76/Q         |   v   | CORE_Clock__L9_N76   | CLKIN15 | 0.040 |   1.368 |    1.172 | 
     | CORE_Clock__L10_I146/A       |   v   | CORE_Clock__L9_N76   | CLKIN15 | 0.003 |   1.372 |    1.175 | 
     | CORE_Clock__L10_I146/Q       |   ^   | CORE_Clock__L10_N146 | CLKIN15 | 0.050 |   1.422 |    1.225 | 
     | master_clock_r_REG3060_S2/C  |   ^   | CORE_Clock__L10_N146 | DFSP1   | 0.002 |   1.424 |    1.228 | 
     | master_clock_r_REG3060_S2/Q  |   ^   | n28811               | DFSP1   | 0.296 |   1.721 |    1.524 | 
     | master_clock_r_REG3035_S3/SD |   ^   | n28811               | DFSP1   | 0.000 |   1.721 |    1.524 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.412 |    0.608 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.608 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.989 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.999 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.027 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.029 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.073 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.083 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.181 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    1.183 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    1.293 | 
     | CORE_Clock__L5_I5/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.003 |   1.100 |    1.296 | 
     | CORE_Clock__L5_I5/Q         |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.044 |   1.144 |    1.340 | 
     | CORE_Clock__L6_I11/A        |   v   | CORE_Clock__L5_N5    | CLKIN15 | 0.015 |   1.158 |    1.355 | 
     | CORE_Clock__L6_I11/Q        |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.047 |   1.205 |    1.402 | 
     | CORE_Clock__L7_I21/A        |   ^   | CORE_Clock__L6_N11   | CLKIN15 | 0.008 |   1.213 |    1.410 | 
     | CORE_Clock__L7_I21/Q        |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.051 |   1.265 |    1.461 | 
     | CORE_Clock__L8_I44/A        |   v   | CORE_Clock__L7_N21   | CLKIN15 | 0.008 |   1.273 |    1.469 | 
     | CORE_Clock__L8_I44/Q        |   ^   | CORE_Clock__L8_N44   | CLKIN15 | 0.048 |   1.321 |    1.517 | 
     | CORE_Clock__L9_I76/A        |   ^   | CORE_Clock__L8_N44   | CLKIN15 | 0.008 |   1.328 |    1.525 | 
     | CORE_Clock__L9_I76/Q        |   v   | CORE_Clock__L9_N76   | CLKIN15 | 0.040 |   1.368 |    1.565 | 
     | CORE_Clock__L10_I146/A      |   v   | CORE_Clock__L9_N76   | CLKIN15 | 0.003 |   1.372 |    1.568 | 
     | CORE_Clock__L10_I146/Q      |   ^   | CORE_Clock__L10_N146 | CLKIN15 | 0.050 |   1.422 |    1.618 | 
     | master_clock_r_REG3035_S3/C |   ^   | CORE_Clock__L10_N146 | DFSP1   | 0.003 |   1.424 |    1.621 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin master_clock_r_REG429_S8/C 
Endpoint:   master_clock_r_REG429_S8/SD (v) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG428_S8/QN (v) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.420
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.520
  Arrival Time                  1.716
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |        Net         |  Cell   | Delay | Arrival | Required | 
     |                             |       |                    |         |       |  Time   |   Time   | 
     |-----------------------------+-------+--------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock              |         |       |   0.412 |    0.215 | 
     | PAD_Clock/PAD               |   ^   | Clock              | ICUP    | 0.000 |   0.412 |    0.215 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock         | ICUP    | 0.381 |   0.792 |    0.596 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock         | CLKIN12 | 0.011 |   0.803 |    0.606 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0  | CLKIN12 | 0.028 |   0.830 |    0.634 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0  | CLKIN15 | 0.002 |   0.833 |    0.636 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0  | CLKIN15 | 0.044 |   0.877 |    0.681 | 
     | CORE_Clock__L3_I0/A         |   ^   | CORE_Clock__L2_N0  | CLKBU15 | 0.010 |   0.887 |    0.690 | 
     | CORE_Clock__L3_I0/Q         |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.087 |   0.974 |    0.777 | 
     | CORE_Clock__L4_I1/A         |   ^   | CORE_Clock__L3_N0  | CLKBU15 | 0.000 |   0.974 |    0.777 | 
     | CORE_Clock__L4_I1/Q         |   ^   | CORE_Clock__L4_N1  | CLKBU15 | 0.105 |   1.079 |    0.882 | 
     | CORE_Clock__L5_I1/A         |   ^   | CORE_Clock__L4_N1  | CLKIN15 | 0.011 |   1.089 |    0.893 | 
     | CORE_Clock__L5_I1/Q         |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.045 |   1.134 |    0.937 | 
     | CORE_Clock__L6_I3/A         |   v   | CORE_Clock__L5_N1  | CLKIN15 | 0.020 |   1.154 |    0.958 | 
     | CORE_Clock__L6_I3/Q         |   ^   | CORE_Clock__L6_N3  | CLKIN15 | 0.070 |   1.224 |    1.028 | 
     | CORE_Clock__L7_I6/A         |   ^   | CORE_Clock__L6_N3  | CLKIN12 | 0.004 |   1.228 |    1.032 | 
     | CORE_Clock__L7_I6/Q         |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.039 |   1.268 |    1.071 | 
     | CORE_Clock__L8_I12/A        |   v   | CORE_Clock__L7_N6  | CLKIN12 | 0.013 |   1.280 |    1.084 | 
     | CORE_Clock__L8_I12/Q        |   ^   | CORE_Clock__L8_N12 | CLKIN12 | 0.074 |   1.354 |    1.158 | 
     | master_clock_r_REG428_S8/C  |   ^   | CORE_Clock__L8_N12 | DFSE1   | 0.003 |   1.357 |    1.161 | 
     | master_clock_r_REG428_S8/QN |   v   | n31161             | DFSE1   | 0.359 |   1.716 |    1.520 | 
     | master_clock_r_REG429_S8/SD |   v   | n31161             | DFSE1   | 0.000 |   1.716 |    1.520 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                            |       |                      |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock                |         |       |   0.411 |    0.608 | 
     | PAD_Clock/PAD              |   ^   | Clock                | ICUP    | 0.000 |   0.411 |    0.608 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.989 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.999 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.027 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.832 |    1.029 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.073 | 
     | CORE_Clock__L3_I1/A        |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.083 | 
     | CORE_Clock__L3_I1/Q        |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.098 |   0.985 |    1.182 | 
     | CORE_Clock__L4_I3/A        |   ^   | CORE_Clock__L3_N1    | CLKBU15 | 0.006 |   0.991 |    1.187 | 
     | CORE_Clock__L4_I3/Q        |   ^   | CORE_Clock__L4_N3    | CLKBU15 | 0.099 |   1.089 |    1.286 | 
     | CORE_Clock__L5_I3/A        |   ^   | CORE_Clock__L4_N3    | CLKIN15 | 0.004 |   1.093 |    1.290 | 
     | CORE_Clock__L5_I3/Q        |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.053 |   1.146 |    1.343 | 
     | CORE_Clock__L6_I6/A        |   v   | CORE_Clock__L5_N3    | CLKIN15 | 0.023 |   1.169 |    1.366 | 
     | CORE_Clock__L6_I6/Q        |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.061 |   1.230 |    1.427 | 
     | CORE_Clock__L7_I15/A       |   ^   | CORE_Clock__L6_N6    | CLKIN15 | 0.003 |   1.233 |    1.430 | 
     | CORE_Clock__L7_I15/Q       |   v   | CORE_Clock__L7_N15   | CLKIN15 | 0.030 |   1.263 |    1.460 | 
     | CORE_Clock__L8_I29/A       |   v   | CORE_Clock__L7_N15   | CLKIN15 | 0.008 |   1.271 |    1.468 | 
     | CORE_Clock__L8_I29/Q       |   ^   | CORE_Clock__L8_N29   | CLKIN15 | 0.053 |   1.324 |    1.521 | 
     | CORE_Clock__L9_I57/A       |   ^   | CORE_Clock__L8_N29   | CLKIN15 | 0.003 |   1.327 |    1.523 | 
     | CORE_Clock__L9_I57/Q       |   v   | CORE_Clock__L9_N57   | CLKIN15 | 0.039 |   1.366 |    1.562 | 
     | CORE_Clock__L10_I110/A     |   v   | CORE_Clock__L9_N57   | CLKIN15 | 0.002 |   1.368 |    1.564 | 
     | CORE_Clock__L10_I110/Q     |   ^   | CORE_Clock__L10_N110 | CLKIN15 | 0.051 |   1.419 |    1.615 | 
     | master_clock_r_REG429_S8/C |   ^   | CORE_Clock__L10_N110 | DFSE1   | 0.001 |   1.420 |    1.616 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin master_clock_r_REG1340_S11_IP/C 
Endpoint:   master_clock_r_REG1340_S11_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG940_S11_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.436
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.536
  Arrival Time                  1.733
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.215 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.215 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.595 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.606 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.634 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.636 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.680 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.690 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.788 | 
     | CORE_Clock__L4_I7/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.791 | 
     | CORE_Clock__L4_I7/Q              |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.898 | 
     | CORE_Clock__L5_I8/A              |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.910 | 
     | CORE_Clock__L5_I8/Q              |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.938 | 
     | CORE_Clock__L6_I14/A             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.943 | 
     | CORE_Clock__L6_I14/Q             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.007 | 
     | CORE_Clock__L7_I26/A             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.010 | 
     | CORE_Clock__L7_I26/Q             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.060 | 
     | CORE_Clock__L8_I50/A             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.276 |    1.079 | 
     | CORE_Clock__L8_I50/Q             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.062 |   1.338 |    1.141 | 
     | CORE_Clock__L9_I83/A             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.341 |    1.144 | 
     | CORE_Clock__L9_I83/Q             |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   1.380 |    1.183 | 
     | CORE_Clock__L10_I160/A           |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.002 |   1.382 |    1.185 | 
     | CORE_Clock__L10_I160/Q           |   ^   | CORE_Clock__L10_N160 | CLKIN15 | 0.046 |   1.429 |    1.232 | 
     | master_clock_r_REG940_S11_IP/C   |   ^   | CORE_Clock__L10_N160 | DFSEC1  | 0.001 |   1.429 |    1.233 | 
     | master_clock_r_REG940_S11_IP/Q   |   ^   | n30728               | DFSEC1  | 0.303 |   1.733 |    1.536 | 
     | master_clock_r_REG1340_S11_IP/SD |   ^   | n30728               | DFSEC1  | 0.000 |   1.733 |    1.536 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.608 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.608 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.989 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.999 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.027 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.029 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.074 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.084 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.181 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.184 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.291 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.304 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.332 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.337 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.400 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.404 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.454 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.276 |    1.473 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.062 |   1.338 |    1.535 | 
     | CORE_Clock__L9_I84/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.341 |    1.537 | 
     | CORE_Clock__L9_I84/Q            |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   1.380 |    1.577 | 
     | CORE_Clock__L10_I162/A          |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   1.383 |    1.580 | 
     | CORE_Clock__L10_I162/Q          |   ^   | CORE_Clock__L10_N162 | CLKIN15 | 0.051 |   1.433 |    1.630 | 
     | master_clock_r_REG1340_S11_IP/C |   ^   | CORE_Clock__L10_N162 | DFSEC1  | 0.002 |   1.436 |    1.633 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin master_clock_r_REG327_S8/C 
Endpoint:   master_clock_r_REG327_S8/SD     (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1241_S12_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.419
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.519
  Arrival Time                  1.716
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.215 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.215 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.595 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.606 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.634 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.636 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.680 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.690 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.788 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    0.790 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    0.897 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.900 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    0.942 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.946 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.012 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.029 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.062 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.072 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.128 | 
     | CORE_Clock__L9_I77/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.131 | 
     | CORE_Clock__L9_I77/Q            |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   1.368 |    1.171 | 
     | CORE_Clock__L10_I149/A          |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.002 |   1.370 |    1.173 | 
     | CORE_Clock__L10_I149/Q          |   ^   | CORE_Clock__L10_N149 | CLKIN15 | 0.047 |   1.417 |    1.220 | 
     | master_clock_r_REG1241_S12_IP/C |   ^   | CORE_Clock__L10_N149 | DFSEC1  | 0.002 |   1.419 |    1.223 | 
     | master_clock_r_REG1241_S12_IP/Q |   ^   | n30498               | DFSEC1  | 0.297 |   1.716 |    1.519 | 
     | master_clock_r_REG327_S8/SD     |   ^   | n30498               | DFSP1   | 0.000 |   1.716 |    1.519 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                            |       |                      |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock                |         |       |   0.412 |    0.608 | 
     | PAD_Clock/PAD              |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.608 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.989 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.999 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.027 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.029 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.074 | 
     | CORE_Clock__L3_I2/A        |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.084 | 
     | CORE_Clock__L3_I2/Q        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.181 | 
     | CORE_Clock__L4_I5/A        |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.184 | 
     | CORE_Clock__L4_I5/Q        |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.290 | 
     | CORE_Clock__L5_I6/A        |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.293 | 
     | CORE_Clock__L5_I6/Q        |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.335 | 
     | CORE_Clock__L6_I12/A       |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.339 | 
     | CORE_Clock__L6_I12/Q       |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.406 | 
     | CORE_Clock__L7_I22/A       |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.422 | 
     | CORE_Clock__L7_I22/Q       |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.455 | 
     | CORE_Clock__L8_I45/A       |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.465 | 
     | CORE_Clock__L8_I45/Q       |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.522 | 
     | CORE_Clock__L9_I77/A       |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.525 | 
     | CORE_Clock__L9_I77/Q       |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   1.368 |    1.565 | 
     | CORE_Clock__L10_I149/A     |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.002 |   1.370 |    1.567 | 
     | CORE_Clock__L10_I149/Q     |   ^   | CORE_Clock__L10_N149 | CLKIN15 | 0.047 |   1.417 |    1.614 | 
     | master_clock_r_REG327_S8/C |   ^   | CORE_Clock__L10_N149 | DFSP1   | 0.002 |   1.419 |    1.616 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin master_clock_r_REG921_S11/C 
Endpoint:   master_clock_r_REG921_S11/SD    (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2795_S21_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.434
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.534
  Arrival Time                  1.731
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.215 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.215 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.595 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.606 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.634 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.636 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.680 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.690 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.788 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.791 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.898 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.910 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.938 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.943 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.007 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.010 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.060 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.276 |    1.079 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.062 |   1.338 |    1.141 | 
     | CORE_Clock__L9_I84/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.341 |    1.144 | 
     | CORE_Clock__L9_I84/Q            |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   1.380 |    1.183 | 
     | CORE_Clock__L10_I163/A          |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   1.383 |    1.186 | 
     | CORE_Clock__L10_I163/Q          |   ^   | CORE_Clock__L10_N163 | CLKIN15 | 0.050 |   1.433 |    1.236 | 
     | master_clock_r_REG2795_S21_IP/C |   ^   | CORE_Clock__L10_N163 | DFSEC1  | 0.001 |   1.434 |    1.237 | 
     | master_clock_r_REG2795_S21_IP/Q |   ^   | n28998               | DFSEC1  | 0.297 |   1.731 |    1.534 | 
     | master_clock_r_REG921_S11/SD    |   ^   | n28998               | DFSP3   | 0.000 |   1.731 |    1.534 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.412 |    0.608 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.608 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.989 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.999 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.027 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.029 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.074 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.084 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.181 | 
     | CORE_Clock__L4_I7/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.184 | 
     | CORE_Clock__L4_I7/Q         |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.292 | 
     | CORE_Clock__L5_I8/A         |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.304 | 
     | CORE_Clock__L5_I8/Q         |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.332 | 
     | CORE_Clock__L6_I14/A        |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.337 | 
     | CORE_Clock__L6_I14/Q        |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.400 | 
     | CORE_Clock__L7_I26/A        |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.404 | 
     | CORE_Clock__L7_I26/Q        |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.454 | 
     | CORE_Clock__L8_I51/A        |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.016 |   1.273 |    1.470 | 
     | CORE_Clock__L8_I51/Q        |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.062 |   1.335 |    1.532 | 
     | CORE_Clock__L9_I85/A        |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   1.338 |    1.535 | 
     | CORE_Clock__L9_I85/Q        |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.040 |   1.378 |    1.575 | 
     | CORE_Clock__L10_I165/A      |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.003 |   1.381 |    1.578 | 
     | CORE_Clock__L10_I165/Q      |   ^   | CORE_Clock__L10_N165 | CLKIN15 | 0.052 |   1.433 |    1.630 | 
     | master_clock_r_REG921_S11/C |   ^   | CORE_Clock__L10_N165 | DFSP3   | 0.001 |   1.434 |    1.631 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin master_clock_r_REG1367_S12_IP/C 
Endpoint:   master_clock_r_REG1367_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1394_S12_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.439
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.539
  Arrival Time                  1.736
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.215 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.215 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.595 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.606 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.633 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.636 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.680 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.690 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.787 | 
     | CORE_Clock__L4_I7/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.791 | 
     | CORE_Clock__L4_I7/Q              |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.898 | 
     | CORE_Clock__L5_I8/A              |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.910 | 
     | CORE_Clock__L5_I8/Q              |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.938 | 
     | CORE_Clock__L6_I14/A             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.943 | 
     | CORE_Clock__L6_I14/Q             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.006 | 
     | CORE_Clock__L7_I26/A             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.010 | 
     | CORE_Clock__L7_I26/Q             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.060 | 
     | CORE_Clock__L8_I50/A             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.276 |    1.079 | 
     | CORE_Clock__L8_I50/Q             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.062 |   1.338 |    1.141 | 
     | CORE_Clock__L9_I83/A             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.341 |    1.144 | 
     | CORE_Clock__L9_I83/Q             |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   1.380 |    1.183 | 
     | CORE_Clock__L10_I160/A           |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.002 |   1.382 |    1.185 | 
     | CORE_Clock__L10_I160/Q           |   ^   | CORE_Clock__L10_N160 | CLKIN15 | 0.046 |   1.429 |    1.232 | 
     | master_clock_r_REG1394_S12_IP/C  |   ^   | CORE_Clock__L10_N160 | DFSEC1  | 0.001 |   1.430 |    1.233 | 
     | master_clock_r_REG1394_S12_IP/Q  |   ^   | n30360               | DFSEC1  | 0.306 |   1.736 |    1.539 | 
     | master_clock_r_REG1367_S12_IP/SD |   ^   | n30360               | DFSEC1  | 0.000 |   1.736 |    1.539 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.608 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.608 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.989 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.000 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.027 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.029 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.074 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.084 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.181 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.184 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.292 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.304 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.332 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.337 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.400 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.404 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.454 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.276 |    1.473 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.062 |   1.338 |    1.535 | 
     | CORE_Clock__L9_I83/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.341 |    1.538 | 
     | CORE_Clock__L9_I83/Q            |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   1.380 |    1.577 | 
     | CORE_Clock__L10_I161/A          |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.003 |   1.383 |    1.580 | 
     | CORE_Clock__L10_I161/Q          |   ^   | CORE_Clock__L10_N161 | CLKIN15 | 0.053 |   1.436 |    1.633 | 
     | master_clock_r_REG1367_S12_IP/C |   ^   | CORE_Clock__L10_N161 | DFSEC1  | 0.003 |   1.439 |    1.636 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin master_clock_r_REG55_S19/C 
Endpoint:   master_clock_r_REG55_S19/SD    (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG141_S24_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.422
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.522
  Arrival Time                  1.720
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |    0.214 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.214 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.594 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.605 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.632 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.635 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.679 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.689 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.786 | 
     | CORE_Clock__L4_I4/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    0.789 | 
     | CORE_Clock__L4_I4/Q            |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    0.898 | 
     | CORE_Clock__L5_I4/A            |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    0.902 | 
     | CORE_Clock__L5_I4/Q            |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    0.943 | 
     | CORE_Clock__L6_I8/A            |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    0.954 | 
     | CORE_Clock__L6_I8/Q            |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.006 | 
     | CORE_Clock__L7_I18/A           |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.022 | 
     | CORE_Clock__L7_I18/Q           |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.065 | 
     | CORE_Clock__L8_I36/A           |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.076 | 
     | CORE_Clock__L8_I36/Q           |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.046 |   1.320 |    1.122 | 
     | CORE_Clock__L9_I67/A           |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   1.327 |    1.129 | 
     | CORE_Clock__L9_I67/Q           |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   1.366 |    1.168 | 
     | CORE_Clock__L10_I129/A         |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   1.369 |    1.171 | 
     | CORE_Clock__L10_I129/Q         |   ^   | CORE_Clock__L10_N129 | CLKIN15 | 0.049 |   1.418 |    1.220 | 
     | master_clock_r_REG141_S24_IP/C |   ^   | CORE_Clock__L10_N129 | DFSEC1  | 0.002 |   1.420 |    1.222 | 
     | master_clock_r_REG141_S24_IP/Q |   ^   | n31419               | DFSEC1  | 0.300 |   1.720 |    1.522 | 
     | master_clock_r_REG55_S19/SD    |   ^   | n31419               | DFSP1   | 0.000 |   1.720 |    1.522 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                            |       |                      |         |       |  Time   |   Time   | 
     |----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                      |   ^   | Clock                |         |       |   0.412 |    0.610 | 
     | PAD_Clock/PAD              |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.610 | 
     | PAD_Clock/Y                |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.990 | 
     | CORE_Clock__L1_I0/A        |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.001 | 
     | CORE_Clock__L1_I0/Q        |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.028 | 
     | CORE_Clock__L2_I0/A        |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.031 | 
     | CORE_Clock__L2_I0/Q        |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.075 | 
     | CORE_Clock__L3_I2/A        |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.085 | 
     | CORE_Clock__L3_I2/Q        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.182 | 
     | CORE_Clock__L4_I4/A        |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    1.185 | 
     | CORE_Clock__L4_I4/Q        |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    1.294 | 
     | CORE_Clock__L5_I4/A        |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    1.298 | 
     | CORE_Clock__L5_I4/Q        |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    1.339 | 
     | CORE_Clock__L6_I8/A        |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    1.350 | 
     | CORE_Clock__L6_I8/Q        |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.402 | 
     | CORE_Clock__L7_I18/A       |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.418 | 
     | CORE_Clock__L7_I18/Q       |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.461 | 
     | CORE_Clock__L8_I36/A       |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.472 | 
     | CORE_Clock__L8_I36/Q       |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.046 |   1.320 |    1.518 | 
     | CORE_Clock__L9_I67/A       |   ^   | CORE_Clock__L8_N36   | CLKIN15 | 0.007 |   1.327 |    1.525 | 
     | CORE_Clock__L9_I67/Q       |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.039 |   1.366 |    1.564 | 
     | CORE_Clock__L10_I129/A     |   v   | CORE_Clock__L9_N67   | CLKIN15 | 0.003 |   1.369 |    1.567 | 
     | CORE_Clock__L10_I129/Q     |   ^   | CORE_Clock__L10_N129 | CLKIN15 | 0.049 |   1.418 |    1.616 | 
     | master_clock_r_REG55_S19/C |   ^   | CORE_Clock__L10_N129 | DFSP1   | 0.004 |   1.422 |    1.620 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin master_clock_r_REG968_S12_IP/C 
Endpoint:   master_clock_r_REG968_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1280_S9_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.439
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.539
  Arrival Time                  1.737
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.214 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.214 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.594 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.605 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.632 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.635 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.679 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.689 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.786 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.789 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.897 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.909 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.937 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.942 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.005 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.009 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.059 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.276 |    1.078 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.062 |   1.338 |    1.140 | 
     | CORE_Clock__L9_I83/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.341 |    1.143 | 
     | CORE_Clock__L9_I83/Q            |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   1.380 |    1.182 | 
     | CORE_Clock__L10_I160/A          |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.002 |   1.382 |    1.184 | 
     | CORE_Clock__L10_I160/Q          |   ^   | CORE_Clock__L10_N160 | CLKIN15 | 0.046 |   1.429 |    1.231 | 
     | master_clock_r_REG1280_S9_IP/C  |   ^   | CORE_Clock__L10_N160 | DFSEC1  | 0.001 |   1.429 |    1.231 | 
     | master_clock_r_REG1280_S9_IP/Q  |   ^   | n30468               | DFSEC1  | 0.307 |   1.737 |    1.539 | 
     | master_clock_r_REG968_S12_IP/SD |   ^   | n30468               | DFSEC1  | 0.000 |   1.737 |    1.539 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |    0.610 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.610 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.990 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.001 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.028 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.031 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.075 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.085 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.182 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.185 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.293 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.305 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.333 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.338 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.401 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.405 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.455 | 
     | CORE_Clock__L8_I50/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.276 |    1.474 | 
     | CORE_Clock__L8_I50/Q           |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.062 |   1.338 |    1.536 | 
     | CORE_Clock__L9_I83/A           |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.341 |    1.539 | 
     | CORE_Clock__L9_I83/Q           |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.040 |   1.380 |    1.578 | 
     | CORE_Clock__L10_I161/A         |   v   | CORE_Clock__L9_N83   | CLKIN15 | 0.003 |   1.383 |    1.581 | 
     | CORE_Clock__L10_I161/Q         |   ^   | CORE_Clock__L10_N161 | CLKIN15 | 0.053 |   1.436 |    1.634 | 
     | master_clock_r_REG968_S12_IP/C |   ^   | CORE_Clock__L10_N161 | DFSEC1  | 0.003 |   1.439 |    1.637 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin master_clock_r_REG325_S14/C 
Endpoint:   master_clock_r_REG325_S14/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG29_S8_IP/Q (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.433
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.533
  Arrival Time                  1.731
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                              |       |                      |         |       |  Time   |   Time   | 
     |------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                        |   ^   | Clock                |         |       |   0.412 |    0.213 | 
     | PAD_Clock/PAD                |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.213 | 
     | PAD_Clock/Y                  |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.594 | 
     | CORE_Clock__L1_I0/A          |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.604 | 
     | CORE_Clock__L1_I0/Q          |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.632 | 
     | CORE_Clock__L2_I0/A          |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.634 | 
     | CORE_Clock__L2_I0/Q          |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.679 | 
     | CORE_Clock__L3_I2/A          |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.689 | 
     | CORE_Clock__L3_I2/Q          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.786 | 
     | CORE_Clock__L4_I4/A          |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    0.788 | 
     | CORE_Clock__L4_I4/Q          |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    0.898 | 
     | CORE_Clock__L5_I4/A          |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    0.902 | 
     | CORE_Clock__L5_I4/Q          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    0.943 | 
     | CORE_Clock__L6_I8/A          |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    0.954 | 
     | CORE_Clock__L6_I8/Q          |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.006 | 
     | CORE_Clock__L7_I18/A         |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.022 | 
     | CORE_Clock__L7_I18/Q         |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.065 | 
     | CORE_Clock__L8_I35/A         |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.076 | 
     | CORE_Clock__L8_I35/Q         |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.051 |   1.325 |    1.127 | 
     | CORE_Clock__L9_I66/A         |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.010 |   1.335 |    1.137 | 
     | CORE_Clock__L9_I66/Q         |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.039 |   1.374 |    1.176 | 
     | CORE_Clock__L10_I128/A       |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.003 |   1.377 |    1.179 | 
     | CORE_Clock__L10_I128/Q       |   ^   | CORE_Clock__L10_N128 | CLKIN15 | 0.054 |   1.431 |    1.233 | 
     | master_clock_r_REG29_S8_IP/C |   ^   | CORE_Clock__L10_N128 | DFSEC1  | 0.002 |   1.433 |    1.235 | 
     | master_clock_r_REG29_S8_IP/Q |   ^   | n31510               | DFSEC1  | 0.298 |   1.731 |    1.533 | 
     | master_clock_r_REG325_S14/SD |   ^   | n31510               | DFSP1   | 0.000 |   1.731 |    1.533 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                             |       |                      |         |       |  Time   |   Time   | 
     |-----------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                       |   ^   | Clock                |         |       |   0.412 |    0.610 | 
     | PAD_Clock/PAD               |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.610 | 
     | PAD_Clock/Y                 |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.990 | 
     | CORE_Clock__L1_I0/A         |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.001 | 
     | CORE_Clock__L1_I0/Q         |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.029 | 
     | CORE_Clock__L2_I0/A         |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.031 | 
     | CORE_Clock__L2_I0/Q         |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.075 | 
     | CORE_Clock__L3_I2/A         |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.085 | 
     | CORE_Clock__L3_I2/Q         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.183 | 
     | CORE_Clock__L4_I4/A         |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.002 |   0.987 |    1.185 | 
     | CORE_Clock__L4_I4/Q         |   ^   | CORE_Clock__L4_N4    | CLKBU15 | 0.110 |   1.096 |    1.295 | 
     | CORE_Clock__L5_I4/A         |   ^   | CORE_Clock__L4_N4    | CLKIN15 | 0.004 |   1.100 |    1.298 | 
     | CORE_Clock__L5_I4/Q         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.041 |   1.141 |    1.340 | 
     | CORE_Clock__L6_I8/A         |   v   | CORE_Clock__L5_N4    | CLKIN15 | 0.010 |   1.152 |    1.350 | 
     | CORE_Clock__L6_I8/Q         |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.053 |   1.204 |    1.403 | 
     | CORE_Clock__L7_I18/A        |   ^   | CORE_Clock__L6_N8    | CLKIN15 | 0.016 |   1.220 |    1.419 | 
     | CORE_Clock__L7_I18/Q        |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.043 |   1.263 |    1.461 | 
     | CORE_Clock__L8_I35/A        |   v   | CORE_Clock__L7_N18   | CLKIN15 | 0.011 |   1.274 |    1.472 | 
     | CORE_Clock__L8_I35/Q        |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.051 |   1.325 |    1.523 | 
     | CORE_Clock__L9_I66/A        |   ^   | CORE_Clock__L8_N35   | CLKIN15 | 0.010 |   1.335 |    1.533 | 
     | CORE_Clock__L9_I66/Q        |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.039 |   1.374 |    1.573 | 
     | CORE_Clock__L10_I128/A      |   v   | CORE_Clock__L9_N66   | CLKIN15 | 0.003 |   1.377 |    1.575 | 
     | CORE_Clock__L10_I128/Q      |   ^   | CORE_Clock__L10_N128 | CLKIN15 | 0.054 |   1.431 |    1.629 | 
     | master_clock_r_REG325_S14/C |   ^   | CORE_Clock__L10_N128 | DFSP1   | 0.002 |   1.433 |    1.631 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin master_clock_r_REG1255_S21_IP/C 
Endpoint:   master_clock_r_REG1255_S21_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1254_S12_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.389
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.489
  Arrival Time                  1.688
  Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.212 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.212 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.593 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.603 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.631 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.633 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.678 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.687 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.785 | 
     | CORE_Clock__L4_I7/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.788 | 
     | CORE_Clock__L4_I7/Q              |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.895 | 
     | CORE_Clock__L5_I8/A              |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.908 | 
     | CORE_Clock__L5_I8/Q              |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.935 | 
     | CORE_Clock__L6_I14/A             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.941 | 
     | CORE_Clock__L6_I14/Q             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.004 | 
     | CORE_Clock__L7_I27/A             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.008 | 
     | CORE_Clock__L7_I27/Q             |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   1.234 |    1.034 | 
     | CORE_Clock__L8_I52/A             |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   1.238 |    1.038 | 
     | CORE_Clock__L8_I52/Q             |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   1.290 |    1.090 | 
     | CORE_Clock__L9_I87/A             |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   1.293 |    1.093 | 
     | CORE_Clock__L9_I87/Q             |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.040 |   1.333 |    1.133 | 
     | CORE_Clock__L10_I169/A           |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   1.336 |    1.137 | 
     | CORE_Clock__L10_I169/Q           |   ^   | CORE_Clock__L10_N169 | CLKIN15 | 0.046 |   1.382 |    1.183 | 
     | master_clock_r_REG1254_S12_IP/C  |   ^   | CORE_Clock__L10_N169 | DFSEC1  | 0.001 |   1.383 |    1.184 | 
     | master_clock_r_REG1254_S12_IP/Q  |   ^   | n30488               | DFSEC1  | 0.306 |   1.688 |    1.489 | 
     | master_clock_r_REG1255_S21_IP/SD |   ^   | n30488               | DFSEC1  | 0.000 |   1.688 |    1.489 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.611 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.611 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.992 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.002 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.030 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.032 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.076 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.086 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.184 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.187 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.294 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.306 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.334 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.339 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.403 | 
     | CORE_Clock__L7_I27/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.407 | 
     | CORE_Clock__L7_I27/Q            |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.027 |   1.234 |    1.433 | 
     | CORE_Clock__L8_I52/A            |   v   | CORE_Clock__L7_N27   | CLKIN15 | 0.004 |   1.238 |    1.437 | 
     | CORE_Clock__L8_I52/Q            |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.052 |   1.290 |    1.489 | 
     | CORE_Clock__L9_I87/A            |   ^   | CORE_Clock__L8_N52   | CLKIN15 | 0.003 |   1.293 |    1.492 | 
     | CORE_Clock__L9_I87/Q            |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.040 |   1.333 |    1.532 | 
     | CORE_Clock__L10_I168/A          |   v   | CORE_Clock__L9_N87   | CLKIN15 | 0.003 |   1.336 |    1.535 | 
     | CORE_Clock__L10_I168/Q          |   ^   | CORE_Clock__L10_N168 | CLKIN15 | 0.052 |   1.387 |    1.587 | 
     | master_clock_r_REG1255_S21_IP/C |   ^   | CORE_Clock__L10_N168 | DFSEC1  | 0.002 |   1.389 |    1.588 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin master_clock_r_REG1415_S23_IP/C 
Endpoint:   master_clock_r_REG1415_S23_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1272_S23_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.420
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.520
  Arrival Time                  1.720
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.212 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.212 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.603 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.631 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.633 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.687 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.785 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    0.788 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    0.894 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.897 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    0.939 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.943 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.009 | 
     | CORE_Clock__L7_I22/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.026 | 
     | CORE_Clock__L7_I22/Q             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.059 | 
     | CORE_Clock__L8_I45/A             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.069 | 
     | CORE_Clock__L8_I45/Q             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.125 | 
     | CORE_Clock__L9_I78/A             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.129 | 
     | CORE_Clock__L9_I78/Q             |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   1.368 |    1.168 | 
     | CORE_Clock__L10_I150/A           |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   1.371 |    1.171 | 
     | CORE_Clock__L10_I150/Q           |   ^   | CORE_Clock__L10_N150 | CLKIN15 | 0.047 |   1.418 |    1.218 | 
     | master_clock_r_REG1272_S23_IP/C  |   ^   | CORE_Clock__L10_N150 | DFSEC1  | 0.002 |   1.419 |    1.220 | 
     | master_clock_r_REG1272_S23_IP/Q  |   ^   | n30475               | DFSEC1  | 0.301 |   1.720 |    1.520 | 
     | master_clock_r_REG1415_S23_IP/SD |   ^   | n30475               | DFSEC1  | 0.000 |   1.720 |    1.520 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.611 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.611 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.992 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.002 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.030 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.032 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.077 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.086 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.184 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.187 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.293 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.296 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.338 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.342 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.408 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.425 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.458 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.468 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.525 | 
     | CORE_Clock__L9_I78/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.528 | 
     | CORE_Clock__L9_I78/Q            |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   1.368 |    1.567 | 
     | CORE_Clock__L10_I150/A          |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   1.371 |    1.570 | 
     | CORE_Clock__L10_I150/Q          |   ^   | CORE_Clock__L10_N150 | CLKIN15 | 0.047 |   1.418 |    1.617 | 
     | master_clock_r_REG1415_S23_IP/C |   ^   | CORE_Clock__L10_N150 | DFSEC1  | 0.003 |   1.420 |    1.620 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin master_clock_r_REG1344_S8_IP/C 
Endpoint:   master_clock_r_REG1344_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1400_S8_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.432
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.532
  Arrival Time                  1.732
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |    0.212 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.212 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.603 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.631 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    0.633 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    0.687 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    0.785 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    0.791 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    0.896 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    0.904 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    0.932 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    0.937 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.016 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.016 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.063 | 
     | CORE_Clock__L8_I18/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.016 |   1.278 |    1.079 | 
     | CORE_Clock__L8_I18/Q            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   1.340 |    1.141 | 
     | CORE_Clock__L9_I33/A            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   1.344 |    1.144 | 
     | CORE_Clock__L9_I33/Q            |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.039 |   1.382 |    1.183 | 
     | CORE_Clock__L10_I64/A           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   1.385 |    1.185 | 
     | CORE_Clock__L10_I64/Q           |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.045 |   1.430 |    1.230 | 
     | master_clock_r_REG1400_S8_IP/C  |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.003 |   1.432 |    1.233 | 
     | master_clock_r_REG1400_S8_IP/Q  |   ^   | n30355              | DFSEC1  | 0.299 |   1.732 |    1.532 | 
     | master_clock_r_REG1344_S8_IP/SD |   ^   | n30355              | DFSEC1  | 0.000 |   1.732 |    1.532 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.412 |    0.611 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.611 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.992 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    1.002 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.030 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.032 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.077 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.086 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    1.185 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    1.190 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    1.295 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    1.304 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    1.331 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    1.336 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.416 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.416 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.462 | 
     | CORE_Clock__L8_I18/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.016 |   1.278 |    1.478 | 
     | CORE_Clock__L8_I18/Q           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   1.340 |    1.540 | 
     | CORE_Clock__L9_I33/A           |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   1.344 |    1.543 | 
     | CORE_Clock__L9_I33/Q           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.039 |   1.382 |    1.582 | 
     | CORE_Clock__L10_I64/A          |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   1.385 |    1.585 | 
     | CORE_Clock__L10_I64/Q          |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.045 |   1.430 |    1.630 | 
     | master_clock_r_REG1344_S8_IP/C |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.002 |   1.432 |    1.632 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin master_clock_r_REG1250_S7_IP/C 
Endpoint:   master_clock_r_REG1250_S7_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2595_S7_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.435
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.535
  Arrival Time                  1.735
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |    0.212 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.212 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.603 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.631 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    0.633 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    0.687 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    0.785 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    0.791 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    0.896 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    0.904 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    0.932 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    0.937 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.016 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.016 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.063 | 
     | CORE_Clock__L8_I17/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.077 | 
     | CORE_Clock__L8_I17/Q            |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.140 | 
     | CORE_Clock__L9_I31/A            |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.343 |    1.143 | 
     | CORE_Clock__L9_I31/Q            |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.039 |   1.382 |    1.182 | 
     | CORE_Clock__L10_I61/A           |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.384 |    1.184 | 
     | CORE_Clock__L10_I61/Q           |   ^   | CORE_Clock__L10_N61 | CLKIN15 | 0.049 |   1.433 |    1.233 | 
     | master_clock_r_REG2595_S7_IP/C  |   ^   | CORE_Clock__L10_N61 | DFSEC1  | 0.002 |   1.435 |    1.235 | 
     | master_clock_r_REG2595_S7_IP/Q  |   ^   | n29184              | DFSEC1  | 0.300 |   1.735 |    1.535 | 
     | master_clock_r_REG1250_S7_IP/SD |   ^   | n29184              | DFSEC1  | 0.000 |   1.735 |    1.535 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                |       |                     |         |       |  Time   |   Time   | 
     |--------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock               |         |       |   0.412 |    0.611 | 
     | PAD_Clock/PAD                  |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.611 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.992 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    1.002 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.030 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.032 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.077 | 
     | CORE_Clock__L3_I1/A            |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.086 | 
     | CORE_Clock__L3_I1/Q            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    1.185 | 
     | CORE_Clock__L4_I2/A            |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    1.190 | 
     | CORE_Clock__L4_I2/Q            |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    1.295 | 
     | CORE_Clock__L5_I2/A            |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    1.304 | 
     | CORE_Clock__L5_I2/Q            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    1.331 | 
     | CORE_Clock__L6_I4/A            |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    1.336 | 
     | CORE_Clock__L6_I4/Q            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.416 | 
     | CORE_Clock__L7_I9/A            |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.416 | 
     | CORE_Clock__L7_I9/Q            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.462 | 
     | CORE_Clock__L8_I17/A           |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.477 | 
     | CORE_Clock__L8_I17/Q           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.540 | 
     | CORE_Clock__L9_I31/A           |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.343 |    1.543 | 
     | CORE_Clock__L9_I31/Q           |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.039 |   1.382 |    1.581 | 
     | CORE_Clock__L10_I61/A          |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.384 |    1.583 | 
     | CORE_Clock__L10_I61/Q          |   ^   | CORE_Clock__L10_N61 | CLKIN15 | 0.049 |   1.433 |    1.632 | 
     | master_clock_r_REG1250_S7_IP/C |   ^   | CORE_Clock__L10_N61 | DFSEC1  | 0.002 |   1.435 |    1.635 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin master_clock_r_REG1212_S12_IP/C 
Endpoint:   master_clock_r_REG1212_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2893_S12_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.420
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.520
  Arrival Time                  1.720
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.212 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.212 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.603 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.631 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.633 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.687 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.785 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    0.787 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    0.894 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.897 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    0.939 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.943 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.009 | 
     | CORE_Clock__L7_I22/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.026 | 
     | CORE_Clock__L7_I22/Q             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.059 | 
     | CORE_Clock__L8_I45/A             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.069 | 
     | CORE_Clock__L8_I45/Q             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.125 | 
     | CORE_Clock__L9_I77/A             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.128 | 
     | CORE_Clock__L9_I77/Q             |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   1.368 |    1.168 | 
     | CORE_Clock__L10_I148/A           |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.003 |   1.371 |    1.171 | 
     | CORE_Clock__L10_I148/Q           |   ^   | CORE_Clock__L10_N148 | CLKIN15 | 0.048 |   1.419 |    1.219 | 
     | master_clock_r_REG2893_S12_IP/C  |   ^   | CORE_Clock__L10_N148 | DFSEC1  | 0.002 |   1.421 |    1.221 | 
     | master_clock_r_REG2893_S12_IP/Q  |   ^   | n28910               | DFSEC1  | 0.300 |   1.720 |    1.520 | 
     | master_clock_r_REG1212_S12_IP/SD |   ^   | n28910               | DFSEC1  | 0.000 |   1.720 |    1.520 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.611 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.611 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.992 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.002 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.030 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.032 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.077 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.087 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.184 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.187 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.293 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.296 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.338 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.342 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.409 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.425 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.458 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.468 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.525 | 
     | CORE_Clock__L9_I77/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.528 | 
     | CORE_Clock__L9_I77/Q            |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   1.368 |    1.568 | 
     | CORE_Clock__L10_I148/A          |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.003 |   1.371 |    1.570 | 
     | CORE_Clock__L10_I148/Q          |   ^   | CORE_Clock__L10_N148 | CLKIN15 | 0.048 |   1.419 |    1.619 | 
     | master_clock_r_REG1212_S12_IP/C |   ^   | CORE_Clock__L10_N148 | DFSEC1  | 0.001 |   1.420 |    1.620 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin master_clock_r_REG2882_S30_IP/C 
Endpoint:   master_clock_r_REG2882_S30_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2614_S9_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.450
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.550
  Arrival Time                  1.750
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.212 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.212 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.603 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.630 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.633 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.687 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.784 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    0.787 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    0.894 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.897 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    0.939 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.942 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.009 | 
     | CORE_Clock__L7_I24/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.025 | 
     | CORE_Clock__L7_I24/Q             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.075 | 
     | CORE_Clock__L8_I48/A             |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.013 |   1.288 |    1.088 | 
     | CORE_Clock__L8_I48/Q             |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.065 |   1.352 |    1.152 | 
     | CORE_Clock__L9_I81/A             |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.003 |   1.356 |    1.156 | 
     | CORE_Clock__L9_I81/Q             |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.040 |   1.396 |    1.196 | 
     | CORE_Clock__L10_I157/A           |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.003 |   1.398 |    1.198 | 
     | CORE_Clock__L10_I157/Q           |   ^   | CORE_Clock__L10_N157 | CLKIN15 | 0.048 |   1.446 |    1.246 | 
     | master_clock_r_REG2614_S9_IP/C   |   ^   | CORE_Clock__L10_N157 | DFSEC1  | 0.002 |   1.448 |    1.248 | 
     | master_clock_r_REG2614_S9_IP/Q   |   ^   | n29168               | DFSEC1  | 0.302 |   1.750 |    1.550 | 
     | master_clock_r_REG2882_S30_IP/SD |   ^   | n29168               | DFSEC1  | 0.000 |   1.750 |    1.550 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.611 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.611 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.992 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.003 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.030 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.032 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.077 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.087 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.184 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.187 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.294 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.296 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.338 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.342 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.409 | 
     | CORE_Clock__L7_I24/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.016 |   1.225 |    1.425 | 
     | CORE_Clock__L7_I24/Q            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.050 |   1.275 |    1.475 | 
     | CORE_Clock__L8_I48/A            |   v   | CORE_Clock__L7_N24   | CLKIN15 | 0.013 |   1.288 |    1.488 | 
     | CORE_Clock__L8_I48/Q            |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.065 |   1.352 |    1.552 | 
     | CORE_Clock__L9_I81/A            |   ^   | CORE_Clock__L8_N48   | CLKIN15 | 0.003 |   1.356 |    1.556 | 
     | CORE_Clock__L9_I81/Q            |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.040 |   1.396 |    1.596 | 
     | CORE_Clock__L10_I156/A          |   v   | CORE_Clock__L9_N81   | CLKIN15 | 0.002 |   1.398 |    1.598 | 
     | CORE_Clock__L10_I156/Q          |   ^   | CORE_Clock__L10_N156 | CLKIN15 | 0.050 |   1.448 |    1.648 | 
     | master_clock_r_REG2882_S30_IP/C |   ^   | CORE_Clock__L10_N156 | DFSEC1  | 0.002 |   1.450 |    1.650 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin master_clock_r_REG1373_S8_IP/C 
Endpoint:   master_clock_r_REG1373_S8_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG944_S8_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.434
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.534
  Arrival Time                  1.734
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |    0.212 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.212 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.603 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.630 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    0.633 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    0.687 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    0.785 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    0.791 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    0.895 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    0.904 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    0.931 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    0.936 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.016 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.016 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.063 | 
     | CORE_Clock__L8_I18/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.016 |   1.278 |    1.078 | 
     | CORE_Clock__L8_I18/Q            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   1.340 |    1.140 | 
     | CORE_Clock__L9_I33/A            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   1.344 |    1.144 | 
     | CORE_Clock__L9_I33/Q            |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.039 |   1.382 |    1.182 | 
     | CORE_Clock__L10_I64/A           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.003 |   1.385 |    1.185 | 
     | CORE_Clock__L10_I64/Q           |   ^   | CORE_Clock__L10_N64 | CLKIN15 | 0.045 |   1.430 |    1.230 | 
     | master_clock_r_REG944_S8_IP/C   |   ^   | CORE_Clock__L10_N64 | DFSEC1  | 0.002 |   1.432 |    1.232 | 
     | master_clock_r_REG944_S8_IP/Q   |   ^   | n30724              | DFSEC1  | 0.302 |   1.734 |    1.534 | 
     | master_clock_r_REG1373_S8_IP/SD |   ^   | n30724              | DFSEC1  | 0.000 |   1.734 |    1.534 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                |       |                      |         |       |  Time   |   Time   | 
     |--------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                          |   ^   | Clock                |         |       |   0.412 |    0.611 | 
     | PAD_Clock/PAD                  |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.611 | 
     | PAD_Clock/Y                    |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.992 | 
     | CORE_Clock__L1_I0/A            |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.003 | 
     | CORE_Clock__L1_I0/Q            |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.030 | 
     | CORE_Clock__L2_I0/A            |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.032 | 
     | CORE_Clock__L2_I0/Q            |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.077 | 
     | CORE_Clock__L3_I2/A            |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.087 | 
     | CORE_Clock__L3_I2/Q            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.184 | 
     | CORE_Clock__L4_I7/A            |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.187 | 
     | CORE_Clock__L4_I7/Q            |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.295 | 
     | CORE_Clock__L5_I8/A            |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.307 | 
     | CORE_Clock__L5_I8/Q            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.335 | 
     | CORE_Clock__L6_I14/A           |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.340 | 
     | CORE_Clock__L6_I14/Q           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.403 | 
     | CORE_Clock__L7_I26/A           |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.407 | 
     | CORE_Clock__L7_I26/Q           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.457 | 
     | CORE_Clock__L8_I51/A           |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.016 |   1.273 |    1.473 | 
     | CORE_Clock__L8_I51/Q           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.062 |   1.335 |    1.535 | 
     | CORE_Clock__L9_I86/A           |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   1.338 |    1.538 | 
     | CORE_Clock__L9_I86/Q           |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.040 |   1.377 |    1.577 | 
     | CORE_Clock__L10_I166/A         |   v   | CORE_Clock__L9_N86   | CLKIN15 | 0.003 |   1.381 |    1.581 | 
     | CORE_Clock__L10_I166/Q         |   ^   | CORE_Clock__L10_N166 | CLKIN15 | 0.050 |   1.431 |    1.631 | 
     | master_clock_r_REG1373_S8_IP/C |   ^   | CORE_Clock__L10_N166 | DFSEC1  | 0.003 |   1.434 |    1.634 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin master_clock_r_REG1224_S14_IP/C 
Endpoint:   master_clock_r_REG1224_S14_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2617_S14_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.436
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.536
  Arrival Time                  1.736
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock               |         |       |   0.412 |    0.212 | 
     | PAD_Clock/PAD                    |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.212 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.603 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.630 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    0.633 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I1/A              |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    0.687 | 
     | CORE_Clock__L3_I1/Q              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    0.785 | 
     | CORE_Clock__L4_I2/A              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    0.791 | 
     | CORE_Clock__L4_I2/Q              |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    0.895 | 
     | CORE_Clock__L5_I2/A              |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    0.904 | 
     | CORE_Clock__L5_I2/Q              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    0.931 | 
     | CORE_Clock__L6_I4/A              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    0.936 | 
     | CORE_Clock__L6_I4/Q              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.016 | 
     | CORE_Clock__L7_I9/A              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.016 | 
     | CORE_Clock__L7_I9/Q              |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.063 | 
     | CORE_Clock__L8_I17/A             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.077 | 
     | CORE_Clock__L8_I17/Q             |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.140 | 
     | CORE_Clock__L9_I31/A             |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.343 |    1.143 | 
     | CORE_Clock__L9_I31/Q             |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.039 |   1.382 |    1.182 | 
     | CORE_Clock__L10_I61/A            |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.384 |    1.184 | 
     | CORE_Clock__L10_I61/Q            |   ^   | CORE_Clock__L10_N61 | CLKIN15 | 0.049 |   1.433 |    1.233 | 
     | master_clock_r_REG2617_S14_IP/C  |   ^   | CORE_Clock__L10_N61 | DFSEC1  | 0.001 |   1.434 |    1.234 | 
     | master_clock_r_REG2617_S14_IP/Q  |   ^   | n29166              | DFSEC1  | 0.302 |   1.736 |    1.536 | 
     | master_clock_r_REG1224_S14_IP/SD |   ^   | n29166              | DFSEC1  | 0.000 |   1.736 |    1.536 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.611 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.611 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.992 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.003 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.030 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.032 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.077 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.087 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.184 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.187 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.295 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.307 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.335 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.340 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.403 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.407 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.457 | 
     | CORE_Clock__L8_I51/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.016 |   1.273 |    1.473 | 
     | CORE_Clock__L8_I51/Q            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.062 |   1.335 |    1.535 | 
     | CORE_Clock__L9_I85/A            |   ^   | CORE_Clock__L8_N51   | CLKIN15 | 0.003 |   1.338 |    1.538 | 
     | CORE_Clock__L9_I85/Q            |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.040 |   1.378 |    1.578 | 
     | CORE_Clock__L10_I164/A          |   v   | CORE_Clock__L9_N85   | CLKIN15 | 0.003 |   1.381 |    1.581 | 
     | CORE_Clock__L10_I164/Q          |   ^   | CORE_Clock__L10_N164 | CLKIN15 | 0.052 |   1.433 |    1.633 | 
     | master_clock_r_REG1224_S14_IP/C |   ^   | CORE_Clock__L10_N164 | DFSEC1  | 0.003 |   1.436 |    1.636 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin master_clock_r_REG2770_S23_IP/C 
Endpoint:   master_clock_r_REG2770_S23_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2607_S8_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.426
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.526
  Arrival Time                  1.726
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.211 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.211 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.602 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.630 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.632 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.687 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.784 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    0.787 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    0.893 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.896 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    0.938 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.942 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.009 | 
     | CORE_Clock__L7_I22/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.025 | 
     | CORE_Clock__L7_I22/Q             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.058 | 
     | CORE_Clock__L8_I45/A             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.068 | 
     | CORE_Clock__L8_I45/Q             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.125 | 
     | CORE_Clock__L9_I78/A             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.128 | 
     | CORE_Clock__L9_I78/Q             |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   1.368 |    1.168 | 
     | CORE_Clock__L10_I151/A           |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   1.370 |    1.170 | 
     | CORE_Clock__L10_I151/Q           |   ^   | CORE_Clock__L10_N151 | CLKIN15 | 0.052 |   1.422 |    1.222 | 
     | master_clock_r_REG2607_S8_IP/C   |   ^   | CORE_Clock__L10_N151 | DFSEC1  | 0.004 |   1.426 |    1.226 | 
     | master_clock_r_REG2607_S8_IP/Q   |   ^   | n29175               | DFSEC1  | 0.300 |   1.726 |    1.526 | 
     | master_clock_r_REG2770_S23_IP/SD |   ^   | n29175               | DFSEC1  | 0.000 |   1.726 |    1.526 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.612 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.612 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.992 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.003 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.031 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.033 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.077 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.087 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.185 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.187 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.294 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.297 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.339 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.343 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.409 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.426 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.459 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.469 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.525 | 
     | CORE_Clock__L9_I78/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.529 | 
     | CORE_Clock__L9_I78/Q            |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.039 |   1.368 |    1.568 | 
     | CORE_Clock__L10_I151/A          |   v   | CORE_Clock__L9_N78   | CLKIN15 | 0.003 |   1.370 |    1.571 | 
     | CORE_Clock__L10_I151/Q          |   ^   | CORE_Clock__L10_N151 | CLKIN15 | 0.052 |   1.422 |    1.622 | 
     | master_clock_r_REG2770_S23_IP/C |   ^   | CORE_Clock__L10_N151 | DFSEC1  | 0.004 |   1.426 |    1.626 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin master_clock_r_REG2887_S12_IP/C 
Endpoint:   master_clock_r_REG2887_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG993_S12_IP/Q   (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.422
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.522
  Arrival Time                  1.722
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.211 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.211 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.602 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.630 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.632 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.687 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.784 | 
     | CORE_Clock__L4_I5/A              |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    0.787 | 
     | CORE_Clock__L4_I5/Q              |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    0.893 | 
     | CORE_Clock__L5_I6/A              |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    0.896 | 
     | CORE_Clock__L5_I6/Q              |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    0.938 | 
     | CORE_Clock__L6_I12/A             |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    0.942 | 
     | CORE_Clock__L6_I12/Q             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.009 | 
     | CORE_Clock__L7_I22/A             |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.025 | 
     | CORE_Clock__L7_I22/Q             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.058 | 
     | CORE_Clock__L8_I45/A             |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.068 | 
     | CORE_Clock__L8_I45/Q             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.125 | 
     | CORE_Clock__L9_I77/A             |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.128 | 
     | CORE_Clock__L9_I77/Q             |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   1.368 |    1.168 | 
     | CORE_Clock__L10_I148/A           |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.003 |   1.371 |    1.170 | 
     | CORE_Clock__L10_I148/Q           |   ^   | CORE_Clock__L10_N148 | CLKIN15 | 0.048 |   1.419 |    1.219 | 
     | master_clock_r_REG993_S12_IP/C   |   ^   | CORE_Clock__L10_N148 | DFSEC1  | 0.003 |   1.422 |    1.222 | 
     | master_clock_r_REG993_S12_IP/Q   |   ^   | n30679               | DFSEC1  | 0.300 |   1.722 |    1.522 | 
     | master_clock_r_REG2887_S12_IP/SD |   ^   | n30679               | DFSEC1  | 0.000 |   1.722 |    1.522 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.612 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.612 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.992 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.003 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.031 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.033 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.077 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.087 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.185 | 
     | CORE_Clock__L4_I5/A             |   ^   | CORE_Clock__L3_N2    | CLKBU12 | 0.003 |   0.987 |    1.187 | 
     | CORE_Clock__L4_I5/Q             |   ^   | CORE_Clock__L4_N5    | CLKBU12 | 0.107 |   1.094 |    1.294 | 
     | CORE_Clock__L5_I6/A             |   ^   | CORE_Clock__L4_N5    | CLKIN8  | 0.003 |   1.096 |    1.297 | 
     | CORE_Clock__L5_I6/Q             |   v   | CORE_Clock__L5_N6    | CLKIN8  | 0.042 |   1.138 |    1.339 | 
     | CORE_Clock__L6_I12/A            |   v   | CORE_Clock__L5_N6    | CLKIN15 | 0.004 |   1.142 |    1.343 | 
     | CORE_Clock__L6_I12/Q            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.066 |   1.209 |    1.409 | 
     | CORE_Clock__L7_I22/A            |   ^   | CORE_Clock__L6_N12   | CLKIN15 | 0.017 |   1.225 |    1.426 | 
     | CORE_Clock__L7_I22/Q            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.033 |   1.258 |    1.459 | 
     | CORE_Clock__L8_I45/A            |   v   | CORE_Clock__L7_N22   | CLKIN15 | 0.010 |   1.269 |    1.469 | 
     | CORE_Clock__L8_I45/Q            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.056 |   1.325 |    1.525 | 
     | CORE_Clock__L9_I77/A            |   ^   | CORE_Clock__L8_N45   | CLKIN15 | 0.003 |   1.328 |    1.528 | 
     | CORE_Clock__L9_I77/Q            |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.040 |   1.368 |    1.568 | 
     | CORE_Clock__L10_I148/A          |   v   | CORE_Clock__L9_N77   | CLKIN15 | 0.003 |   1.371 |    1.571 | 
     | CORE_Clock__L10_I148/Q          |   ^   | CORE_Clock__L10_N148 | CLKIN15 | 0.048 |   1.419 |    1.619 | 
     | master_clock_r_REG2887_S12_IP/C |   ^   | CORE_Clock__L10_N148 | DFSEC1  | 0.003 |   1.422 |    1.622 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin master_clock_r_REG1323_S12_IP/C 
Endpoint:   master_clock_r_REG1323_S12_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1381_S21_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.436
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.536
  Arrival Time                  1.737
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                      |         |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock                |         |       |   0.412 |    0.211 | 
     | PAD_Clock/PAD                    |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.211 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    0.602 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    0.630 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    0.632 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I2/A              |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    0.687 | 
     | CORE_Clock__L3_I2/Q              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    0.784 | 
     | CORE_Clock__L4_I7/A              |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    0.787 | 
     | CORE_Clock__L4_I7/Q              |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    0.895 | 
     | CORE_Clock__L5_I8/A              |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    0.907 | 
     | CORE_Clock__L5_I8/Q              |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    0.935 | 
     | CORE_Clock__L6_I14/A             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    0.940 | 
     | CORE_Clock__L6_I14/Q             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.003 | 
     | CORE_Clock__L7_I26/A             |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.007 | 
     | CORE_Clock__L7_I26/Q             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.057 | 
     | CORE_Clock__L8_I50/A             |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.276 |    1.076 | 
     | CORE_Clock__L8_I50/Q             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.062 |   1.338 |    1.138 | 
     | CORE_Clock__L9_I84/A             |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.341 |    1.140 | 
     | CORE_Clock__L9_I84/Q             |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   1.380 |    1.180 | 
     | CORE_Clock__L10_I162/A           |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   1.383 |    1.183 | 
     | CORE_Clock__L10_I162/Q           |   ^   | CORE_Clock__L10_N162 | CLKIN15 | 0.051 |   1.433 |    1.233 | 
     | master_clock_r_REG1381_S21_IP/C  |   ^   | CORE_Clock__L10_N162 | DFSEC1  | 0.003 |   1.436 |    1.236 | 
     | master_clock_r_REG1381_S21_IP/Q  |   ^   | n30373               | DFSEC1  | 0.301 |   1.737 |    1.536 | 
     | master_clock_r_REG1323_S12_IP/SD |   ^   | n30373               | DFSEC1  | 0.000 |   1.737 |    1.536 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net          |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                      |         |       |  Time   |   Time   | 
     |---------------------------------+-------+----------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock                |         |       |   0.412 |    0.612 | 
     | PAD_Clock/PAD                   |   ^   | Clock                | ICUP    | 0.000 |   0.412 |    0.612 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock           | ICUP    | 0.381 |   0.792 |    0.992 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock           | CLKIN12 | 0.011 |   0.803 |    1.003 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0    | CLKIN12 | 0.028 |   0.830 |    1.031 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0    | CLKIN15 | 0.002 |   0.833 |    1.033 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0    | CLKIN15 | 0.044 |   0.877 |    1.077 | 
     | CORE_Clock__L3_I2/A             |   ^   | CORE_Clock__L2_N0    | CLKBU15 | 0.010 |   0.887 |    1.087 | 
     | CORE_Clock__L3_I2/Q             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.098 |   0.984 |    1.185 | 
     | CORE_Clock__L4_I7/A             |   ^   | CORE_Clock__L3_N2    | CLKBU15 | 0.003 |   0.987 |    1.188 | 
     | CORE_Clock__L4_I7/Q             |   ^   | CORE_Clock__L4_N7    | CLKBU15 | 0.107 |   1.095 |    1.295 | 
     | CORE_Clock__L5_I8/A             |   ^   | CORE_Clock__L4_N7    | CLKIN15 | 0.012 |   1.107 |    1.307 | 
     | CORE_Clock__L5_I8/Q             |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.028 |   1.135 |    1.335 | 
     | CORE_Clock__L6_I14/A            |   v   | CORE_Clock__L5_N8    | CLKIN15 | 0.005 |   1.140 |    1.340 | 
     | CORE_Clock__L6_I14/Q            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.063 |   1.203 |    1.404 | 
     | CORE_Clock__L7_I26/A            |   ^   | CORE_Clock__L6_N14   | CLKIN15 | 0.004 |   1.207 |    1.407 | 
     | CORE_Clock__L7_I26/Q            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.050 |   1.257 |    1.457 | 
     | CORE_Clock__L8_I50/A            |   v   | CORE_Clock__L7_N26   | CLKIN15 | 0.019 |   1.276 |    1.476 | 
     | CORE_Clock__L8_I50/Q            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.062 |   1.338 |    1.538 | 
     | CORE_Clock__L9_I84/A            |   ^   | CORE_Clock__L8_N50   | CLKIN15 | 0.003 |   1.341 |    1.541 | 
     | CORE_Clock__L9_I84/Q            |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.039 |   1.380 |    1.580 | 
     | CORE_Clock__L10_I162/A          |   v   | CORE_Clock__L9_N84   | CLKIN15 | 0.003 |   1.383 |    1.583 | 
     | CORE_Clock__L10_I162/Q          |   ^   | CORE_Clock__L10_N162 | CLKIN15 | 0.051 |   1.433 |    1.634 | 
     | master_clock_r_REG1323_S12_IP/C |   ^   | CORE_Clock__L10_N162 | DFSEC1  | 0.003 |   1.436 |    1.637 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin master_clock_r_REG2617_S14_IP/C 
Endpoint:   master_clock_r_REG2617_S14_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG2772_S30_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.434
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.534
  Arrival Time                  1.734
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock               |         |       |   0.412 |    0.211 | 
     | PAD_Clock/PAD                    |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.211 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.602 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.630 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    0.632 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I1/A              |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    0.686 | 
     | CORE_Clock__L3_I1/Q              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    0.785 | 
     | CORE_Clock__L4_I2/A              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    0.790 | 
     | CORE_Clock__L4_I2/Q              |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    0.895 | 
     | CORE_Clock__L5_I2/A              |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    0.904 | 
     | CORE_Clock__L5_I2/Q              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    0.931 | 
     | CORE_Clock__L6_I4/A              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    0.936 | 
     | CORE_Clock__L6_I4/Q              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.015 | 
     | CORE_Clock__L7_I9/A              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.016 | 
     | CORE_Clock__L7_I9/Q              |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.062 | 
     | CORE_Clock__L8_I17/A             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.077 | 
     | CORE_Clock__L8_I17/Q             |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.139 | 
     | CORE_Clock__L9_I31/A             |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.343 |    1.143 | 
     | CORE_Clock__L9_I31/Q             |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.039 |   1.382 |    1.181 | 
     | CORE_Clock__L10_I61/A            |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.384 |    1.183 | 
     | CORE_Clock__L10_I61/Q            |   ^   | CORE_Clock__L10_N61 | CLKIN15 | 0.049 |   1.433 |    1.232 | 
     | master_clock_r_REG2772_S30_IP/C  |   ^   | CORE_Clock__L10_N61 | DFSEC1  | 0.001 |   1.434 |    1.233 | 
     | master_clock_r_REG2772_S30_IP/Q  |   ^   | n29018              | DFSEC1  | 0.301 |   1.734 |    1.534 | 
     | master_clock_r_REG2617_S14_IP/SD |   ^   | n29018              | DFSEC1  | 0.000 |   1.734 |    1.534 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |    0.612 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.612 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.993 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    1.003 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.031 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.033 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.078 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.087 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    1.186 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    1.191 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    1.296 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    1.305 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    1.332 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    1.337 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.416 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.417 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.463 | 
     | CORE_Clock__L8_I17/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.478 | 
     | CORE_Clock__L8_I17/Q            |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.540 | 
     | CORE_Clock__L9_I31/A            |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.343 |    1.544 | 
     | CORE_Clock__L9_I31/Q            |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.039 |   1.382 |    1.582 | 
     | CORE_Clock__L10_I61/A           |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.384 |    1.584 | 
     | CORE_Clock__L10_I61/Q           |   ^   | CORE_Clock__L10_N61 | CLKIN15 | 0.049 |   1.433 |    1.633 | 
     | master_clock_r_REG2617_S14_IP/C |   ^   | CORE_Clock__L10_N61 | DFSEC1  | 0.001 |   1.434 |    1.634 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin master_clock_r_REG1318_S15_IP/C 
Endpoint:   master_clock_r_REG1318_S15_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1406_S15_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.432
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.532
  Arrival Time                  1.733
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock               |         |       |   0.412 |    0.211 | 
     | PAD_Clock/PAD                    |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.211 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.602 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.630 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    0.632 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    0.677 | 
     | CORE_Clock__L3_I1/A              |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    0.686 | 
     | CORE_Clock__L3_I1/Q              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    0.785 | 
     | CORE_Clock__L4_I2/A              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    0.790 | 
     | CORE_Clock__L4_I2/Q              |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    0.895 | 
     | CORE_Clock__L5_I2/A              |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    0.904 | 
     | CORE_Clock__L5_I2/Q              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    0.931 | 
     | CORE_Clock__L6_I4/A              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    0.936 | 
     | CORE_Clock__L6_I4/Q              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.015 | 
     | CORE_Clock__L7_I9/A              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.016 | 
     | CORE_Clock__L7_I9/Q              |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.062 | 
     | CORE_Clock__L8_I18/A             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.016 |   1.278 |    1.078 | 
     | CORE_Clock__L8_I18/Q             |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   1.340 |    1.140 | 
     | CORE_Clock__L9_I33/A             |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   1.344 |    1.143 | 
     | CORE_Clock__L9_I33/Q             |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.039 |   1.382 |    1.182 | 
     | CORE_Clock__L10_I65/A            |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.002 |   1.385 |    1.184 | 
     | CORE_Clock__L10_I65/Q            |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.046 |   1.430 |    1.230 | 
     | master_clock_r_REG1406_S15_IP/C  |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.002 |   1.432 |    1.232 | 
     | master_clock_r_REG1406_S15_IP/Q  |   ^   | n30349              | DFSEC1  | 0.301 |   1.733 |    1.532 | 
     | master_clock_r_REG1318_S15_IP/SD |   ^   | n30349              | DFSEC1  | 0.000 |   1.733 |    1.532 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |    0.612 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.612 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.993 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    1.003 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.031 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.033 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.078 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.087 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    1.186 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    1.191 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    1.296 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    1.305 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    1.332 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    1.337 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.416 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.417 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.463 | 
     | CORE_Clock__L8_I18/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.016 |   1.278 |    1.479 | 
     | CORE_Clock__L8_I18/Q            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.062 |   1.340 |    1.541 | 
     | CORE_Clock__L9_I33/A            |   ^   | CORE_Clock__L8_N18  | CLKIN15 | 0.003 |   1.344 |    1.544 | 
     | CORE_Clock__L9_I33/Q            |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.039 |   1.382 |    1.583 | 
     | CORE_Clock__L10_I65/A           |   v   | CORE_Clock__L9_N33  | CLKIN15 | 0.002 |   1.385 |    1.585 | 
     | CORE_Clock__L10_I65/Q           |   ^   | CORE_Clock__L10_N65 | CLKIN15 | 0.046 |   1.430 |    1.631 | 
     | master_clock_r_REG1318_S15_IP/C |   ^   | CORE_Clock__L10_N65 | DFSEC1  | 0.002 |   1.432 |    1.633 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin master_clock_r_REG1433_S15_IP/C 
Endpoint:   master_clock_r_REG1433_S15_IP/SD (^) checked with  leading edge of 
'master_clock'
Beginpoint: master_clock_r_REG1434_S13_IP/Q  (^) triggered by  leading edge of 
'master_clock'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          1.433
+ Hold                          0.000
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 1.533
  Arrival Time                  1.733
  Slack Time                    0.201
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |         |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                            |   ^   | Clock               |         |       |   0.412 |    0.211 | 
     | PAD_Clock/PAD                    |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.211 | 
     | PAD_Clock/Y                      |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.592 | 
     | CORE_Clock__L1_I0/A              |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    0.602 | 
     | CORE_Clock__L1_I0/Q              |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    0.630 | 
     | CORE_Clock__L2_I0/A              |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    0.632 | 
     | CORE_Clock__L2_I0/Q              |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    0.676 | 
     | CORE_Clock__L3_I1/A              |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    0.686 | 
     | CORE_Clock__L3_I1/Q              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    0.785 | 
     | CORE_Clock__L4_I2/A              |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    0.790 | 
     | CORE_Clock__L4_I2/Q              |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    0.895 | 
     | CORE_Clock__L5_I2/A              |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    0.904 | 
     | CORE_Clock__L5_I2/Q              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    0.931 | 
     | CORE_Clock__L6_I4/A              |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    0.936 | 
     | CORE_Clock__L6_I4/Q              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.015 | 
     | CORE_Clock__L7_I9/A              |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.015 | 
     | CORE_Clock__L7_I9/Q              |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.062 | 
     | CORE_Clock__L8_I17/A             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.076 | 
     | CORE_Clock__L8_I17/Q             |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.139 | 
     | CORE_Clock__L9_I31/A             |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.343 |    1.143 | 
     | CORE_Clock__L9_I31/Q             |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.039 |   1.382 |    1.181 | 
     | CORE_Clock__L10_I60/A            |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.384 |    1.183 | 
     | CORE_Clock__L10_I60/Q            |   ^   | CORE_Clock__L10_N60 | CLKIN15 | 0.048 |   1.432 |    1.231 | 
     | master_clock_r_REG1434_S13_IP/C  |   ^   | CORE_Clock__L10_N60 | DFSEC1  | 0.002 |   1.434 |    1.233 | 
     | master_clock_r_REG1434_S13_IP/Q  |   ^   | n30322              | DFSEC1  | 0.300 |   1.733 |    1.533 | 
     | master_clock_r_REG1433_S15_IP/SD |   ^   | n30322              | DFSEC1  | 0.000 |   1.733 |    1.533 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.412
     = Beginpoint Arrival Time            0.412
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |         Net         |  Cell   | Delay | Arrival | Required | 
     |                                 |       |                     |         |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------+---------+-------+---------+----------| 
     | Clock                           |   ^   | Clock               |         |       |   0.412 |    0.612 | 
     | PAD_Clock/PAD                   |   ^   | Clock               | ICUP    | 0.000 |   0.412 |    0.612 | 
     | PAD_Clock/Y                     |   ^   | CORE_Clock          | ICUP    | 0.381 |   0.792 |    0.993 | 
     | CORE_Clock__L1_I0/A             |   ^   | CORE_Clock          | CLKIN12 | 0.011 |   0.803 |    1.003 | 
     | CORE_Clock__L1_I0/Q             |   v   | CORE_Clock__L1_N0   | CLKIN12 | 0.028 |   0.830 |    1.031 | 
     | CORE_Clock__L2_I0/A             |   v   | CORE_Clock__L1_N0   | CLKIN15 | 0.002 |   0.833 |    1.033 | 
     | CORE_Clock__L2_I0/Q             |   ^   | CORE_Clock__L2_N0   | CLKIN15 | 0.044 |   0.877 |    1.078 | 
     | CORE_Clock__L3_I1/A             |   ^   | CORE_Clock__L2_N0   | CLKBU15 | 0.010 |   0.887 |    1.087 | 
     | CORE_Clock__L3_I1/Q             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.098 |   0.985 |    1.186 | 
     | CORE_Clock__L4_I2/A             |   ^   | CORE_Clock__L3_N1   | CLKBU15 | 0.005 |   0.991 |    1.191 | 
     | CORE_Clock__L4_I2/Q             |   ^   | CORE_Clock__L4_N2   | CLKBU15 | 0.105 |   1.095 |    1.296 | 
     | CORE_Clock__L5_I2/A             |   ^   | CORE_Clock__L4_N2   | CLKIN15 | 0.009 |   1.104 |    1.305 | 
     | CORE_Clock__L5_I2/Q             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.027 |   1.131 |    1.332 | 
     | CORE_Clock__L6_I4/A             |   v   | CORE_Clock__L5_N2   | CLKIN15 | 0.005 |   1.136 |    1.337 | 
     | CORE_Clock__L6_I4/Q             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.080 |   1.216 |    1.416 | 
     | CORE_Clock__L7_I9/A             |   ^   | CORE_Clock__L6_N4   | CLKIN15 | 0.000 |   1.216 |    1.417 | 
     | CORE_Clock__L7_I9/Q             |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.047 |   1.263 |    1.463 | 
     | CORE_Clock__L8_I17/A            |   v   | CORE_Clock__L7_N9   | CLKIN15 | 0.014 |   1.277 |    1.478 | 
     | CORE_Clock__L8_I17/Q            |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.063 |   1.340 |    1.540 | 
     | CORE_Clock__L9_I31/A            |   ^   | CORE_Clock__L8_N17  | CLKIN15 | 0.003 |   1.343 |    1.544 | 
     | CORE_Clock__L9_I31/Q            |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.039 |   1.382 |    1.582 | 
     | CORE_Clock__L10_I60/A           |   v   | CORE_Clock__L9_N31  | CLKIN15 | 0.002 |   1.384 |    1.584 | 
     | CORE_Clock__L10_I60/Q           |   ^   | CORE_Clock__L10_N60 | CLKIN15 | 0.048 |   1.432 |    1.632 | 
     | master_clock_r_REG1433_S15_IP/C |   ^   | CORE_Clock__L10_N60 | DFSEC1  | 0.001 |   1.433 |    1.633 | 
     +------------------------------------------------------------------------------------------------------+ 

