Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,91
design__inferred_latch__count,0
design__instance__count,2394
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0001084579635062255
power__switching__total,0.000028280779588385485
power__leakage__total,0.0000016184184232770349
power__total,0.00013835716526955366
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25099967259522077
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25099373290187105
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13546925076263996
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.591432475290043
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.135469
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25216207613487834
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2515011881052034
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6662057205575229
timing__setup__ws__corner:nom_slow_1p08V_125C,12.95138788429122
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.666206
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25144545490779097
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25117689195053866
timing__hold__ws__corner:nom_typ_1p20V_25C,0.33055517592094946
timing__setup__ws__corner:nom_typ_1p20V_25C,13.979157782569255
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.330555
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25099967259522077
clock__skew__worst_setup,0.25099373290187105
timing__hold__ws,0.13546925076263996
timing__setup__ws,12.95138788429122
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.135469
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,226
design__instance__area__stdcell,3233.26
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.111717
design__instance__utilization__stdcell,0.111717
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,5
design__instance__area__class:inverter,27.216
design__instance__count__class:sequential_cell,19
design__instance__area__class:sequential_cell,939.859
design__instance__count__class:multi_input_combinational_cell,161
design__instance__area__class:multi_input_combinational_cell,1681.95
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,33
design__instance__area__class:timing_repair_buffer,446.342
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4454.25
design__violations,0
design__instance__count__class:clock_buffer,7
design__instance__area__class:clock_buffer,132.451
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,11
global_route__vias,1405
global_route__wirelength,7245
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,242
route__net__special,2
route__drc_errors__iter:0,47
route__wirelength__iter:0,4757
route__drc_errors__iter:1,3
route__wirelength__iter:1,4730
route__drc_errors__iter:2,0
route__wirelength__iter:2,4731
route__drc_errors,0
route__wirelength,4731
route__vias,1333
route__vias__singlecut,1333
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,129.5
design__instance__count__class:fill_cell,2168
design__instance__area__class:fill_cell,25708.2
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,4
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,4
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,4
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,4
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19987
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000133005
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000101429
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000217142
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000101429
design_powergrid__voltage__worst,0.000101429
design_powergrid__voltage__worst__net:VPWR,1.19987
design_powergrid__drop__worst,0.000133005
design_powergrid__drop__worst__net:VPWR,0.000133005
design_powergrid__voltage__worst__net:VGND,0.000101429
design_powergrid__drop__worst__net:VGND,0.000101429
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000243000000000000011238406039115744761147652752697467803955078125
ir__drop__worst,0.00013300000000000000732226779209810274551273323595523834228515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
