0.6
2019.1
May 24 2019
15:06:07
C:/Users/Ankit Karan/Desktop/lab2/SR Latch/SR Latch.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Ankit Karan/Desktop/lab2/SR Latch/SR Latch.srcs/sim_1/new/SR_Latch_tb.v,1567481359,verilog,,,,sr_latch_tb,,,,,,,,
C:/Users/Ankit Karan/Desktop/lab2/SR Latch/SR Latch.srcs/sources_1/new/SR_Latch.v,1567481085,verilog,,C:/Users/Ankit Karan/Desktop/lab2/SR Latch/SR Latch.srcs/sim_1/new/SR_Latch_tb.v,,sr_latch,,,,,,,,
