# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../modulo_n.srcs/sources_1/ip/m30_mul1/sim/m30_mul1.vhd" \
"../../../../modulo_n.srcs/sources_1/ip/m30_mul0/sim/m30_mul0.vhd" \

# Do not sort compile order
nosort
