I 000049 55 987           1737989618154 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1737989618155 2025.01.27 08:53:38)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code baebefefe3eeb8acbbb5abe1ebbdbfbdbebcbfbdb8)
	(_ent
		(_time 1737989618152)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000049 55 1707          1737990118497 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1737990118498 2025.01.27 09:01:58)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 323c62363866302432332369633537353634373530)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1707          1737990744983 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1737990744984 2025.01.27 09:12:24)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 66633167683264706667773d376163616260636164)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1707          1737991111204 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1737991111205 2025.01.27 09:18:31)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 01550606085503170100105a500604060507040603)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1409          1737991111235 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vef)
	(_time 1737991111236 2025.01.27 09:18:31)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 207427242274223721233879272623262127202725)
	(_ent
		(_time 1737990745009)
	)
	(_inst uut 0 28(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1((_dto i 63 i 0)))))
		(_sig(_int data 0 0 20(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 23(_arch((ns 4618880518832112271)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1409          1737991233495 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vef)
	(_time 1737991233496 2025.01.27 09:20:33)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code aafcaefdf9fea8bdaba9b2f3adaca9acabadaaadaf)
	(_ent
		(_time 1737990745009)
	)
	(_inst uut 0 28(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1((_dto i 63 i 0)))))
		(_sig(_int data 0 0 20(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 23(_arch((ns 4618880518832112271)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1707          1737996124193 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1737996124194 2025.01.27 10:42:04)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code eae9eeb8b3bee8fceaebfbb1bbedefedeeecefede8)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1409          1737996124226 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vef)
	(_time 1737996124227 2025.01.27 10:42:04)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 090a0c0f025d0b1e080a11500e0f0a0f080e090e0c)
	(_ent
		(_time 1737990745009)
	)
	(_inst uut 0 28(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1((_dto i 63 i 0)))))
		(_sig(_int data 0 0 20(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 23(_arch((ns 4618880518832112271)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1707          1737996157882 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1737996157883 2025.01.27 10:42:37)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 81d5818e88d58397818090dad08684868587848683)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1409          1737996157914 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vef)
	(_time 1737996157915 2025.01.27 10:42:37)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code a0f4a0f7a2f4a2b7a1a3b8f9a7a6a3a6a1a7a0a7a5)
	(_ent
		(_time 1737990745009)
	)
	(_inst uut 0 28(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1((_dto i 63 i 0)))))
		(_sig(_int data 0 0 20(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 23(_arch((ns 4618880518832112271)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1707          1737996184048 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1737996184049 2025.01.27 10:43:04)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code ada8f8fbf1f9afbbadacbcf6fcaaa8aaa9aba8aaaf)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1409          1737996184073 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vef)
	(_time 1737996184074 2025.01.27 10:43:04)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code cdc898989b99cfdaccced594cacbcecbcccacdcac8)
	(_ent
		(_time 1737990745009)
	)
	(_inst uut 0 28(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1((_dto i 63 i 0)))))
		(_sig(_int data 0 0 20(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 23(_arch((ns 4618880518832112271)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1707          1737996206951 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1737996206952 2025.01.27 10:43:26)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 2827282d287c2a3e28293973792f2d2f2c2e2d2f2a)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1409          1737996206983 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vef)
	(_time 1737996206984 2025.01.27 10:43:26)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 474847454213455046445f1e404144414640474042)
	(_ent
		(_time 1737990745009)
	)
	(_inst uut 0 28(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1((_dto i 63 i 0)))))
		(_sig(_int data 0 0 20(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 23(_arch((ns 4618880518832112271)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1707          1737996235573 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1737996235574 2025.01.27 10:43:55)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code f9a8fea8f8adfbeff9f8e8a2a8fefcfefdfffcfefb)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1409          1737996235594 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vef)
	(_time 1737996235595 2025.01.27 10:43:55)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 0859080e025c0a1f090b10510f0e0b0e090f080f0d)
	(_ent
		(_time 1737990745009)
	)
	(_inst uut 0 28(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1((_dto i 63 i 0)))))
		(_sig(_int data 0 0 20(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 23(_arch((ns 4618880518832112271)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1707          1737997056652 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1737997056653 2025.01.27 10:57:36)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 4f4f194c111b4d594f4e5e141e484a484b494a484d)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1409          1737997056688 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vef)
	(_time 1737997056689 2025.01.27 10:57:36)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 6e6e386e393a6c796f6d763769686d686f696e696b)
	(_ent
		(_time 1737990745009)
	)
	(_inst uut 0 28(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1((_dto i 63 i 0)))))
		(_sig(_int data 0 0 20(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 23(_arch((ns 4618880518832112271)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1707          1737997468791 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1737997468792 2025.01.27 11:04:28)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 3b6f3a3f616f392d3b3a2a606a3c3e3c3f3d3e3c39)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1409          1737997468814 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vef)
	(_time 1737997468815 2025.01.27 11:04:28)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 4b1f4a491b1f495c4a4853124c4d484d4a4c4b4c4e)
	(_ent
		(_time 1737990745009)
	)
	(_inst uut 0 28(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 20(_array -1((_dto i 63 i 0)))))
		(_sig(_int data 0 0 20(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 23(_arch((ns 4618880518832112271)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1707          1738014554132 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1738014554133 2025.01.27 15:49:14)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code bcbcb0e9e7e8beaabcbdade7edbbb9bbb8bab9bbbe)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 1707          1738014592545 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vef)
	(_time 1738014592546 2025.01.27 15:49:52)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code c2c59396c896c0d4c2c3d39993c5c7c5c6c4c7c5c0)
	(_ent
		(_time 1737989618151)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2492          1738014592573 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vef)
	(_time 1738014592574 2025.01.27 15:49:52)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code e1e6b0b2e2b5e3f6ede5f9b8e6e7e2e7e0e6e1e6e4)
	(_ent
		(_time 1737990745009)
	)
	(_inst uut1 0 36(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 47(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 23(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 26(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 64(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 75(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 87(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 98(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738016660138 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738016660139 2025.01.27 16:24:20)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 4c421a4f17184e5a4c4d5d171d4b494b484a494b4e)
	(_ent
		(_time 1738016660136)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2492          1738016660151 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vf5)
	(_time 1738016660152 2025.01.27 16:24:20)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 5b550d580b0f594c575f43025c5d585d5a5c5b5c5e)
	(_ent
		(_time 1738016660149)
	)
	(_inst uut1 0 36(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 47(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 23(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 26(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 64(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 75(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 87(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 98(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738017067601 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738017067602 2025.01.27 16:31:07)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code f9aaffa8f8adfbeff9f8e8a2a8fefcfefdfffcfefb)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2492          1738017067611 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vf5)
	(_time 1738017067612 2025.01.27 16:31:07)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code f9aaffa9f2adfbeef5fde1a0fefffafff8fef9fefc)
	(_ent
		(_time 1738016660148)
	)
	(_inst uut1 0 36(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 47(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 23(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 26(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 64(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 75(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 87(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 98(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738017087008 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738017087009 2025.01.27 16:31:27)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code c7c19693c893c5d1c7c6d69c96c0c2c0c3c1c2c0c5)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2492          1738017087018 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vf5)
	(_time 1738017087019 2025.01.27 16:31:27)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code c7c19692c293c5d0cbc3df9ec0c1c4c1c6c0c7c0c2)
	(_ent
		(_time 1738016660148)
	)
	(_inst uut1 0 36(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 47(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 23(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 26(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 64(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 75(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 87(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 98(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738018060246 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738018060247 2025.01.27 16:47:40)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 79287579782d7b6f79786822287e7c7e7d7f7c7e7b)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2492          1738018060257 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vf5)
	(_time 1738018060258 2025.01.27 16:47:40)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 89d8858782dd8b9e858d91d08e8f8a8f888e898e8c)
	(_ent
		(_time 1738016660148)
	)
	(_inst uut1 0 36(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 47(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 23(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 26(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 64(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 75(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 87(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 98(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738018113299 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738018113300 2025.01.27 16:48:33)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code b0e4b3e5b8e4b2a6b0b1a1ebe1b7b5b7b4b6b5b7b2)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2492          1738018113366 behavior
(_unit VHDL(tb_tx_caputer 0 5(behavior 0 9))
	(_version vf5)
	(_time 1738018113367 2025.01.27 16:48:33)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code feaafdaea9aafce9f2fae6a7f9f8fdf8fff9fef9fb)
	(_ent
		(_time 1738016660148)
	)
	(_inst uut1 0 36(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 47(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 16(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 23(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 23(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 26(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 64(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 75(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 87(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 98(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 7 -1)
)
I 000049 55 2514          1738018233188 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738018233189 2025.01.27 16:50:33)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 030d5405025701140f001b5a040500050204030406)
	(_ent
		(_time 1738018233186)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077179196 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077179197 2025.01.28 09:12:59)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 65623564683167736564743e346260626163606267)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077179267 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077179268 2025.01.28 09:12:59)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code b3b4e3e7b2e7b1a4bfb0abeab4b5b0b5b2b4b3b4b6)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077280474 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077280475 2025.01.28 09:14:40)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 07090a00085305110706165c560002000301020005)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077280542 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077280543 2025.01.28 09:14:40)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 454b48474211475249465d1c424346434442454240)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077312669 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077312670 2025.01.28 09:15:12)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code c2c4c096c896c0d4c2c3d39993c5c7c5c6c4c7c5c0)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077312750 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077312751 2025.01.28 09:15:12)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 20262324227422372c233879272623262127202725)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077351732 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077351733 2025.01.28 09:15:51)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 590f0b5b580d5b4f59584802085e5c5e5d5f5c5e5b)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077351804 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077351805 2025.01.28 09:15:51)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code a7f1f5f0a2f3a5b0aba4bffea0a1a4a1a6a0a7a0a2)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077375637 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077375638 2025.01.28 09:16:15)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code bbbceceee1efb9adbbbaaae0eabcbebcbfbdbebcb9)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077375706 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077375707 2025.01.28 09:16:15)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 090e590f025d0b1e050a11500e0f0a0f080e090e0c)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077403917 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077403918 2025.01.28 09:16:43)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 34346230386036223435256f653331333032313336)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077403987 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077403988 2025.01.28 09:16:43)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 8282d48c82d680958e819adb858481848385828587)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077547959 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077547960 2025.01.28 09:19:07)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code e3b5b3b1e8b7e1f5e3e2f2b8b2e4e6e4e7e5e6e4e1)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077548029 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077548030 2025.01.28 09:19:08)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 31676034326533263d322968363732373036313634)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077565385 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077565386 2025.01.28 09:19:25)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code f1a0f4a0f8a5f3e7f1f0e0aaa0f6f4f6f5f7f4f6f3)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077565459 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077565460 2025.01.28 09:19:25)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 3f6e393a6b6b3d28333c276638393c393e383f383a)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077619333 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077619334 2025.01.28 09:20:19)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code b2e6b2e7b8e6b0a4b2b3a3e9e3b5b7b5b6b4b7b5b0)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077619404 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077619405 2025.01.28 09:20:19)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 00540106025402170c031859070603060107000705)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077862614 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077862615 2025.01.28 09:24:22)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 030355040857011503021258520406040705060401)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077862686 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077862687 2025.01.28 09:24:22)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 51510752520553465d524908565752575056515654)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077887564 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077887565 2025.01.28 09:24:47)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 7c2f2b7c27287e6a7c7d6d272d7b797b787a797b7e)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077887634 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077887635 2025.01.28 09:24:47)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code bbe8ecefebefb9acb7b8a3e2bcbdb8bdbabcbbbcbe)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077901035 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077901036 2025.01.28 09:25:01)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 191f1c1f184d1b0f19180842481e1c1e1d1f1c1e1b)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077901105 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077901106 2025.01.28 09:25:01)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 585e5d5b520c5a4f545b40015f5e5b5e595f585f5d)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738077931770 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738077931771 2025.01.28 09:25:31)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 27282a22287325312726367c762022202321222025)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738077931847 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738077931848 2025.01.28 09:25:31)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 76797b77722274617a756e2f717075707771767173)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738078062302 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738078062303 2025.01.28 09:27:42)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 0b04080c515f091d0b0a1a505a0c0e0c0f0d0e0c09)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738078062377 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738078062378 2025.01.28 09:27:42)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 59565a5a520d5b4e555a41005e5f5a5f585e595e5c)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738078204721 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738078204722 2025.01.28 09:30:04)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 61346660683563776160703a306664666567646663)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738078204793 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738078204794 2025.01.28 09:30:04)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 9fca9890cbcb9d88939c87c698999c999e989f989a)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738078220140 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738078220141 2025.01.28 09:30:20)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 9ecccc90c3ca9c889e9f8fc5cf999b999a989b999c)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738078220212 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738078220213 2025.01.28 09:30:20)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code dd8f8f8f8b89dfcad1dec584dadbdedbdcdadddad8)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 1707          1738078292375 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738078292376 2025.01.28 09:31:32)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code c9cec49dc89dcbdfc9c8d89298cecccecdcfcccecb)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2514          1738078292454 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738078292455 2025.01.28 09:31:32)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 17104210124315001b140f4e101114111610171012)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 24(_array -1((_dto i 63 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 7797          1738078292465 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738078292466 2025.01.28 09:31:32)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 171145101141430013114714054d431241101511121110)
	(_ent
		(_time 1738078292463)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 7797          1738078310553 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738078310554 2025.01.28 09:31:50)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code c5c6c690c19391d2c1c395c6d79f91c093c2c7c3c0c3c2)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 1707          1738078597548 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738078597549 2025.01.28 09:36:37)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code dd88d88e8189dfcbdddccc868cdad8dad9dbd8dadf)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738078597622 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738078597623 2025.01.28 09:36:37)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 1b4f1a1c484d4f0c1f1d4b1809414f1e4d1c191d1e1d1c)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 1707          1738078621206 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738078621207 2025.01.28 09:37:01)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 45421446481147534544541e144240424143404247)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738078621279 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738078621280 2025.01.28 09:37:01)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 8385d58d81d5d7948785d38091d9d786d5848185868584)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 1707          1738078639944 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738078639945 2025.01.28 09:37:19)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 737170737827716573726228227476747775767471)
	(_ent
		(_time 1738016660135)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 17(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 25(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 26(_scalar (_to i 0 i 63))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(8)(9)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738078640022 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738078640023 2025.01.28 09:37:20)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code c1c2c594c19795d6c5c791c2d39b95c497c6c3c7c4c7c6)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2482          1738078692398 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738078692399 2025.01.28 09:38:12)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 585d585b520c5a4f545b40015f5e5b5e595f585f5d)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 7797          1738078692410 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738078692411 2025.01.28 09:38:12)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 686c6f68613e3c7f6c6e386b7a323c6d3e6f6a6e6d6e6f)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 1603          1738078702309 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738078702310 2025.01.28 09:38:22)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 0b085d0c515f091d0b0a1a505a0c0e0c0f0d0e0c09)
	(_ent
		(_time 1738078692333)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_port(_int TX_CAP_P -1 0 13(_ent(_in))))
		(_port(_int TX_CAP_N -1 0 14(_ent(_in))))
		(_port(_int STOP_CAP -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 1 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~INTEGER~range~0~to~31~13 0 26(_scalar (_to i 0 i 31))))
		(_sig(_int bit_pos 2 0 26(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 27(_arch(_uni((i 2))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(8)(9))(_dssslsensitivity 2))))
			(line__54(_arch 1 0 54(_assignment(_alias((data)(data_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2482          1738078702379 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738078702380 2025.01.28 09:38:22)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 595a0f5a520d5b4e555a41005e5f5a5f585e595e5c)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((TX_CAP_P)(TX_CAP_P))
			((TX_CAP_N)(TX_CAP_N))
			((STOP_CAP)(STOP_CAP))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 7797          1738078702391 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738078702392 2025.01.28 09:38:22)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 686a3968613e3c7f6c6e386b7a323c6d3e6f6a6e6d6e6f)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 7797          1738082076520 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738082076521 2025.01.28 10:34:36)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 95c0919a91c3c1829193c59687cfc190c3929793909392)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 7797          1738082177356 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738082177357 2025.01.28 10:36:17)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 7271707371242665767422716028267724757074777475)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738082226995 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738082226996 2025.01.28 10:37:06)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 5a5c5d58030e584c5a084b010b5d5f5d5e5c5f5d58)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738082227068 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738082227069 2025.01.28 10:37:07)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code a8afa8ffa1fefcbfacaef8abbaf2fcadfeafaaaeadaeaf)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738082289101 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738082289102 2025.01.28 10:38:09)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code f8fff9a9f8acfaeef8aae9a3a9fffdfffcfefdfffa)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738082289175 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738082289176 2025.01.28 10:38:09)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 464043444110125142401645541c124310414440434041)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738082313388 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738082313389 2025.01.28 10:38:33)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code d1d0d182d885d3c7d183c08a80d6d4d6d5d7d4d6d3)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738082313461 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738082313462 2025.01.28 10:38:33)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 1f1f191848494b081b194f1c0d454b1a49181d191a1918)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738082475335 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738082475336 2025.01.28 10:41:15)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 722122727826706472206329237577757674777570)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738082475412 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738082475413 2025.01.28 10:41:15)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code c0929795c19694d7c4c690c3d29a94c596c7c2c6c5c6c7)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738082547346 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738082547347 2025.01.28 10:42:27)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code c293c096c896c0d4c290d39993c5c7c5c6c4c7c5c0)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3(d_31_0))(3(d_63_32))(4)(7)(8)(10)(11))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 2732          1738082547419 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738082547420 2025.01.28 10:42:27)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 00510306025402170c031859070603060107000705)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 37(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 48(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_P -1 0 16(_arch(_uni((i 2))))))
		(_sig(_int TX_CAP_N -1 0 17(_arch(_uni((i 3))))))
		(_sig(_int STOP_CAP -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 23(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_sig(_int address 1 0 25(_arch(_uni))))
		(_sig(_int data 0 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 28(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 28(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 30(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 32(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 65(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 76(_prcs(_wait_for)(_trgt(6)))))
			(Wclk_process(_arch 2 0 88(_prcs(_wait_for)(_trgt(7)))))
			(stimulus_process(_arch 3 0 99(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_read(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 7 -1)
)
I 000049 55 7797          1738082547430 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738082547431 2025.01.28 10:42:27)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 104014171146440714164013024a441546171216151617)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738083305019 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738083305020 2025.01.28 10:55:05)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 69666b68683d6b7f693b7832386e6c6e6d6f6c6e6b)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3(d_31_0))(3(d_63_32))(4)(7)(8)(10)(11))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738083305093 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738083305094 2025.01.28 10:55:05)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code a8a6adffa1fefcbfacaef8abbaf2fcadfeafaaaeadaeaf)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738083325311 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738083325312 2025.01.28 10:55:25)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code a3f0a2f5a8f7a1b5a3f1b2f8f2a4a6a4a7a5a6a4a1)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738083325384 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738083325385 2025.01.28 10:55:25)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code f1a3f7a1f1a7a5e6f5f7a1f2e3aba5f4a7f6f3f7f4f7f6)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738083374246 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738083374247 2025.01.28 10:56:14)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code ccc2cc989798cedacc9edd979dcbc9cbc8cac9cbce)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738083374318 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738083374319 2025.01.28 10:56:14)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 1a151c1d4a4c4e0d1e1c4a1908404e1f4c1d181c1f1c1d)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738083421603 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738083421604 2025.01.28 10:57:01)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code cccf9c989798cedacc9edd979dcbc9cbc8cac9cbce)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3(d_31_0))(3(d_63_32))(4)(7)(8)(10)(11))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738083421679 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738083421680 2025.01.28 10:57:01)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 1a184c1d4a4c4e0d1e1c4a1908404e1f4c1d181c1f1c1d)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738083482135 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738083482136 2025.01.28 10:58:02)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 3f3b6a3b616b3d293f6d2e646e383a383b393a383d)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3(d_31_0))(3(d_63_32))(4)(7)(8)(10)(11))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738083482210 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738083482211 2025.01.28 10:58:02)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 8d88df83d8dbd99a898bdd8e9fd7d988db8a8f8b888b8a)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738083498564 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738083498565 2025.01.28 10:58:18)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 65653064683167736537743e346260626163606267)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738083498639 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738083498640 2025.01.28 10:58:18)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code b3b2e1e7b1e5e7a4b7b5e3b0a1e9e7b6e5b4b1b5b6b5b4)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738083638125 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738083638126 2025.01.28 11:00:38)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 8f81d980d1db8d998fdd9ed4de888a888b898a888d)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3(d_31_0))(3(d_63_32))(4)(7)(8)(10)(11))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7797          1738083638223 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738083638224 2025.01.28 11:00:38)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code fdf2acada8aba9eaf9fbadfeefa7a9f8abfafffbf8fbfa)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2126          1738083694003 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738083694004 2025.01.28 11:01:34)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code e2e2e3b0e8b6e0f4e2b0f3b9b3e5e7e5e6e4e7e5e0)
	(_ent
		(_time 1738082076451)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1((_dto i 6 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4))(_dssslsensitivity 2))))
			(line__60(_arch 1 0 60(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 3823          1738083694078 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738083694079 2025.01.28 11:01:34)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 20202224227422372d213879272623262127202725)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 36(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 47(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 23(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24(_array -1((_dto i 6 i 0)))))
		(_sig(_int address 1 0 24(_arch(_uni))))
		(_sig(_int data 0 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 27(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 64(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 75(_prcs(_wait_for)(_trgt(4)))))
			(Wclk_process(_arch 2 0 87(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 3 0 98(_prcs(_wait_for)(_trgt(1)(2)(3)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 131586)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 131842)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 197378)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(33686018 131587)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 131843)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(33686018 197123)
	)
	(_model . behavior 7 -1)
)
I 000049 55 7797          1738083694089 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738083694090 2025.01.28 11:01:34)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 303135353166642734366033226a643566373236353637)
	(_ent
		(_time 1738078292462)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39(_array -1((_dto i 6 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"0000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~1315 0 80(_array -1((_dto i 6 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2190          1738085249148 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738085249149 2025.01.28 11:27:29)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code a6a2a2f0a8f2a4b0a6f5b7fdf7a1a3a1a2a0a3a1a4)
	(_ent
		(_time 1738085249146)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 15(_array -1((_dto i 5 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 3802          1738085249221 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738085249222 2025.01.28 11:27:29)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code e5e1e1b6e2b1e7f2e8e4fdbce2e3e6e3e4e2e5e2e0)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 36(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 47(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 23(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int address 1 0 24(_arch(_uni))))
		(_sig(_int data 0 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 27(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 64(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 75(_prcs(_wait_for)(_trgt(4)))))
			(Wclk_process(_arch 2 0 87(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 3 0 98(_prcs(_wait_for)(_trgt(1)(2)(3)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 514)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 515)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50463234 514)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(50463234 770)
	)
	(_model . behavior 7 -1)
)
I 000049 55 7779          1738085249232 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738085249233 2025.01.28 11:27:29)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code f5f0f6a5f1a3a1e2f1f3a5f6e7afa1f0a3f2f7f3f0f3f2)
	(_ent
		(_time 1738085249230)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1315 0 80(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2190          1738085286854 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738085286855 2025.01.28 11:28:06)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code eebae9bcb3baecf8eebdffb5bfe9ebe9eae8ebe9ec)
	(_ent
		(_time 1738085249145)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 15(_array -1((_dto i 5 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 3802          1738085286923 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 10))
	(_version vf5)
	(_time 1738085286924 2025.01.28 11:28:06)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 2c782c287d782e3b212d34752b2a2f2a2d2b2c2b29)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 36(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 47(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 13(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 15(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 17(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 23(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int address 1 0 24(_arch(_uni))))
		(_sig(_int data 0 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 27(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 27(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 29(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 30(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 31(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 64(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 75(_prcs(_wait_for)(_trgt(4)))))
			(Wclk_process(_arch 2 0 87(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 3 0 98(_prcs(_wait_for)(_trgt(1)(2)(3)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 514)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 515)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50463234 514)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(50463234 770)
	)
	(_model . behavior 7 -1)
)
I 000049 55 7796          1738085286936 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738085286937 2025.01.28 11:28:06)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 3c693b396e6a682b383a6c3f2e6668396a3b3e3a393a3b)
	(_ent
		(_time 1738085286934)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1315 0 80(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2190          1738085381190 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738085381191 2025.01.28 11:29:41)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 75717575782177637526642e247270727173707277)
	(_ent
		(_time 1738085249145)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 15(_array -1((_dto i 5 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3(d_31_0))(3(d_63_32))(4)(5)(7)(8)(10)(11))(_dssslsensitivity 2)(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 3803          1738085381269 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738085381270 2025.01.28 11:29:41)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code c3c7c396c297c1d4cec2db9ac4c5c0c5c2c4c3c4c6)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 41(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 52(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((data_out)(fifo_data_out))
			((EMPTY)(empty))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 29(_array -1((_dto i 5 i 0)))))
		(_sig(_int address 1 0 29(_arch(_uni))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 32(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 34(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(4)))))
			(Wclk_process(_arch 2 0 92(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 3 0 103(_prcs(_wait_for)(_trgt(1)(2)(3)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 514)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 515)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50463234 514)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(50463234 770)
	)
	(_model . behavior 7 -1)
)
I 000049 55 7796          1738085381280 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738085381281 2025.01.28 11:29:41)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code c3c6c496c19597d4c7c593c0d19997c695c4c1c5c6c5c4)
	(_ent
		(_time 1738085286933)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_port(_int EMPTY -1 0 18(_ent(_out))))
		(_port(_int FULL -1 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1315 0 80(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(11))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_trgt(4))(_sens(14)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2190          1738085698318 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738085698319 2025.01.28 11:34:58)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 3a3d6c3e636e382c3a692b616b3d3f3d3e3c3f3d38)
	(_ent
		(_time 1738085249145)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 15(_array -1((_dto i 5 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 3750          1738085698390 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738085698391 2025.01.28 11:34:58)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 797e2f78722d7b6e747861207e7f7a7f787e797e7c)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 41(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 52(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
			((FULL)(full))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 29(_array -1((_dto i 5 i 0)))))
		(_sig(_int address 1 0 29(_arch(_uni))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 32(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 34(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(4)))))
			(Wclk_process(_arch 2 0 92(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 3 0 103(_prcs(_wait_for)(_trgt(1)(2)(3)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 514)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 515)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50463234 514)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(50463234 770)
	)
	(_model . behavior 7 -1)
)
I 000049 55 7733          1738085698401 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738085698402 2025.01.28 11:34:58)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 888ed98681dedc9f8c8ed88b9ad2dc8dde8f8a8e8d8e8f)
	(_ent
		(_time 1738085698399)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1315 0 80(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(9))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_alias((STOP_CAP)(_string \"0"\)))(_trgt(4)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2190          1738085745948 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738085745949 2025.01.28 11:35:45)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 431742404817415543105218124446444745464441)
	(_ent
		(_time 1738085249145)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 15(_array -1((_dto i 5 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 3731          1738085746023 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738085746024 2025.01.28 11:35:46)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 91c5909e92c593869c9089c8969792979096919694)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 41(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 52(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 29(_array -1((_dto i 5 i 0)))))
		(_sig(_int address 1 0 29(_arch(_uni))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 32(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 34(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(4)))))
			(Wclk_process(_arch 2 0 92(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 3 0 103(_prcs(_wait_for)(_trgt(1)(2)(3)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 514)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 515)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50463234 514)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(50463234 770)
	)
	(_model . behavior 7 -1)
)
I 000049 55 7733          1738085746033 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738085746034 2025.01.28 11:35:46)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 91c4979e91c7c5869597c19283cbc594c7969397949796)
	(_ent
		(_time 1738085698398)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1315 0 80(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(9))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_alias((STOP_CAP)(_string \"0"\)))(_trgt(4)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 3731          1738085752944 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738085752945 2025.01.28 11:35:52)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 9bc99f94cbcf998c969a83c29c9d989d9a9c9b9c9e)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 41(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 52(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 29(_array -1((_dto i 5 i 0)))))
		(_sig(_int address 1 0 29(_arch(_uni))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 32(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 34(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(4)))))
			(Wclk_process(_arch 2 0 92(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 3 0 103(_prcs(_wait_for)(_trgt(1)(2)(3)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 514)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 515)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50463234 514)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(50463234 770)
	)
	(_model . behavior 7 -1)
)
I 000049 55 3731          1738085880638 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738085880639 2025.01.28 11:38:00)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 63306463623761746e627b3a646560656264636466)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 41(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 52(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 29(_array -1((_dto i 5 i 0)))))
		(_sig(_int address 1 0 29(_arch(_uni))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 32(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 34(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(4)))))
			(Wclk_process(_arch 2 0 92(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 3 0 103(_prcs(_wait_for)(_trgt(1)(2)(3)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 514)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 515)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50463234 514)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(50463234 770)
	)
	(_model . behavior 7 -1)
)
I 000049 55 2190          1738085886917 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738085886918 2025.01.28 11:38:06)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code ecbebabeb7b8eefaecbffdb7bdebe9ebe8eae9ebee)
	(_ent
		(_time 1738085249145)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 15(_array -1((_dto i 5 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 3731          1738085886987 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738085886988 2025.01.28 11:38:06)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 2b797c2f7b7f293c262a33722c2d282d2a2c2b2c2e)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 41(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 52(_ent . capture_registers)
		(_port
			((clock_write)(write_clk))
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int write_clk -1 0 24(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 29(_array -1((_dto i 5 i 0)))))
		(_sig(_int address 1 0 29(_arch(_uni))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 32(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 34(_arch((ns 4625196817309499392)))))
		(_cnst(_int RCLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_cnst(_int \WCLK_PERIOD/2\ -2 0 0(_int gms(_code 6))))
		(_prcs
			(clk_process(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(4)))))
			(Wclk_process(_arch 2 0 92(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 3 0 103(_prcs(_wait_for)(_trgt(1)(2)(3)(10)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 514)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 515)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50463234 514)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(50463234 770)
	)
	(_model . behavior 7 -1)
)
I 000049 55 7733          1738085886997 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738085886998 2025.01.28 11:38:06)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 3a696a3f6a6c6e2d3e3c6a3928606e3f6c3d383c3f3c3d)
	(_ent
		(_time 1738085698398)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_write -1 0 10(_ent(_in))))
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1315 0 80(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(9))(_sens(3)))))
			(line__118(_arch 1 0 118(_assignment(_alias((STOP_CAP)(_string \"0"\)))(_trgt(4)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2190          1738086128500 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738086128501 2025.01.28 11:42:08)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 9698c09898c2948096c587cdc79193919290939194)
	(_ent
		(_time 1738085249145)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 15(_array -1((_dto i 5 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3(d_31_0))(3(d_63_32))(4)(5)(7)(8)(10)(11))(_dssslsensitivity 2)(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 7685          1738086128576 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738086128577 2025.01.28 11:42:08)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code e4ebb5b7e1b2b0f3e0e2b4e7f6beb0e1b2e3e6e2e1e2e3)
	(_ent
		(_time 1738086128574)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1315 0 80(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(8))(_sens(2)))))
			(line__118(_arch 1 0 118(_assignment(_alias((STOP_CAP)(_string \"0"\)))(_trgt(3)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 3524          1738086211538 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738086211539 2025.01.28 11:43:31)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code fdaeafadaba9ffeaf1a9e5a4fafbfefbfcfafdfaf8)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 41(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 52(_ent . capture_registers)
		(_port
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 29(_array -1((_dto i 5 i 0)))))
		(_sig(_int address 1 0 29(_arch(_uni))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 32(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 34(_arch((ns 4621819117588971520)))))
		(_cnst(_int RCLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(4)))))
			(stimulus_process(_arch 2 0 93(_prcs(_wait_for)(_trgt(1)(2)(3)(9)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 514)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 515)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50463234 514)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(50463234 770)
	)
	(_model . behavior 5 -1)
)
I 000049 55 2190          1738086218467 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 22))
	(_version vf5)
	(_time 1738086218468 2025.01.28 11:43:38)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 07565100085305110754165c560002000301020005)
	(_ent
		(_time 1738085249145)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 15(_array -1((_dto i 5 i 0)))))
		(_port(_int address 1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 24(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 25(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg 3 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 27(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 4 0 27(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 28(_arch(_uni((i 2))))))
		(_cnst(_int devisor -2 0 29(_arch((i 0)))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(7)(8)(10)(11)(2)(3(d_31_0))(3(d_63_32))(4)(5))(_dssslsensitivity 2)(_mon))))
			(line__61(_arch 1 0 61(_assignment(_alias((data)(data_out_reg)))(_trgt(6))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 2 -1)
)
I 000049 55 3524          1738086218541 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738086218542 2025.01.28 11:43:38)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 550403565201574259014d0c525356535452555250)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 41(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address)(address))
			((data)(data))
		)
	)
	(_inst uut2 0 52(_ent . capture_registers)
		(_port
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 29(_array -1((_dto i 5 i 0)))))
		(_sig(_int address 1 0 29(_arch(_uni))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 32(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 34(_arch((ns 4621819117588971520)))))
		(_cnst(_int RCLK_PERIOD -2 0 35(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 69(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 80(_prcs(_wait_for)(_trgt(4)))))
			(stimulus_process(_arch 2 0 93(_prcs(_wait_for)(_trgt(1)(2)(3)(9)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 514)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 515)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50463234 514)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(50463234 770)
	)
	(_model . behavior 5 -1)
)
I 000049 55 7685          1738086218551 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738086218552 2025.01.28 11:43:38)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 550504565103014251530556470f015003525753505352)
	(_ent
		(_time 1738086128573)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1315 0 80(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(8))(_sens(2)))))
			(line__118(_arch 1 0 118(_assignment(_alias((STOP_CAP)(_string \"0"\)))(_trgt(3)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2746          1738088227101 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 24))
	(_version vf5)
	(_time 1738088227102 2025.01.28 12:17:07)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 481e4d4b481c4a5e4f485913194f4d4f4c4e4d4f4a)
	(_ent
		(_time 1738088227099)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 15(_array -1((_dto i 5 i 0)))))
		(_port(_int address1 1 0 15(_ent(_out))))
		(_port(_int address2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int data1 2 0 18(_ent(_out))))
		(_port(_int data2 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 26(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 27(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg1 3 0 28(_arch(_uni))))
		(_sig(_int data_out_reg2 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int addr_reg1 4 0 30(_arch(_uni))))
		(_sig(_int addr_reg2 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~6~13 0 33(_scalar (_to i 0 i 6))))
		(_sig(_int addr_cnt 5 0 33(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 34(_arch(_uni((i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(9)(10)(13)(14)(15)(16))(_sens(0)(1))(_mon)(_read(2)(3(d_31_0))(3(d_63_32))(4)(15)(16)))))
			(line__65(_arch 1 0 65(_assignment(_alias((address1)(addr_reg1)))(_trgt(5))(_sens(13)))))
			(line__66(_arch 2 0 66(_assignment(_alias((address2)(addr_reg2)))(_trgt(6))(_sens(14)))))
			(line__68(_arch 3 0 68(_assignment(_alias((data1)(data_reg1)))(_trgt(7))(_sens(9)))))
			(line__69(_arch 4 0 69(_assignment(_alias((data2)(data_reg2)))(_trgt(8))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686018 514)
	)
	(_model . behavior 5 -1)
)
I 000049 55 7685          1738088227177 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738088227178 2025.01.28 12:17:07)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 86d1848881d0d2918280d68594dcd283d0818480838081)
	(_ent
		(_time 1738086128573)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1315 0 80(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(8))(_sens(2)))))
			(line__118(_arch 1 0 118(_assignment(_alias((STOP_CAP)(_string \"0"\)))(_trgt(3)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 3751          1738088464984 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738088464985 2025.01.28 12:21:04)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 7b787d7a2b2f796c767b63227c7d787d7a7c7b7c7e)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 48(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 63(_ent . capture_registers)
		(_port
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 29(_array -1((_dto i 5 i 0)))))
		(_sig(_int address 1 0 29(_arch(_uni))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 2 0 32(_arch(_uni))))
		(_sig(_int address1 1 0 35(_arch(_uni))))
		(_sig(_int address2 1 0 36(_arch(_uni))))
		(_sig(_int data1 0 0 38(_arch(_uni))))
		(_sig(_int data2 0 0 39(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 41(_arch((ns 4621819117588971520)))))
		(_cnst(_int RCLK_PERIOD -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 91(_prcs(_wait_for)(_trgt(4)))))
			(stimulus_process(_arch 2 0 104(_prcs(_wait_for)(_trgt(1)(2)(3)(9)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(33686018 514)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(33686018 515)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50463234 514)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 515)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(50463234 770)
	)
	(_model . behavior 5 -1)
)
I 000049 55 3578          1738088599294 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738088599295 2025.01.28 12:23:19)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 23207127227721342e233b7a242520252224232426)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 48(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 63(_ent . capture_registers)
		(_port
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 35(_array -1((_dto i 5 i 0)))))
		(_sig(_int address1 2 0 35(_arch(_uni))))
		(_sig(_int address2 2 0 36(_arch(_uni))))
		(_sig(_int data1 0 0 38(_arch(_uni))))
		(_sig(_int data2 0 0 39(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 41(_arch((ns 4621819117588971520)))))
		(_cnst(_int RCLK_PERIOD -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 91(_prcs(_wait_for)(_trgt(4)))))
			(stimulus_process(_arch 2 0 104(_prcs(_wait_for)(_trgt(1)(2)(3)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
	)
	(_model . behavior 5 -1)
)
I 000049 55 3578          1738088789443 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738088789444 2025.01.28 12:26:29)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code efebeebcbbbbedf8e2eff7b6e8e9ece9eee8efe8ea)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 48(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((STOP_CAP)(STOP_CAP))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 63(_ent . capture_registers)
		(_port
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 35(_array -1((_dto i 5 i 0)))))
		(_sig(_int address1 2 0 35(_arch(_uni))))
		(_sig(_int address2 2 0 36(_arch(_uni))))
		(_sig(_int data1 0 0 38(_arch(_uni))))
		(_sig(_int data2 0 0 39(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 41(_arch((ns 4621819117588971520)))))
		(_cnst(_int RCLK_PERIOD -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 91(_prcs(_wait_for)(_trgt(4)))))
			(stimulus_process(_arch 2 0 104(_prcs(_wait_for)(_trgt(1)(2)(3)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
	)
	(_model . behavior 5 -1)
)
I 000049 55 2752          1738088930890 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 24))
	(_version vf5)
	(_time 1738088930891 2025.01.28 12:28:50)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 6d6f3c6c31396f7b6a6d7c363c6a686a696b686a6f)
	(_ent
		(_time 1738088227098)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 15(_array -1((_dto i 5 i 0)))))
		(_port(_int address1 1 0 15(_ent(_out))))
		(_port(_int address2 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int data1 2 0 18(_ent(_out))))
		(_port(_int data2 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 3 0 26(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 3 0 27(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg1 3 0 28(_arch(_uni))))
		(_sig(_int data_out_reg2 3 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int addr_reg1 4 0 30(_arch(_uni))))
		(_sig(_int addr_reg2 4 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2048~13 0 33(_scalar (_to i 0 i 2048))))
		(_sig(_int addr_cnt 5 0 33(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 34(_arch(_uni((i 2))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_simple)(_trgt(9)(10)(13)(14)(15)(16))(_sens(0)(1))(_mon)(_read(15)(16)(2)(3(d_31_0))(3(d_63_32))(4)))))
			(line__65(_arch 1 0 65(_assignment(_alias((address1)(addr_reg1)))(_trgt(5))(_sens(13)))))
			(line__66(_arch 2 0 66(_assignment(_alias((address2)(addr_reg2)))(_trgt(6))(_sens(14)))))
			(line__68(_arch 3 0 68(_assignment(_alias((data1)(data_reg1)))(_trgt(7))(_sens(9)))))
			(line__69(_arch 4 0 69(_assignment(_alias((data2)(data_reg2)))(_trgt(8))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686018 514)
	)
	(_model . behavior 5 -1)
)
I 000049 55 2904          1738090324129 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738090324130 2025.01.28 12:52:04)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code bfe9bbeae1ebbda9b9b0aee4eeb8bab8bbb9bab8bd)
	(_ent
		(_time 1738090214530)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14(_array -1((_dto i 5 i 0)))))
		(_port(_int address1 1 0 14(_ent(_out))))
		(_port(_int address2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int data1 2 0 17(_ent(_out))))
		(_port(_int data2 2 0 18(_ent(_out))))
		(_type(_int state_machines 0 25(_enum1 capture_reg1 capture_reg2 (_to i 0 i 1))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 4 0 26(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 4 0 27(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg1 4 0 28(_arch(_uni))))
		(_sig(_int data_out_reg2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int addr_reg1 5 0 30(_arch(_uni))))
		(_sig(_int addr_reg2 5 0 31(_arch(_uni))))
		(_sig(_int STOP_CAP -1 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2048~13 0 33(_scalar (_to i 0 i 2048))))
		(_sig(_int addr_cnt 6 0 33(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int state 3 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(8)(9)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(14)(15)(16)(17)(2)(3(d_31_0))(3(d_63_32)))(_dssslsensitivity 2)(_mon))))
			(line__84(_arch 1 0 84(_assignment(_alias((address1)(addr_reg1)))(_trgt(4))(_sens(12)))))
			(line__85(_arch 2 0 85(_assignment(_alias((address2)(addr_reg2)))(_trgt(5))(_sens(13)))))
			(line__87(_arch 3 0 87(_assignment(_alias((data1)(data_reg1)))(_trgt(6))(_sens(8)))))
			(line__88(_arch 4 0 88(_assignment(_alias((data2)(data_reg2)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686018 514)
	)
	(_model . behavior 5 -1)
)
I 000049 55 2904          1738090417581 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738090417582 2025.01.28 12:53:37)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code cccb9c989798cedaca98dd979dcbc9cbc8cac9cbce)
	(_ent
		(_time 1738090214530)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14(_array -1((_dto i 5 i 0)))))
		(_port(_int address1 1 0 14(_ent(_out))))
		(_port(_int address2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int data1 2 0 17(_ent(_out))))
		(_port(_int data2 2 0 18(_ent(_out))))
		(_type(_int state_machines 0 25(_enum1 capture_reg1 capture_reg2 (_to i 0 i 1))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 4 0 26(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 4 0 27(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg1 4 0 28(_arch(_uni))))
		(_sig(_int data_out_reg2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int addr_reg1 5 0 30(_arch(_uni))))
		(_sig(_int addr_reg2 5 0 31(_arch(_uni))))
		(_sig(_int STOP_CAP -1 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2048~13 0 33(_scalar (_to i 0 i 2048))))
		(_sig(_int addr_cnt 6 0 33(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int state 3 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(8)(9)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(14)(15)(16)(17)(2)(3(d_31_0))(3(d_63_32)))(_dssslsensitivity 2)(_mon))))
			(line__86(_arch 1 0 86(_assignment(_alias((address1)(addr_reg1)))(_trgt(4))(_sens(12)))))
			(line__87(_arch 2 0 87(_assignment(_alias((address2)(addr_reg2)))(_trgt(5))(_sens(13)))))
			(line__89(_arch 3 0 89(_assignment(_alias((data1)(data_reg1)))(_trgt(6))(_sens(8)))))
			(line__90(_arch 4 0 90(_assignment(_alias((data2)(data_reg2)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686018 514)
	)
	(_model . behavior 5 -1)
)
I 000049 55 2904          1738090426178 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738090426179 2025.01.28 12:53:46)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 5e5b0c5c030a5c48580a4f050f595b595a585b595c)
	(_ent
		(_time 1738090214530)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14(_array -1((_dto i 5 i 0)))))
		(_port(_int address1 1 0 14(_ent(_out))))
		(_port(_int address2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int data1 2 0 17(_ent(_out))))
		(_port(_int data2 2 0 18(_ent(_out))))
		(_type(_int state_machines 0 25(_enum1 capture_reg1 capture_reg2 (_to i 0 i 1))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 4 0 26(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 4 0 27(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg1 4 0 28(_arch(_uni))))
		(_sig(_int data_out_reg2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int addr_reg1 5 0 30(_arch(_uni))))
		(_sig(_int addr_reg2 5 0 31(_arch(_uni))))
		(_sig(_int STOP_CAP -1 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2048~13 0 33(_scalar (_to i 0 i 2048))))
		(_sig(_int addr_cnt 6 0 33(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int state 3 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(8)(9)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3(d_31_0))(3(d_63_32))(14)(15)(16)(17))(_dssslsensitivity 2)(_mon))))
			(line__86(_arch 1 0 86(_assignment(_alias((address1)(addr_reg1)))(_trgt(4))(_sens(12)))))
			(line__87(_arch 2 0 87(_assignment(_alias((address2)(addr_reg2)))(_trgt(5))(_sens(13)))))
			(line__89(_arch 3 0 89(_assignment(_alias((data1)(data_reg1)))(_trgt(6))(_sens(8)))))
			(line__90(_arch 4 0 90(_assignment(_alias((data2)(data_reg2)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686018 514)
	)
	(_model . behavior 5 -1)
)
I 000049 55 7685          1738090426253 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738090426254 2025.01.28 12:53:46)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code aca8f9fbfefaf8bba8aafcafbef6f8a9faabaeaaa9aaab)
	(_ent
		(_time 1738086128573)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1315 0 80(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(8))(_sens(2)))))
			(line__118(_arch 1 0 118(_assignment(_alias((STOP_CAP)(_string \"0"\)))(_trgt(3)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 2904          1738090470685 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738090470686 2025.01.28 12:54:30)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 421112414816405444165319134547454644474540)
	(_ent
		(_time 1738090214530)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14(_array -1((_dto i 5 i 0)))))
		(_port(_int address1 1 0 14(_ent(_out))))
		(_port(_int address2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int data1 2 0 17(_ent(_out))))
		(_port(_int data2 2 0 18(_ent(_out))))
		(_type(_int state_machines 0 25(_enum1 capture_reg1 capture_reg2 (_to i 0 i 1))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 4 0 26(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 4 0 27(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg1 4 0 28(_arch(_uni))))
		(_sig(_int data_out_reg2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int addr_reg1 5 0 30(_arch(_uni))))
		(_sig(_int addr_reg2 5 0 31(_arch(_uni))))
		(_sig(_int STOP_CAP -1 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~2048~13 0 33(_scalar (_to i 0 i 2048))))
		(_sig(_int addr_cnt 6 0 33(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int state 3 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(8)(9)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(14)(15)(16)(17)(2)(3(d_31_0))(3(d_63_32)))(_dssslsensitivity 2)(_mon))))
			(line__86(_arch 1 0 86(_assignment(_alias((address1)(addr_reg1)))(_trgt(4))(_sens(12)))))
			(line__87(_arch 2 0 87(_assignment(_alias((address2)(addr_reg2)))(_trgt(5))(_sens(13)))))
			(line__89(_arch 3 0 89(_assignment(_alias((data1)(data_reg1)))(_trgt(6))(_sens(8)))))
			(line__90(_arch 4 0 90(_assignment(_alias((data2)(data_reg2)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686018 514)
	)
	(_model . behavior 5 -1)
)
I 000049 55 3551          1738090470757 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738090470758 2025.01.28 12:54:30)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 90c3c09f92c492879d9088c9979693969197909795)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 48(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 63(_ent . capture_registers)
		(_port
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 35(_array -1((_dto i 5 i 0)))))
		(_sig(_int address1 2 0 35(_arch(_uni))))
		(_sig(_int address2 2 0 36(_arch(_uni))))
		(_sig(_int data1 0 0 38(_arch(_uni))))
		(_sig(_int data2 0 0 39(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 41(_arch((ns 4621819117588971520)))))
		(_cnst(_int RCLK_PERIOD -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 91(_prcs(_wait_for)(_trgt(4)))))
			(stimulus_process(_arch 2 0 104(_prcs(_wait_for)(_trgt(1)(2)(3)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
	)
	(_model . behavior 5 -1)
)
V 000049 55 7685          1738090470768 behavior
(_unit VHDL(capture_registers 0 8(behavior 0 25))
	(_version vf5)
	(_time 1738090470769 2025.01.28 12:54:30)
	(_source(\../src/Capture_registers.vhd\))
	(_parameters tan)
	(_code 90c2c79f91c6c4879496c09382cac495c6979296959697)
	(_ent
		(_time 1738086128573)
	)
	(_comp
		(xpm_memory_spram
			(_object
				(_gen(_int ADDR_WIDTH_A -2 0 45(_ent((i 6)))))
				(_gen(_int AUTO_SLEEP_TIME -2 0 46(_ent((i 0)))))
				(_gen(_int BYTE_WRITE_WIDTH_A -2 0 47(_ent((i 32)))))
				(_gen(_int CASCADE_HEIGHT -2 0 48(_ent((i 0)))))
				(_type(_int ~STRING~13 0 49(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_BIT_RANGE 5 0 49(_ent(_string \"7:0"\))))
				(_type(_int ~STRING~131 0 50(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_MODE 6 0 50(_ent(_string \"no_ecc"\))))
				(_type(_int ~STRING~132 0 51(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int ECC_TYPE 7 0 51(_ent(_string \"none"\))))
				(_gen(_int IGNORE_INIT_SYNTH -2 0 52(_ent((i 0)))))
				(_type(_int ~STRING~133 0 53(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_FILE 8 0 53(_ent(_string \"none"\))))
				(_type(_int ~STRING~134 0 54(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_INIT_PARAM 9 0 54(_ent(_string \"0"\))))
				(_type(_int ~STRING~135 0 55(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_OPTIMIZATION 10 0 55(_ent(_string \"true"\))))
				(_type(_int ~STRING~136 0 56(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int MEMORY_PRIMITIVE 11 0 56(_ent(_string \"auto"\))))
				(_gen(_int MEMORY_SIZE -2 0 57(_ent((i 2048)))))
				(_gen(_int MESSAGE_CONTROL -2 0 58(_ent((i 0)))))
				(_type(_int ~STRING~137 0 59(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RAM_DECOMP 12 0 59(_ent(_string \"auto"\))))
				(_gen(_int READ_DATA_WIDTH_A -2 0 60(_ent((i 32)))))
				(_gen(_int READ_LATENCY_A -2 0 61(_ent((i 2)))))
				(_type(_int ~STRING~138 0 62(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int READ_RESET_VALUE_A 13 0 62(_ent(_string \"0"\))))
				(_type(_int ~STRING~139 0 63(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int RST_MODE_A 14 0 63(_ent(_string \"SYNC"\))))
				(_gen(_int SIM_ASSERT_CHK -2 0 64(_ent((i 0)))))
				(_gen(_int USE_MEM_INIT -2 0 65(_ent((i 1)))))
				(_gen(_int USE_MEM_INIT_MMI -2 0 66(_ent((i 0)))))
				(_type(_int ~STRING~1310 0 67(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WAKEUP_TIME 15 0 67(_ent(_string \"disable_sleep"\))))
				(_gen(_int WRITE_DATA_WIDTH_A -2 0 68(_ent((i 32)))))
				(_type(_int ~STRING~1311 0 69(_array -3((_uto i 1 i 2147483647)))))
				(_gen(_int WRITE_MODE_A 16 0 69(_ent(_string \"read_first"\))))
				(_gen(_int WRITE_PROTECT -2 0 70(_ent((i 1)))))
				(_port(_int dbiterra -1 0 73(_ent (_out))))
				(_port(_int douta 3 0 76(_ent (_out))))
				(_port(_int sbiterra -1 0 77(_ent (_out))))
				(_port(_int addra 4 0 80(_ent (_in))))
				(_port(_int clka -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR~13 0 82(_array -1((_uto i 0 i 2147483647)))))
				(_port(_int dina 17 0 82(_ent (_in))))
				(_port(_int ena -1 0 83(_ent (_in))))
				(_port(_int injectdbiterra -1 0 87(_ent (_in))))
				(_port(_int injectsbiterra -1 0 91(_ent (_in))))
				(_port(_int regcea -1 0 95(_ent (_in))))
				(_port(_int rsta -1 0 98(_ent (_in))))
				(_port(_int sleep -1 0 102(_ent (_in))))
				(_port(_int wea -1 0 103(_ent (_in))))
			)
		)
	)
	(_inst xpm_memory_spram_inst 0 411(_comp xpm_memory_spram)
		(_gen
			((ADDR_WIDTH_A)((i 6)))
			((AUTO_SLEEP_TIME)((i 0)))
			((BYTE_WRITE_WIDTH_A)((i 32)))
			((CASCADE_HEIGHT)((i 0)))
			((ECC_BIT_RANGE)(_string \"7:0"\))
			((ECC_MODE)(_string \"no_ecc"\))
			((ECC_TYPE)(_string \"none"\))
			((IGNORE_INIT_SYNTH)((i 0)))
			((MEMORY_INIT_FILE)(_string \"none"\))
			((MEMORY_INIT_PARAM)(_string \"0"\))
			((MEMORY_OPTIMIZATION)(_string \"true"\))
			((MEMORY_PRIMITIVE)(_string \"auto"\))
			((MEMORY_SIZE)((i 2048)))
			((MESSAGE_CONTROL)((i 0)))
			((RAM_DECOMP)(_string \"auto"\))
			((READ_DATA_WIDTH_A)((i 32)))
			((READ_LATENCY_A)((i 2)))
			((READ_RESET_VALUE_A)(_string \"0"\))
			((RST_MODE_A)(_string \"SYNC"\))
			((SIM_ASSERT_CHK)((i 0)))
			((USE_MEM_INIT)((i 1)))
			((USE_MEM_INIT_MMI)((i 0)))
			((WAKEUP_TIME)(_string \"disable_sleep"\))
			((WRITE_DATA_WIDTH_A)((i 32)))
			((WRITE_MODE_A)(_string \"read_first"\))
			((WRITE_PROTECT)((i 1)))
		)
		(_port
			((dbiterra)(_open))
			((douta)(data_out_reg))
			((sbiterra)(_open))
			((addra)(addra))
			((clka)(clock_read))
			((dina)(data))
			((ena)((i 3)))
			((injectdbiterra)((i 3)))
			((injectsbiterra)((i 3)))
			((regcea)((i 3)))
			((rsta)(reset))
			((sleep)((i 2)))
			((wea)(wren))
		)
		(_use(_implicit)
			(_gen
				((ADDR_WIDTH_A)((i 6)))
				((AUTO_SLEEP_TIME)((i 0)))
				((BYTE_WRITE_WIDTH_A)((i 32)))
				((CASCADE_HEIGHT)((i 0)))
				((ECC_BIT_RANGE)(_string \"7:0"\))
				((ECC_MODE)(_string \"no_ecc"\))
				((ECC_TYPE)(_string \"none"\))
				((IGNORE_INIT_SYNTH)((i 0)))
				((MEMORY_INIT_FILE)(_string \"none"\))
				((MEMORY_INIT_PARAM)(_string \"0"\))
				((MEMORY_OPTIMIZATION)(_string \"true"\))
				((MEMORY_PRIMITIVE)(_string \"auto"\))
				((MEMORY_SIZE)((i 2048)))
				((MESSAGE_CONTROL)((i 0)))
				((RAM_DECOMP)(_string \"auto"\))
				((READ_DATA_WIDTH_A)((i 32)))
				((READ_LATENCY_A)((i 2)))
				((READ_RESET_VALUE_A)(_string \"0"\))
				((RST_MODE_A)(_string \"SYNC"\))
				((SIM_ASSERT_CHK)((i 0)))
				((USE_MEM_INIT)((i 1)))
				((USE_MEM_INIT_MMI)((i 0)))
				((WAKEUP_TIME)(_string \"disable_sleep"\))
				((WRITE_DATA_WIDTH_A)((i 32)))
				((WRITE_MODE_A)(_string \"read_first"\))
				((WRITE_PROTECT)((i 1)))
			)
			(_port
				((dbiterra)(dbiterra))
				((douta)(douta))
				((sbiterra)(sbiterra))
				((addra)(addra))
				((clka)(clka))
				((dina)(dina))
				((ena)(ena))
				((injectdbiterra)(injectdbiterra))
				((injectsbiterra)(injectsbiterra))
				((regcea)(regcea))
				((rsta)(rsta))
				((sleep)(sleep))
				((wea)(wea))
			)
		)
	)
	(_object
		(_port(_int clock_read -1 0 11(_ent(_in))))
		(_port(_int reset -1 0 12(_ent(_in))))
		(_port(_int trig -1 0 13(_ent(_in))))
		(_port(_int STOP_CAP -1 0 14(_ent(_out))))
		(_port(_int Start_read -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 16(_array -1((_dto i 31 i 0)))))
		(_port(_int data 0 0 16(_ent(_in))))
		(_port(_int data_out 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 34(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out_reg 1 0 34(_arch(_uni))))
		(_sig(_int wren -1 0 35(_arch(_uni))))
		(_sig(_int ren -1 0 36(_arch(_uni))))
		(_sig(_int register_empty -1 0 37(_arch(_uni))))
		(_sig(_int register_full -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int addra 2 0 39(_arch(_uni(_string \"000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1315 0 80(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(8))(_sens(2)))))
			(line__118(_arch 1 0 118(_assignment(_alias((STOP_CAP)(_string \"0"\)))(_trgt(3)))))
			(line__481(_arch 2 0 481(_assignment(_alias((data_out)(data_out_reg)))(_trgt(6))(_sens(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(fixed_pkg))(unisim(VCOMPONENTS)))
	(_model . behavior 3 -1)
)
I 000049 55 3807          1738090678792 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738090678793 2025.01.28 12:57:58)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 2f287a2b7b7b2d38222f377628292c292e282f282a)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 48(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 63(_ent . capture_registers)
		(_port
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 31(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 35(_array -1((_dto i 5 i 0)))))
		(_sig(_int address1 2 0 35(_arch(_uni(_string \"000000"\)))))
		(_sig(_int address2 2 0 36(_arch(_uni(_string \"000000"\)))))
		(_sig(_int data1 0 0 38(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data2 0 0 39(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_cnst(_int CLK_PERIOD -2 0 41(_arch((ns 4621819117588971520)))))
		(_cnst(_int RCLK_PERIOD -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 91(_prcs(_wait_for)(_trgt(4)))))
			(stimulus_process(_arch 2 0 104(_prcs(_wait_for)(_trgt(1)(2)(3)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
	)
	(_model . behavior 5 -1)
)
I 000049 55 2904          1738090964607 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738090964608 2025.01.28 13:02:44)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code a4a5a6f2a8f0a6b2a2f0b5fff5a3a1a3a0a2a1a3a6)
	(_ent
		(_time 1738090214530)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14(_array -1((_dto i 5 i 0)))))
		(_port(_int address1 1 0 14(_ent(_out))))
		(_port(_int address2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int data1 2 0 17(_ent(_out))))
		(_port(_int data2 2 0 18(_ent(_out))))
		(_type(_int state_machines 0 25(_enum1 capture_reg1 capture_reg2 (_to i 0 i 1))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 4 0 26(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 4 0 27(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg1 4 0 28(_arch(_uni))))
		(_sig(_int data_out_reg2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int addr_reg1 5 0 30(_arch(_uni))))
		(_sig(_int addr_reg2 5 0 31(_arch(_uni))))
		(_sig(_int STOP_CAP -1 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~4096~13 0 33(_scalar (_to i 0 i 4096))))
		(_sig(_int addr_cnt 6 0 33(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int state 3 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(8)(9)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(14)(15)(16)(17)(2)(3(d_31_0))(3(d_63_32)))(_dssslsensitivity 2)(_mon))))
			(line__86(_arch 1 0 86(_assignment(_alias((address1)(addr_reg1)))(_trgt(4))(_sens(12)))))
			(line__87(_arch 2 0 87(_assignment(_alias((address2)(addr_reg2)))(_trgt(5))(_sens(13)))))
			(line__89(_arch 3 0 89(_assignment(_alias((data1)(data_reg1)))(_trgt(6))(_sens(8)))))
			(line__90(_arch 4 0 90(_assignment(_alias((data2)(data_reg2)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686018 514)
	)
	(_model . behavior 5 -1)
)
I 000049 55 3807          1738091032885 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738091032886 2025.01.28 13:03:52)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 5d5d585e0b095f4a505d45045a5b5e5b5c5a5d5a58)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 48(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 63(_ent . capture_registers)
		(_port
			((clock_read)(read_clk))
			((reset)(reset))
			((trig)(trig))
			((STOP_CAP)(STOP_CAP))
			((Start_read)(start_read))
			((data)(data))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 28(_array -1((_dto i 31 i 0)))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 31(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 35(_array -1((_dto i 5 i 0)))))
		(_sig(_int address1 2 0 35(_arch(_uni(_string \"000000"\)))))
		(_sig(_int address2 2 0 36(_arch(_uni(_string \"000000"\)))))
		(_sig(_int data1 0 0 38(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data2 0 0 39(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_cnst(_int CLK_PERIOD -2 0 41(_arch((ns 4621819117588971520)))))
		(_cnst(_int RCLK_PERIOD -2 0 42(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 43(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 80(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 91(_prcs(_wait_for)(_trgt(4)))))
			(stimulus_process(_arch 2 0 104(_prcs(_wait_for)(_trgt(1)(2)(3)(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
	)
	(_model . behavior 5 -1)
)
I 000049 55 2904          1738095799458 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738095799459 2025.01.28 14:23:19)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code b0b5e7e5b8e4b2a6b6e4a1ebe1b7b5b7b4b6b5b7b2)
	(_ent
		(_time 1738090214530)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 14(_array -1((_dto i 5 i 0)))))
		(_port(_int address1 1 0 14(_ent(_out))))
		(_port(_int address2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int data1 2 0 17(_ent(_out))))
		(_port(_int data2 2 0 18(_ent(_out))))
		(_type(_int state_machines 0 25(_enum1 capture_reg1 capture_reg2 (_to i 0 i 1))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 4 0 26(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 4 0 27(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg1 4 0 28(_arch(_uni))))
		(_sig(_int data_out_reg2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int addr_reg1 5 0 30(_arch(_uni))))
		(_sig(_int addr_reg2 5 0 31(_arch(_uni))))
		(_sig(_int STOP_CAP -1 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~4096~13 0 33(_scalar (_to i 0 i 4096))))
		(_sig(_int addr_cnt 6 0 33(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int state 3 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(8)(9)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(14)(15)(16)(17)(2)(3(d_31_0))(3(d_63_32)))(_dssslsensitivity 2)(_mon))))
			(line__86(_arch 1 0 86(_assignment(_alias((address1)(addr_reg1)))(_trgt(4))(_sens(12)))))
			(line__87(_arch 2 0 87(_assignment(_alias((address2)(addr_reg2)))(_trgt(5))(_sens(13)))))
			(line__89(_arch 3 0 89(_assignment(_alias((data1)(data_reg1)))(_trgt(6))(_sens(8)))))
			(line__90(_arch 4 0 90(_assignment(_alias((data2)(data_reg2)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686018 514)
	)
	(_model . behavior 5 -1)
)
I 000049 55 2950          1738097237491 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738097237492 2025.01.28 14:47:17)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code fff9afaea1abfde9f9abeea4aef8faf8fbf9faf8fd)
	(_ent
		(_time 1738097237489)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~12 0 14(_array -1((_dto i 14 i 0)))))
		(_port(_int address1 1 0 14(_ent(_out))))
		(_port(_int address2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int data1 2 0 17(_ent(_out))))
		(_port(_int data2 2 0 18(_ent(_out))))
		(_type(_int state_machines 0 25(_enum1 capture_reg1 capture_reg2 (_to i 0 i 1))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 4 0 26(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 4 0 27(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg1 4 0 28(_arch(_uni))))
		(_sig(_int data_out_reg2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 30(_array -1((_dto i 14 i 0)))))
		(_sig(_int addr_reg1 5 0 30(_arch(_uni))))
		(_sig(_int addr_reg2 5 0 31(_arch(_uni))))
		(_sig(_int STOP_CAP -1 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~4096~13 0 33(_scalar (_to i 0 i 4096))))
		(_sig(_int addr_cnt 6 0 33(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int state 3 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(8)(9)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(14)(15)(16)(17)(2)(3(d_31_0))(3(d_63_32)))(_dssslsensitivity 2)(_mon))))
			(line__86(_arch 1 0 86(_assignment(_alias((address1)(addr_reg1)))(_trgt(4))(_sens(12)))))
			(line__87(_arch 2 0 87(_assignment(_alias((address2)(addr_reg2)))(_trgt(5))(_sens(13)))))
			(line__89(_arch 3 0 89(_assignment(_alias((data1)(data_reg1)))(_trgt(6))(_sens(8)))))
			(line__90(_arch 4 0 90(_assignment(_alias((data2)(data_reg2)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 131586)
	)
	(_model . behavior 5 -1)
)
I 000049 55 4365          1738097442180 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738097442181 2025.01.28 14:50:42)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 8e8ade80d9da8c9983df96d789888d888f898e898b)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 51(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 66(_ent . capture_registers)
		(_port
			((clka)(read_clk))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(fifo_data_out))
			((reset)(reset))
			((clkb)(clock))
			((addrb)(addrb))
			((dinb)(dinb))
			((web)(web))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int dina 0 0 21(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 31(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 33(_array -1((_dto i 14 i 0)))))
		(_sig(_int addra 2 0 33(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int ena -1 0 34(_arch(_uni))))
		(_sig(_int web -1 0 35(_arch(_uni))))
		(_sig(_int wea -1 0 36(_arch(_uni))))
		(_sig(_int address1 2 0 37(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int address2 2 0 38(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int addrb 2 0 39(_arch(_uni))))
		(_sig(_int dinb 0 0 40(_arch(_uni))))
		(_sig(_int data1 0 0 41(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data2 0 0 42(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_cnst(_int CLK_PERIOD -2 0 44(_arch((ns 4621819117588971520)))))
		(_cnst(_int RCLK_PERIOD -2 0 45(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 46(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 88(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 99(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 2 0 112(_prcs(_wait_for)(_trgt(1)(2)(4)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
	)
	(_model . behavior 5 -1)
)
I 000049 55 2950          1738097486539 behavior
(_unit VHDL(tx_caputer 0 8(behavior 0 23))
	(_version vf5)
	(_time 1738097486540 2025.01.28 14:51:26)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code d6848385d882d4c0d082c78d87d1d3d1d2d0d3d1d4)
	(_ent
		(_time 1738097237488)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in)(_event))))
		(_port(_int reset -1 0 11(_ent(_in)(_event))))
		(_port(_int trig -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 13(_array -1((_dto i 63 i 0)))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~12 0 14(_array -1((_dto i 14 i 0)))))
		(_port(_int address1 1 0 14(_ent(_out))))
		(_port(_int address2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int data1 2 0 17(_ent(_out))))
		(_port(_int data2 2 0 18(_ent(_out))))
		(_type(_int state_machines 0 25(_enum1 capture_reg1 capture_reg2 (_to i 0 i 1))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg1 4 0 26(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_reg2 4 0 27(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data_out_reg1 4 0 28(_arch(_uni))))
		(_sig(_int data_out_reg2 4 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 30(_array -1((_dto i 14 i 0)))))
		(_sig(_int addr_reg1 5 0 30(_arch(_uni))))
		(_sig(_int addr_reg2 5 0 31(_arch(_uni))))
		(_sig(_int STOP_CAP -1 0 32(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~4096~13 0 33(_scalar (_to i 0 i 4096))))
		(_sig(_int addr_cnt 6 0 33(_arch(_uni((i 0))))))
		(_sig(_int capturing -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int state 3 0 35(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(8)(9)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3(d_31_0))(3(d_63_32))(14)(15)(16)(17))(_dssslsensitivity 2)(_mon))))
			(line__86(_arch 1 0 86(_assignment(_alias((address1)(addr_reg1)))(_trgt(4))(_sens(12)))))
			(line__87(_arch 2 0 87(_assignment(_alias((address2)(addr_reg2)))(_trgt(5))(_sens(13)))))
			(line__89(_arch 3 0 89(_assignment(_alias((data1)(data_reg1)))(_trgt(6))(_sens(8)))))
			(line__90(_arch 4 0 90(_assignment(_alias((data2)(data_reg2)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 131586)
	)
	(_model . behavior 5 -1)
)
I 000049 55 4365          1738097486606 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738097486607 2025.01.28 14:51:26)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 144642131240160319450c4d131217121513141311)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 51(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 66(_ent . capture_registers)
		(_port
			((clka)(read_clk))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(fifo_data_out))
			((reset)(reset))
			((clkb)(clock))
			((addrb)(addrb))
			((dinb)(dinb))
			((web)(web))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int dina 0 0 21(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 31(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 33(_array -1((_dto i 14 i 0)))))
		(_sig(_int addra 2 0 33(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int ena -1 0 34(_arch(_uni))))
		(_sig(_int web -1 0 35(_arch(_uni))))
		(_sig(_int wea -1 0 36(_arch(_uni))))
		(_sig(_int address1 2 0 37(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int address2 2 0 38(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int addrb 2 0 39(_arch(_uni))))
		(_sig(_int dinb 0 0 40(_arch(_uni))))
		(_sig(_int data1 0 0 41(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data2 0 0 42(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_cnst(_int CLK_PERIOD -2 0 44(_arch((ns 4621819117588971520)))))
		(_cnst(_int RCLK_PERIOD -2 0 45(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 46(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 88(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 99(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 2 0 112(_prcs(_wait_for)(_trgt(1)(2)(4)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
	)
	(_model . behavior 5 -1)
)
I 000049 55 4373          1738098095640 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738098095641 2025.01.28 15:01:35)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 1c181e1b4d481e0b4a1b04451b1a1f1a1d1b1c1b19)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 51(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 66(_ent . capture_registers)
		(_port
			((clka)(read_clk))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(fifo_data_out))
			((reset)(reset))
			((clkb)(clock))
			((addrb)(addrb))
			((dinb)(dinb))
			((web)(web))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int dina 0 0 21(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 31(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 33(_array -1((_dto i 14 i 0)))))
		(_sig(_int addra 2 0 33(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int ena -1 0 34(_arch(_uni))))
		(_sig(_int web -1 0 35(_arch(_uni))))
		(_sig(_int wea -1 0 36(_arch(_uni))))
		(_sig(_int address1 2 0 37(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int address2 2 0 38(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int addrb 2 0 39(_arch(_uni))))
		(_sig(_int dinb 0 0 40(_arch(_uni))))
		(_sig(_int data1 0 0 41(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data2 0 0 42(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_cnst(_int CLK_PERIOD -2 0 44(_arch((ns 4618891777831180698)))))
		(_cnst(_int RCLK_PERIOD -2 0 45(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 46(_arch((ns 4621819117588971520)))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 3))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(clk_process(_arch 0 0 88(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 99(_prcs(_wait_for)(_trgt(5)))))
			(stimulus_process(_arch 2 0 112(_prcs(_wait_for)(_trgt(1)(2)(4)(11)(13)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
	)
	(_model . behavior 5 -1)
)
I 000049 55 4947          1738098718258 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738098718259 2025.01.28 15:11:58)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 2d782f297b792f3a7c2b35742a2b2e2b2c2a2d2a28)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 55(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 70(_ent . capture_registers)
		(_port
			((clka)(read_clk))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(fifo_data_out))
			((reset)(reset))
			((clkb)(clock))
			((addrb)(addrb))
			((dinb)(dinb))
			((web)(web))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2)))(_event))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int dina 0 0 21(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 31(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 33(_array -1((_dto i 14 i 0)))))
		(_sig(_int addra 2 0 33(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int ena -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int web -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int wea -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int address1 2 0 37(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int address2 2 0 38(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int addrb 2 0 39(_arch(_uni))))
		(_sig(_int dinb 0 0 40(_arch(_uni))))
		(_sig(_int data1 0 0 41(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data2 0 0 42(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_cnst(_int CLK_PERIOD -2 0 44(_arch((ns 4618891777831180698)))))
		(_cnst(_int RCLK_PERIOD -2 0 45(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 46(_arch((ns 4621819117588971520)))))
		(_type(_int state_machine 0 47(_enum1 write_reg1 write_reg2 (_to i 0 i 1))))
		(_sig(_int state 3 0 48(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~13 0 49(_scalar (_to i 0 i 31))))
		(_sig(_int write_cnt 4 0 49(_arch(_uni((i 0))))))
		(_sig(_int done_write -1 0 50(_arch(_uni((i 2))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(clk_process(_arch 0 0 98(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 109(_prcs(_wait_for)(_trgt(5)))))
			(line__123(_arch 2 0 123(_prcs(_trgt(18)(19)(22)(23)(24))(_sens(0)(1)(16)(17)(20)(21)(22)(23))(_dssslsensitivity 2))))
			(stimulus_process(_arch 3 0 161(_prcs(_wait_for)(_trgt(1)(2)(4)(11)(13)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
	)
	(_model . behavior 6 -1)
)
I 000049 55 5022          1738099075192 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738099075193 2025.01.28 15:17:55)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 76737a777222746127706e2f717075707771767173)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 55(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 70(_ent . capture_registers)
		(_port
			((clka)(read_clk))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(fifo_data_out))
			((reset)(reset))
			((clkb)(clock))
			((addrb)(addrb))
			((dinb)(dinb))
			((web)(web))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2)))(_event))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int dina 0 0 21(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data 0 0 31(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 33(_array -1((_dto i 14 i 0)))))
		(_sig(_int addra 2 0 33(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int ena -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int web -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int wea -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int address1 2 0 37(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int address2 2 0 38(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int addrb 2 0 39(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int dinb 0 0 40(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data1 0 0 41(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data2 0 0 42(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_cnst(_int CLK_PERIOD -2 0 44(_arch((ns 4618891777831180698)))))
		(_cnst(_int RCLK_PERIOD -2 0 45(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 46(_arch((ns 4621819117588971520)))))
		(_type(_int state_machine 0 47(_enum1 write_reg1 write_reg2 (_to i 0 i 1))))
		(_sig(_int state 3 0 48(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~13 0 49(_scalar (_to i 0 i 31))))
		(_sig(_int write_cnt 4 0 49(_arch(_uni((i 0))))))
		(_sig(_int done_write -1 0 50(_arch(_uni((i 2))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(clk_process(_arch 0 0 98(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 109(_prcs(_wait_for)(_trgt(5)))))
			(line__123(_arch 2 0 123(_prcs(_trgt(18)(19)(22)(23)(24))(_sens(0)(1)(16)(17)(20)(21)(22)(23))(_dssslsensitivity 2))))
			(stimulus_process(_arch 3 0 161(_prcs(_wait_for)(_trgt(1)(2)(4)(11)(13)(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
	)
	(_model . behavior 6 -1)
)
I 000049 55 5056          1738099559430 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738099559431 2025.01.28 15:25:59)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 010e56070255031650021958060702070006010604)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 55(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 70(_ent . capture_registers)
		(_port
			((clka)(read_clk))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(fifo_data_out))
			((reset)(reset))
			((clkb)(clock))
			((addrb)(addrb))
			((dinb)(dinb))
			((web)(web))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2)))(_event))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int dina 0 0 21(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 33(_array -1((_dto i 14 i 0)))))
		(_sig(_int addra 2 0 33(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int ena -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int web -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int wea -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int address1 2 0 37(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int address2 2 0 38(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int addrb 2 0 39(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int dinb 0 0 40(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data1 0 0 41(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data2 0 0 42(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_cnst(_int CLK_PERIOD -2 0 44(_arch((ns 4618891777831180698)))))
		(_cnst(_int RCLK_PERIOD -2 0 45(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 46(_arch((ns 4621819117588971520)))))
		(_type(_int state_machine 0 47(_enum1 write_reg1 write_reg2 (_to i 0 i 1))))
		(_sig(_int state 3 0 48(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~13 0 49(_scalar (_to i 0 i 31))))
		(_sig(_int write_cnt 4 0 49(_arch(_uni((i 0))))))
		(_sig(_int done_write -1 0 50(_arch(_uni((i 2))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(clk_process(_arch 0 0 98(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 109(_prcs(_wait_for)(_trgt(5)))))
			(line__123(_arch 2 0 123(_prcs(_trgt(17)(18)(21)(22)(23))(_sens(0)(1)(15)(16)(19)(20)(21)(22))(_dssslsensitivity 2))))
			(stimulus_process(_arch 3 0 161(_prcs(_wait_for)(_trgt(1)(2)(4)(10)(11)(12)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(33686018 33686018 33686018 131587)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 50463234 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(33686018 33686018 50463234 131587)
	)
	(_model . behavior 6 -1)
)
V 000049 55 5009          1738103147005 behavior
(_unit VHDL(tb_tx_caputer 0 6(behavior 0 15))
	(_version vf5)
	(_time 1738103147006 2025.01.28 16:25:47)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code fbf8f6ababaff9ecaafbe3a2fcfdf8fdfafcfbfcfe)
	(_ent
		(_time 1738018233185)
	)
	(_inst uut1 0 55(_ent . TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((Data_in)(data_in))
			((address1)(address1))
			((address2)(address2))
			((data1)(data1))
			((data2)(data2))
		)
	)
	(_inst uut2 0 70(_ent . capture_registers)
		(_port
			((clka)(read_clk))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(fifo_data_out))
			((reset)(reset))
			((clkb)(clock))
			((addrb)(addrb))
			((dinb)(dinb))
			((web)(web))
			((trig)(trig))
			((data_in)(data_in))
		)
	)
	(_object
		(_sig(_int clock -1 0 18(_arch(_uni((i 2)))(_event))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2)))(_event))))
		(_sig(_int trig -1 0 20(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int dina 0 0 21(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int STOP_CAP -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int read_clk -1 0 23(_arch(_uni((i 2))))))
		(_sig(_int empty -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int full -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int start_read -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int fifo_data_out 0 0 28(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 32(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in 1 0 32(_arch(_uni(_string \"0000000000000000000000000000000000000000000000000000000000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 33(_array -1((_dto i 14 i 0)))))
		(_sig(_int addra 2 0 33(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int ena -1 0 34(_arch(_uni((i 2))))))
		(_sig(_int web -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int wea -1 0 36(_arch(_uni((i 2))))))
		(_sig(_int address1 2 0 37(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int address2 2 0 38(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int addrb 2 0 39(_arch(_uni(_string \"000000000000000"\)))))
		(_sig(_int dinb 0 0 40(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data1 0 0 41(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int data2 0 0 42(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_cnst(_int CLK_PERIOD -2 0 44(_arch((ns 4618891777831180698)))))
		(_cnst(_int RCLK_PERIOD -2 0 45(_arch((ns 4621819117588971520)))))
		(_cnst(_int WCLK_PERIOD -2 0 46(_arch((ns 4621819117588971520)))))
		(_type(_int state_machine 0 47(_enum1 write_reg1 write_reg2 (_to i 0 i 1))))
		(_sig(_int state 3 0 48(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~13 0 49(_scalar (_to i 0 i 31))))
		(_sig(_int write_cnt 4 0 49(_arch(_uni((i 0))))))
		(_sig(_int done_write -1 0 50(_arch(_uni((i 2))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 4))))
		(_cnst(_int \RCLK_PERIOD/2\ -2 0 0(_int gms(_code 5))))
		(_prcs
			(clk_process(_arch 0 0 100(_prcs(_wait_for)(_trgt(0)))))
			(Rclk_process(_arch 1 0 111(_prcs(_wait_for)(_trgt(5)))))
			(line__125(_arch 2 0 125(_prcs(_trgt(17)(18)(21)(22)(23))(_sens(0)(1)(15)(16)(19)(20)(21)(22))(_dssslsensitivity 2))))
			(stimulus_process(_arch 3 0 163(_prcs(_wait_for)(_trgt(1)(2)(4)(10)(11)(12)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50528771 33751555 50528771 33751555 50528771 33751811 33751811 50529027)
		(50528771 33751811 33751811 50529027 50528771 33751555 50528771 33751555 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275 33751555 50529027 33751811 50528771 33751555 50528771 33751811)
		(50528771 33751555 50528771 33751811 33686275 33751555 50529027 33751811 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(33686018 33686018 33686018 131587)
		(50528771 33751811 33751811 50529027 50463491 33751811 33751555 50463491 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 50463234 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 50463491 33751555 50528771 33751811 33751811 50529027)
		(33686018 33686018 50463234 131587)
	)
	(_model . behavior 6 -1)
)
I 000049 55 4454          1738169091217 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 40))
	(_version vf5)
	(_time 1738169091218 2025.01.29 10:44:51)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code 09075b0e055f591c580e1a52580e000c5f0f0b0e0c)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 70(_ent (_in))))
				(_port(_int addra 9 0 71(_ent (_in))))
				(_port(_int dina 10 0 72(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int wea -1 0 74(_ent (_in))))
				(_port(_int douta 10 0 75(_ent (_out))))
				(_port(_int reset -1 0 76(_ent (_in))))
				(_port(_int clkb -1 0 77(_ent (_in))))
				(_port(_int trig -1 0 81(_ent (_in))))
				(_port(_int data_in 11 0 82(_ent (_in))))
			)
		)
	)
	(_inst cap_reg_ins 0 90(_comp capture_registers)
		(_port
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((dina)(S_AXI_WDATA))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((reset)(reset))
			((clkb)(clock))
			((trig)(trig))
			((data_in)(din))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 43(_arch(_uni))))
		(_sig(_int axi_awready -1 0 44(_arch(_uni))))
		(_sig(_int axi_wready -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 46(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 47(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 48(_arch(_uni))))
		(_sig(_int axi_arready -1 0 49(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 50(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 51(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 52(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 53(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 54(_arch(_uni))))
		(_sig(_int rden -1 0 56(_arch(_uni))))
		(_sig(_int wren -1 0 56(_arch(_uni))))
		(_sig(_int aw_en -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 58(_array -1((_dto i 14 i 0)))))
		(_sig(_int addra 7 0 58(_arch(_uni))))
		(_sig(_int ram_dout 5 0 59(_arch(_uni))))
		(_sig(_int reset -1 0 61(_arch(_uni))))
		(_sig(_int ena -1 0 62(_arch(_uni))))
		(_sig(_int wea -1 0 62(_arch(_uni))))
		(_sig(_int douta 5 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 8 0 64(_arch(_uni))))
		(_sig(_int ts_wea 8 0 64(_arch(_uni))))
		(_sig(_int ts_douta 5 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~132 0 71(_array -1((_dto i 14 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 82(_array -1((_dto i 63 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000049 55 6834          1738169513195 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 40))
	(_version vf5)
	(_time 1738169513196 2025.01.29 10:51:53)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code 69393b68653f397c3f6f6e667932316c3f6f6b6e6c6f6f)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 70(_ent (_in))))
				(_port(_int addra 9 0 71(_ent (_in))))
				(_port(_int dina 10 0 72(_ent (_in))))
				(_port(_int ena -1 0 73(_ent (_in))))
				(_port(_int wea -1 0 74(_ent (_in))))
				(_port(_int douta 10 0 75(_ent (_out))))
				(_port(_int reset -1 0 76(_ent (_in))))
				(_port(_int clkb -1 0 77(_ent (_in))))
				(_port(_int trig -1 0 81(_ent (_in))))
				(_port(_int data_in 11 0 82(_ent (_in))))
			)
		)
	)
	(_inst cap_reg_ins 0 100(_comp capture_registers)
		(_port
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((dina)(S_AXI_WDATA))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((reset)(reset))
			((clkb)(clock))
			((trig)(trig))
			((data_in)(din))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 43(_arch(_uni))))
		(_sig(_int axi_awready -1 0 44(_arch(_uni))))
		(_sig(_int axi_wready -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 46(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 47(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 48(_arch(_uni))))
		(_sig(_int axi_arready -1 0 49(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 50(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 51(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 52(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 53(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 54(_arch(_uni))))
		(_sig(_int rden -1 0 56(_arch(_uni))))
		(_sig(_int wren -1 0 56(_arch(_uni))))
		(_sig(_int aw_en -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 58(_array -1((_dto i 14 i 0)))))
		(_sig(_int addra 7 0 58(_arch(_uni))))
		(_sig(_int ram_dout 5 0 59(_arch(_uni))))
		(_sig(_int reset -1 0 61(_arch(_uni))))
		(_sig(_int ena -1 0 62(_arch(_uni))))
		(_sig(_int wea -1 0 62(_arch(_uni))))
		(_sig(_int douta 5 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 8 0 64(_arch(_uni))))
		(_sig(_int ts_wea 8 0 64(_arch(_uni))))
		(_sig(_int ts_douta 5 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~132 0 71(_array -1((_dto i 14 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 82(_array -1((_dto i 63 i 0)))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__90(_arch 1 0 90(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__91(_arch 2 0 91(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__92(_arch 3 0 92(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__93(_arch 4 0 93(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__94(_arch 5 0 94(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__95(_arch 6 0 95(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__96(_arch 7 0 96(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__97(_arch 8 0 97(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(41))(_sens(4)))))
			(line__119(_arch 9 0 119(_prcs(_trgt(25)(38))(_sens(3)(25)(28)(38)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__149(_arch 10 0 149(_prcs(_trgt(24))(_sens(3)(25)(38)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__168(_arch 11 0 168(_prcs(_trgt(26))(_sens(3)(26)(38)(4)(7)(11))(_dssslsensitivity 1))))
			(line__197(_arch 12 0 197(_assignment(_trgt(37))(_sens(25)(26)(7)(11)))))
			(line__205(_arch 13 0 205(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__229(_arch 14 0 229(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__262(_arch 15 0 262(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__285(_arch 16 0 285(_assignment(_trgt(36))(_sens(33)(34)(18)))))
			(line__292(_arch 17 0 292(_prcs(_trgt(31))(_sens(3)(36)(40)(4))(_dssslsensitivity 1))))
			(line__323(_arch 18 0 323(_assignment(_alias((addra)(axi_araddr(d_14_0))))(_trgt(39))(_sens(29(d_14_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 19 -1)
)
I 000043 55 6604          1738851693958 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738851693959 2025.02.06 08:21:33)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code f6f2f6a7f5a0a6e3f5f2e5ada7f1fff3a0f0f4f1f3)
	(_ent
		(_time 1738851693956)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 96(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 54(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 56(_array -1((_dto i 31 i 0)))))
		(_sig(_int clock -1 0 68(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 69(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~136 0 70(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 7 0 70(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 71(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 72(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 73(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 8 0 73(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 74(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 9 0 74(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 75(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 76(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 8 0 77(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 78(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 10 0 78(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 79(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 81(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 11 0 81(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 82(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 83(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 8 0 84(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 9 0 85(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 87(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 8 0 88(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 11 0 89(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 90(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 91(_arch(_uni((i 2))))))
		(_sig(_int cap_data1 8 0 92(_arch(_uni))))
		(_sig(_int cap_data2 8 0 92(_arch(_uni))))
		(_sig(_int reset -1 0 93(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(26))(_sens(4)))))
			(line__129(_arch 1 0 129(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 139(_prcs(_wait_for)(_trgt(3)))))
			(line__150(_arch 3 0 150(_assignment(_alias((trig)(_string \"1"\)))(_trgt(1)))))
			(aximaster_proc(_arch 4 0 151(_prcs(_wait_for)(_trgt(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 5 0 153(_arch(_proc)))
			(_int axipeek 6 0 176(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 7 -1)
)
I 000049 55 7277          1738851693983 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738851693984 2025.02.06 08:21:33)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code 151043131543450043131014054e4d1043131712101313)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 9 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 10 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 11 0 78(_ent (_in))))
				(_port(_int douta 11 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(din))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 7 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 8 0 65(_arch(_uni))))
		(_sig(_int ts_wea 8 0 65(_arch(_uni))))
		(_sig(_int ts_douta 5 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(41))(_sens(4)))))
			(line__114(_arch 1 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 2 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 3 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 4 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 5 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 6 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 7 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 8 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 9 0 128(_prcs(_trgt(25)(38))(_sens(3)(25)(28)(38)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 10 0 158(_prcs(_trgt(24))(_sens(3)(25)(38)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 11 0 177(_prcs(_trgt(26))(_sens(3)(26)(38)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 12 0 206(_assignment(_trgt(37))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 13 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 14 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 15 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 16 0 294(_assignment(_trgt(36))(_sens(33)(34)(18)))))
			(line__301(_arch 17 0 301(_prcs(_trgt(31))(_sens(3)(36)(40)(4))(_dssslsensitivity 1))))
			(line__332(_arch 18 0 332(_assignment(_trgt(39))(_sens(24(d_11_2))(29(d_11_2))(37)))))
			(line__339(_arch 19 0 339(_assignment(_trgt(42))(_sens(24(d_17_12))(29(d_17_12))(35)(37))(_mon))))
			(line__343(_arch 20 0 343(_assignment(_trgt(43))(_sens(24(d_17_12))(37))(_mon))))
			(line__355(_arch 21 0 355(_assignment(_trgt(40))(_sens(29(d_17_12))(44))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 22 -1)
)
I 000049 55 3244          1738851916803 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738851916804 2025.02.06 08:25:16)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 727c70727826706476706329237577757674777570)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 8 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 38(_array -1((_dto i 10 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_q 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 54(_array -1((_dto i 10 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(14))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(15)(16))(_sens(0)(1)(2)(10)(11)(14)(16))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 131586)
		(50529027 50529027 197379)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6481          1738851916815 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738851916816 2025.02.06 08:25:16)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 828dd28d85d4d29787d191d9d3858b87d484808587)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(line__128(_arch 3 0 128(_assignment(_alias((trig)(_string \"1"\)))(_trgt(1)))))
			(aximaster_proc(_arch 4 0 129(_prcs(_wait_for)(_trgt(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 5 0 131(_arch(_proc)))
			(_int axipeek 6 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 7 -1)
)
I 000049 55 7277          1738851916834 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738851916835 2025.02.06 08:25:16)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code 919ec19f95c7c184c797949081cac994c7979396949797)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 9 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 10 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 11 0 78(_ent (_in))))
				(_port(_int douta 11 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(din))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 7 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 8 0 65(_arch(_uni))))
		(_sig(_int ts_wea 8 0 65(_arch(_uni))))
		(_sig(_int ts_douta 5 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(41))(_sens(4)))))
			(line__114(_arch 1 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 2 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 3 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 4 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 5 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 6 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 7 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 8 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 9 0 128(_prcs(_trgt(25)(38))(_sens(3)(25)(28)(38)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 10 0 158(_prcs(_trgt(24))(_sens(3)(25)(38)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 11 0 177(_prcs(_trgt(26))(_sens(3)(26)(38)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 12 0 206(_assignment(_trgt(37))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 13 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 14 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 15 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 16 0 294(_assignment(_trgt(36))(_sens(33)(34)(18)))))
			(line__301(_arch 17 0 301(_prcs(_trgt(31))(_sens(3)(36)(40)(4))(_dssslsensitivity 1))))
			(line__332(_arch 18 0 332(_assignment(_trgt(39))(_sens(24(d_11_2))(29(d_11_2))(37)))))
			(line__339(_arch 19 0 339(_assignment(_trgt(42))(_sens(24(d_17_12))(29(d_17_12))(35)(37))(_mon))))
			(line__343(_arch 20 0 343(_assignment(_trgt(43))(_sens(24(d_17_12))(37))(_mon))))
			(line__355(_arch 21 0 355(_assignment(_trgt(40))(_sens(29(d_17_12))(44))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 22 -1)
)
I 000049 55 3244          1738852466653 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738852466654 2025.02.06 08:34:26)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 46171345481244504244571d174143414240434144)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 8 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 38(_array -1((_dto i 10 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_q 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 54(_array -1((_dto i 10 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(14))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(15)(16))(_sens(0)(10)(11)(14)(16)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 131586)
		(50529027 50529027 197379)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6481          1738852466663 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738852466664 2025.02.06 08:34:26)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 55055257550305405006460e04525c500353575250)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(line__128(_arch 3 0 128(_assignment(_alias((trig)(_string \"1"\)))(_trgt(1)))))
			(aximaster_proc(_arch 4 0 129(_prcs(_wait_for)(_trgt(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 5 0 131(_arch(_proc)))
			(_int axipeek 6 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 7 -1)
)
I 000049 55 7514          1738852466678 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738852466679 2025.02.06 08:34:26)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code 653562646533357033636064753e3d6033636762606363)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 10 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 11 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 12 0 78(_ent (_in))))
				(_port(_int douta 12 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 9 0 65(_arch(_uni))))
		(_sig(_int ts_wea 9 0 65(_arch(_uni))))
		(_sig(_int ts_douta 5 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(24(d_17_12))(29(d_17_12))(35)(38))(_mon))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(24(d_17_12))(38))(_mon))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(29(d_17_12))(45))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3244          1738852778163 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738852778164 2025.02.06 08:39:38)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 21747724287523372523307a702624262527242623)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 8 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 38(_array -1((_dto i 10 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_q 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 54(_array -1((_dto i 10 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(14))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(15)(16))(_sens(0)(1)(2)(10)(11)(14)(16))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 131586)
		(50529027 50529027 197379)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6481          1738852778186 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738852778187 2025.02.06 08:39:38)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 31653535356761243462226a603638346737333634)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(line__128(_arch 3 0 128(_assignment(_alias((trig)(_string \"1"\)))(_trgt(1)))))
			(aximaster_proc(_arch 4 0 129(_prcs(_wait_for)(_trgt(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 5 0 131(_arch(_proc)))
			(_int axipeek 6 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 7 -1)
)
I 000049 55 7514          1738852778206 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738852778207 2025.02.06 08:39:38)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code 500454525506004506565551400b085506565257555656)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 10 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 11 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 12 0 78(_ent (_in))))
				(_port(_int douta 12 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 9 0 65(_arch(_uni))))
		(_sig(_int ts_wea 9 0 65(_arch(_uni))))
		(_sig(_int ts_douta 5 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(24(d_17_12))(29(d_17_12))(35)(38))(_mon))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(24(d_17_12))(38))(_mon))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(29(d_17_12))(45))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3244          1738853838904 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738853838905 2025.02.06 08:57:18)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code a0f2f5f6a8f4a2b6a4a2b1fbf1a7a5a7a4a6a5a7a2)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 8 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 38(_array -1((_dto i 10 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_q 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 54(_array -1((_dto i 10 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(14))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(15)(16))(_sens(0)(10)(11)(14)(16)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 131586)
		(50529027 50529027 197379)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738853838914 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738853838915 2025.02.06 08:57:18)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code affca8f9fcf9ffbaaafabcf4fea8a6aaf9a9ada8aa)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7514          1738853838930 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738853838931 2025.02.06 08:57:18)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code bfecb8eaece9efaae9b9babeafe4e7bae9b9bdb8bab9b9)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 10 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 11 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 12 0 78(_ent (_in))))
				(_port(_int douta 12 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 9 0 65(_arch(_uni))))
		(_sig(_int ts_wea 9 0 65(_arch(_uni))))
		(_sig(_int ts_douta 5 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(24(d_17_12))(29(d_17_12))(35)(38))(_mon))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(24(d_17_12))(38))(_mon))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(29(d_17_12))(45))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3244          1738855768477 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738855768478 2025.02.06 09:29:28)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 0a085d0d535e081c0e081b515b0d0f0d0e0c0f0d08)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 8 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 38(_array -1((_dto i 10 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_q 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 54(_array -1((_dto i 10 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(14))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(15)(16))(_sens(0)(10)(11)(14)(16)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 131586)
		(50529027 50529027 197379)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738855768487 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738855768488 2025.02.06 09:29:28)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 0a090f0d5e5c5a1f0f5f19515b0d030f5c0c080d0f)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7514          1738855768503 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738855768504 2025.02.06 09:29:28)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code 191a1c1f154f490c4f1f1c180942411c4f1f1b1e1c1f1f)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 10 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 11 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 12 0 78(_ent (_in))))
				(_port(_int douta 12 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 9 0 65(_arch(_uni))))
		(_sig(_int ts_wea 9 0 65(_arch(_uni))))
		(_sig(_int ts_douta 5 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(24(d_17_12))(29(d_17_12))(35)(38))(_mon))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(24(d_17_12))(38))(_mon))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(29(d_17_12))(45))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3226          1738857145659 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738857145660 2025.02.06 09:52:25)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 9e9ccc90c3ca9c889a9c8fc5cf999b999a989b999c)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 8 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 38(_array -1((_dto i 10 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 54(_array -1((_dto i 10 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(13))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(14)(15))(_sens(0)(1)(2)(10)(11)(13)(15))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 131586)
		(50529027 50529027 197379)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738857145670 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738857145671 2025.02.06 09:52:25)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code adaeadfbfcfbfdb8a8f8bef6fcaaa4a8fbabafaaa8)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7514          1738857145685 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738857145686 2025.02.06 09:52:25)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code bdbebde8ecebeda8ebbbb8bcade6e5b8ebbbbfbab8bbbb)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 10 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 11 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 12 0 78(_ent (_in))))
				(_port(_int douta 12 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 9 0 65(_arch(_uni))))
		(_sig(_int ts_wea 9 0 65(_arch(_uni))))
		(_sig(_int ts_douta 5 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(4)(7)(11)(15)(25)(28)(39))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(4)(5)(7)(11)(25)(39))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(4)(7)(11)(26)(39))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(7)(11)(25)(26)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(4)(7)(11)(15)(25)(26)(28))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(4)(16)(18)(30)(34))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(4)(18)(23)(33)(34))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(18)(33)(34)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(4)(37)(41))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(24(d_17_12))(29(d_17_12))(35)(38))(_mon))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(24(d_17_12))(38))(_mon))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(29(d_17_12))(45))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3226          1738857395350 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738857395351 2025.02.06 09:56:35)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code f5f0a4a4f8a1f7e3f1f7e4aea4f2f0f2f1f3f0f2f7)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 8 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 38(_array -1((_dto i 10 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 54(_array -1((_dto i 10 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(13))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(14)(15))(_sens(0)(10)(11)(13)(15)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 131586)
		(50529027 50529027 197379)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738857395365 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738857395366 2025.02.06 09:56:35)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 05010502055355100050165e54020c005303070200)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686019 33686019 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686019 33686019 33686018 33686018 33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686019 33686019 33686018 33686018 33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686019 33686019 33686018 33686018 33686018 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7514          1738857395381 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738857395382 2025.02.06 09:56:35)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code 141014121542440142121115044f4c1142121613111212)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 10 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 11 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 12 0 78(_ent (_in))))
				(_port(_int douta 12 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 9 0 65(_arch(_uni))))
		(_sig(_int ts_wea 9 0 65(_arch(_uni))))
		(_sig(_int ts_douta 5 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(24(d_17_12))(29(d_17_12))(35)(38))(_mon))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(24(d_17_12))(38))(_mon))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(29(d_17_12))(45))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3226          1738860875047 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738860875048 2025.02.06 10:54:35)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 7d7e7e7d21297f6b797f6c262c7a787a797b787a7f)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 8 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 38(_array -1((_dto i 10 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 54(_array -1((_dto i 10 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(13))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(14)(15))(_sens(0)(1)(2)(10)(11)(13)(15))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 131586)
		(50529027 50529027 197379)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738860875057 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738860875058 2025.02.06 10:54:35)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 8c8edd83dadadc9989d99fd7dd8b8589da8a8e8b89)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686019 33686019 33686018 50529026 33686275 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686019 33686019 33686018 50529026 33686275 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686019 33686019 33686018 50529026 33686275 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686019 33686019 33686018 50529026 33686275 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7514          1738860875077 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738860875078 2025.02.06 10:54:35)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code 9c9ecd92cacacc89ca9a999d8cc7c499ca9a9e9b999a9a)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 10 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 11 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 12 0 78(_ent (_in))))
				(_port(_int douta 12 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 9 0 65(_arch(_uni))))
		(_sig(_int ts_wea 9 0 65(_arch(_uni))))
		(_sig(_int ts_douta 5 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(24(d_17_12))(29(d_17_12))(35)(38))(_mon))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(24(d_17_12))(38))(_mon))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(29(d_17_12))(45))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3226          1738864091188 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738864091189 2025.02.06 11:48:11)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 898bdc8688dd8b9f8d8b98d2d88e8c8e8d8f8c8e8b)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 8 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 38(_array -1((_dto i 10 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 54(_array -1((_dto i 10 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(13))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(14)(15))(_sens(0)(1)(2)(10)(11)(13)(15))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 131586)
		(50529027 50529027 197379)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738864091199 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738864091200 2025.02.06 11:48:11)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 999a9e9795cfc98c9ccc8ac2c89e909ccf9f9b9e9c)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686019 33686019 33686018 50529026 33686275 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686019 33686019 33686018 50529026 33686275 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686019 33686019 33686018 50529026 33686275 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686019 33686019 33686018 50529026 33686275 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7514          1738864091222 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738864091223 2025.02.06 11:48:11)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code a9aaaeffa5fff9bcffafaca8b9f2f1acffafabaeacafaf)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 10 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 11 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 12 0 78(_ent (_in))))
				(_port(_int douta 12 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int ts_ena 9 0 65(_arch(_uni))))
		(_sig(_int ts_wea 9 0 65(_arch(_uni))))
		(_sig(_int ts_douta 5 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(24(d_17_12))(29(d_17_12))(35)(38))(_mon))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(24(d_17_12))(38))(_mon))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(29(d_17_12))(45))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3226          1738865276299 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738865276300 2025.02.06 12:07:56)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code dfde8d8c818bddc9dbddce848ed8dad8dbd9dad8dd)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 8 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 38(_array -1((_dto i 10 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 54(_array -1((_dto i 10 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(13))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(14)(15))(_sens(0)(10)(11)(13)(15)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 131586)
		(50529027 50529027 197379)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738865276316 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738865276317 2025.02.06 12:07:56)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code eeeeeebcbeb8befbebbbfdb5bfe9e7ebb8e8ece9eb)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7300          1738865276332 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738865276333 2025.02.06 12:07:56)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code fefefeafaea8aeeba8f8fbffeea5a6fba8f8fcf9fbf8f8)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 9 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 10 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 11 0 78(_ent (_in))))
				(_port(_int douta 11 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(24(d_17_12))(29(d_17_12))(35)(38))(_mon))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(24(d_17_12))(38))(_mon))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(29(d_17_12))(45))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3226          1738865450533 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738865450534 2025.02.06 12:10:50)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 797f7579782d7b6f7d7b6822287e7c7e7d7f7c7e7b)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 8 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~13 0 38(_array -1((_dto i 10 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni(_string \"00000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~0}~134 0 54(_array -1((_dto i 10 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(13))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(14)(15))(_sens(0)(10)(11)(13)(15)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 131586)
		(50529027 50529027 197379)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738865450543 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738865450544 2025.02.06 12:10:50)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 898ed78685dfd99c8cdc9ad2d88e808cdf8f8b8e8c)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7300          1738865450559 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738865450560 2025.02.06 12:10:50)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code 989fc69695cec88dce9e9d9988c3c09dce9e9a9f9d9e9e)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 9 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 10 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 11 0 78(_ent (_in))))
				(_port(_int douta 11 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(24(d_17_12))(29(d_17_12))(35)(38))(_mon))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(24(d_17_12))(38))(_mon))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(29(d_17_12))(45))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3133          1738866036322 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738866036323 2025.02.06 12:20:36)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code beb9b2ebe3eabca8babcafe5efb9bbb9bab8bbb9bc)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 6 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni(_string \"0000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(13))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(14)(15))(_sens(0)(10)(11)(13)(15)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 514)
		(50529027 50529027 771)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738866036345 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738866036346 2025.02.06 12:20:36)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code cec8909a9e989edbcb9bdd959fc9c7cb98c8ccc9cb)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7111          1738866036363 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738866036364 2025.02.06 12:20:36)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code dddb838e8c8b8dc88bdbd8dccd8685d88bdbdfdad8dbdb)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 9 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 10 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 11 0 78(_ent (_in))))
				(_port(_int douta 11 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(35)(38)))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(38)))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(43)(45)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3133          1738866379228 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738866379229 2025.02.06 12:26:19)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 383b383c386c3a2e3c3a2963693f3d3f3c3e3d3f3a)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 6 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni(_string \"0000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(13))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(14)(15))(_sens(0)(1)(2)(10)(11)(13)(15))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 514)
		(50529027 50529027 771)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738866379238 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738866379239 2025.02.06 12:26:19)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 383a6a3c356e682d3d6d2b63693f313d6e3e3a3f3d)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7111          1738866379255 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738866379256 2025.02.06 12:26:19)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code 484a1a4b451e185d1e4e4d495813104d1e4e4a4f4d4e4e)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 9 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 10 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 11 0 78(_ent (_in))))
				(_port(_int douta 11 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(35)(38)))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(38)))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(43)(45)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3133          1738866901358 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738866901359 2025.02.06 12:35:01)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code c5c19391c891c7d3c1c7d49e94c2c0c2c1c3c0c2c7)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 6 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni(_string \"0000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(13))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(14)(15))(_sens(0)(10)(11)(13)(15)(1)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 514)
		(50529027 50529027 771)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738866901369 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738866901370 2025.02.06 12:35:01)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code d5d0d186d58385c0d080c68e84d2dcd083d3d7d2d0)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7111          1738866901393 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738866901394 2025.02.06 12:35:01)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code e4e1e0b6e5b2b4f1b2e2e1e5f4bfbce1b2e2e6e3e1e2e2)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 9 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 10 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 11 0 78(_ent (_in))))
				(_port(_int douta 11 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(35)(38)))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(38)))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(43)(45)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
I 000049 55 3133          1738867119950 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 35))
	(_version vf5)
	(_time 1738867119951 2025.02.06 12:38:39)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code a7a9a2f1a8f3a5b1a3a5b6fcf6a0a2a0a3a1a2a0a5)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 47(_ent (_in))))
				(_port(_int addra 6 0 48(_ent (_in))))
				(_port(_int dina 7 0 49(_ent (_in))))
				(_port(_int ena -1 0 50(_ent (_in))))
				(_port(_int wea -1 0 51(_ent (_in))))
				(_port(_int douta 7 0 52(_ent (_out))))
				(_port(_int clkb -1 0 53(_ent (_in))))
				(_port(_int addrb 6 0 54(_ent (_in))))
				(_port(_int dinb 7 0 55(_ent (_in))))
				(_port(_int web -1 0 56(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 113(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_sig(_int addr_reg 3 0 38(_arch(_uni(_string \"0000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 39(_arch(_uni))))
		(_sig(_int data_delayed 4 0 39(_arch(_uni))))
		(_sig(_int we_reg -1 0 40(_arch(_uni))))
		(_type(_int state_type 0 42(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 48(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_alias((data_delayed)(data(d_31_0))))(_trgt(13))(_sens(3(d_31_0))))))
			(fsm_proc(_arch 1 0 66(_prcs(_trgt(10)(11)(12)(14)(15))(_sens(0)(1)(2)(10)(11)(13)(15))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 514)
		(50529027 50529027 771)
	)
	(_model . behavior 2 -1)
)
I 000043 55 6399          1738867119960 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738867119961 2025.02.06 12:38:39)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code a7a8f0f1a5f1f7b2a2f2b4fcf6a0aea2f1a1a5a0a2)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
I 000049 55 7111          1738867119975 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738867119976 2025.02.06 12:38:39)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code b7b8e0e2b5e1e7a2e1b1b2b6a7ecefb2e1b1b5b0b2b1b1)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 9 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 10 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 11 0 78(_ent (_in))))
				(_port(_int douta 11 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(25)(28)(39)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(25)(39)(4)(5)(7)(11))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(26)(39)(4)(7)(11))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(25)(26)(7)(11)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(25)(26)(28)(4)(7)(11)(15))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(30)(34)(4)(16)(18))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(33)(34)(4)(18)(23))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(33)(34)(18)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(37)(41)(4))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(35)(38)))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(38)))))
			(line__355(_arch 22 0 355(_assignment(_trgt(41))(_sens(43)(45)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behavior 23 -1)
)
V 000049 55 3428          1738873682491 behavior
(_unit VHDL(tx_caputer 0 19(behavior 0 26))
	(_version vf5)
	(_time 1738873682492 2025.02.06 14:28:02)
	(_source(\../src/TX_CAPUTER.vhd\))
	(_parameters tan)
	(_code 8adf8a85d3de889c81889bd1db8d8f8d8e8c8f8d88)
	(_ent
		(_time 1738851693949)
	)
	(_comp
		(capture_registers
			(_object
				(_port(_int clka -1 0 41(_ent (_in))))
				(_port(_int addra 7 0 42(_ent (_in))))
				(_port(_int dina 8 0 43(_ent (_in))))
				(_port(_int ena -1 0 44(_ent (_in))))
				(_port(_int wea -1 0 45(_ent (_in))))
				(_port(_int douta 8 0 46(_ent (_out))))
				(_port(_int clkb -1 0 47(_ent (_in))))
				(_port(_int addrb 7 0 48(_ent (_in))))
				(_port(_int dinb 8 0 49(_ent (_in))))
				(_port(_int web -1 0 50(_ent (_in))))
			)
		)
	)
	(_inst spyram_inst 0 120(_comp capture_registers)
		(_port
			((clka)(clka))
			((addra)(addra))
			((dina)(dina))
			((ena)(ena))
			((wea)(wea))
			((douta)(douta))
			((clkb)(clock))
			((addrb)(addr_reg))
			((dinb)(data_reg))
			((web)(we_reg))
		)
		(_use(_ent . capture_registers)
		)
	)
	(_object
		(_port(_int clock -1 0 21(_ent(_in)(_event))))
		(_port(_int reset -1 0 22(_ent(_in))))
		(_port(_int trig -1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 24(_array -1((_dto i 63 i 0)))))
		(_port(_int data 0 0 24(_ent(_in))))
		(_port(_int clka -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 27(_array -1((_dto i 9 i 0)))))
		(_port(_int addra 1 0 27(_ent(_in))))
		(_port(_int ena -1 0 28(_ent(_in))))
		(_port(_int wea -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dina 2 0 30(_ent(_in))))
		(_port(_int douta 2 0 31(_ent(_out))))
		(_sig(_int reset_reg -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 29(_array -1((_dto i 9 i 0)))))
		(_sig(_int addr_reg 3 0 29(_arch(_uni(_string \"0000000000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 30(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_reg 4 0 30(_arch(_uni))))
		(_sig(_int data_delayed1 4 0 30(_arch(_uni))))
		(_sig(_int data_delayed2 4 0 30(_arch(_uni))))
		(_sig(_int we_reg -1 0 31(_arch(_uni))))
		(_type(_int state_type 0 33(_enum1 rst wait4trig store wait4done (_to i 0 i 3))))
		(_sig(_int state 5 0 34(_arch(_uni))))
		(_type(_int data_write 0 36(_enum1 write1 write2 (_to i 0 i 1))))
		(_sig(_int state_machine 6 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~132 0 42(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 43(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_alias((data_delayed1)(data(d_31_0))))(_trgt(13))(_sens(3(d_31_0))))))
			(line__57(_arch 1 0 57(_assignment(_alias((data_delayed2)(data(d_63_32))))(_trgt(14))(_sens(3(d_63_32))))))
			(fsm_proc(_arch 2 0 60(_prcs(_trgt(10)(11)(12)(15)(16)(17))(_sens(0)(1)(2)(10)(11)(13)(14)(16)(17))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 514)
		(50529027 50529027 771)
	)
	(_model . behavior 3 -1)
)
V 000043 55 6399          1738873682502 tb
(_unit VHDL(out_spy_buff_tb 0 10(tb 0 13))
	(_version vf5)
	(_time 1738873682503 2025.02.06 14:28:02)
	(_source(\../src/TX_CAPUTER_TB.vhd\))
	(_parameters tan)
	(_code 9acec894ceccca8f9fcf89c1cb9d939fcc9c989d9f)
	(_ent
		(_time 1738851693955)
	)
	(_comp
		(OUT_SPY_BUFF
			(_object
				(_port(_int clock -1 0 17(_ent (_in))))
				(_port(_int trig -1 0 18(_ent (_in))))
				(_port(_int din 0 0 19(_ent (_in))))
				(_port(_int S_AXI_ACLK -1 0 20(_ent (_in))))
				(_port(_int S_AXI_ARESETN -1 0 21(_ent (_in))))
				(_port(_int S_AXI_AWADDR 1 0 22(_ent (_in))))
				(_port(_int S_AXI_AWPROT 2 0 23(_ent (_in))))
				(_port(_int S_AXI_AWVALID -1 0 24(_ent (_in))))
				(_port(_int S_AXI_AWREADY -1 0 25(_ent (_out))))
				(_port(_int S_AXI_WDATA 1 0 26(_ent (_in))))
				(_port(_int S_AXI_WSTRB 3 0 27(_ent (_in))))
				(_port(_int S_AXI_WVALID -1 0 28(_ent (_in))))
				(_port(_int S_AXI_WREADY -1 0 29(_ent (_out))))
				(_port(_int S_AXI_BRESP 4 0 30(_ent (_out))))
				(_port(_int S_AXI_BVALID -1 0 31(_ent (_out))))
				(_port(_int S_AXI_BREADY -1 0 32(_ent (_in))))
				(_port(_int S_AXI_ARADDR 1 0 33(_ent (_in))))
				(_port(_int S_AXI_ARPROT 2 0 34(_ent (_in))))
				(_port(_int S_AXI_ARVALID -1 0 35(_ent (_in))))
				(_port(_int S_AXI_ARREADY -1 0 36(_ent (_out))))
				(_port(_int S_AXI_RDATA 1 0 37(_ent (_out))))
				(_port(_int S_AXI_RRESP 4 0 38(_ent (_out))))
				(_port(_int S_AXI_RVALID -1 0 39(_ent (_out))))
				(_port(_int S_AXI_RREADY -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst uut 0 74(_comp OUT_SPY_BUFF)
		(_port
			((clock)(clock))
			((trig)(trig))
			((din)(din))
			((S_AXI_ACLK)(S_AXI_ACLK))
			((S_AXI_ARESETN)(S_AXI_ARESETN))
			((S_AXI_AWADDR)(S_AXI_AWADDR))
			((S_AXI_AWPROT)(S_AXI_AWPROT))
			((S_AXI_AWVALID)(S_AXI_AWVALID))
			((S_AXI_AWREADY)(S_AXI_AWREADY))
			((S_AXI_WDATA)(S_AXI_WDATA))
			((S_AXI_WSTRB)(S_AXI_WSTRB))
			((S_AXI_WVALID)(S_AXI_WVALID))
			((S_AXI_WREADY)(S_AXI_WREADY))
			((S_AXI_BRESP)(S_AXI_BRESP))
			((S_AXI_BVALID)(S_AXI_BVALID))
			((S_AXI_BREADY)(S_AXI_BREADY))
			((S_AXI_ARADDR)(S_AXI_ARADDR))
			((S_AXI_ARPROT)(S_AXI_ARPROT))
			((S_AXI_ARVALID)(S_AXI_ARVALID))
			((S_AXI_ARREADY)(S_AXI_ARREADY))
			((S_AXI_RDATA)(S_AXI_RDATA))
			((S_AXI_RRESP)(S_AXI_RRESP))
			((S_AXI_RVALID)(S_AXI_RVALID))
			((S_AXI_RREADY)(S_AXI_RREADY))
		)
		(_use(_ent . OUT_SPY_BUFF)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 19(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 23(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int clock -1 0 46(_arch(_uni((i 2))))))
		(_sig(_int trig -1 0 47(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 48(_array -1((_dto i 63 i 0)))))
		(_sig(_int din 5 0 48(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ACLK -1 0 49(_arch(_uni((i 2)))(_event))))
		(_sig(_int S_AXI_ARESETN -1 0 50(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 51(_array -1((_dto i 31 i 0)))))
		(_sig(_int S_AXI_AWADDR 6 0 51(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 52(_array -1((_dto i 2 i 0)))))
		(_sig(_int S_AXI_AWPROT 7 0 52(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_AWVALID -1 0 53(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_AWREADY -1 0 54(_arch(_uni))))
		(_sig(_int S_AXI_WDATA 6 0 55(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int S_AXI_WSTRB 8 0 56(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_WVALID -1 0 57(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_WREADY -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 59(_array -1((_dto i 1 i 0)))))
		(_sig(_int S_AXI_BRESP 9 0 59(_arch(_uni))))
		(_sig(_int S_AXI_BVALID -1 0 60(_arch(_uni))))
		(_sig(_int S_AXI_BREADY -1 0 61(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARADDR 6 0 62(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARPROT 7 0 63(_arch(_uni((_others(i 2)))))))
		(_sig(_int S_AXI_ARVALID -1 0 64(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_ARREADY -1 0 65(_arch(_uni))))
		(_sig(_int S_AXI_RDATA 6 0 66(_arch(_uni))))
		(_sig(_int S_AXI_RRESP 9 0 67(_arch(_uni))))
		(_sig(_int S_AXI_RVALID -1 0 68(_arch(_uni))))
		(_sig(_int S_AXI_RREADY -1 0 69(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 71(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(24))(_sens(4)))))
			(line__107(_arch 1 0 107(_prcs(_wait_for)(_trgt(0)))))
			(S_AXI_ACLK_process(_arch 2 0 117(_prcs(_wait_for)(_trgt(3)))))
			(aximaster_proc(_arch 3 0 129(_prcs(_wait_for)(_trgt(1)(2)(4)(5)(7)(10)(11)(15)(16)(18)(23))(_mon)(_read(3)(8)(12)(14)(19)(22)))))
		)
		(_subprogram
			(_int axipoke 4 0 131(_arch(_proc)))
			(_int axipeek 5 0 154(_arch(_proc)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(unisim(VCOMPONENTS)))
	(_static
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 33686018 50463490 33686018)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686274)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463490 50528770 50463490 50528770)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686019)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751555 33686275 50463490)
		(33686018 33686018 33686018 50529026 33686275 33686018 33686018 33686275)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
		(50529027)
		(33686018)
	)
	(_model . tb 6 -1)
)
V 000049 55 7057          1738873682518 behavior
(_unit VHDL(out_spy_buff 0 5(behavior 0 42))
	(_version vf5)
	(_time 1738873682519 2025.02.06 14:28:02)
	(_source(\../src/OUT_SPY_BUFF.vhd\))
	(_parameters tan)
	(_code a9fdfbffa5fff9bcffafaca8b9f2f1acffafabaeacafaf)
	(_ent
		(_time 1738168938901)
	)
	(_comp
		(TX_CAPUTER
			(_object
				(_port(_int clock -1 0 70(_ent (_in))))
				(_port(_int reset -1 0 71(_ent (_in))))
				(_port(_int trig -1 0 72(_ent (_in))))
				(_port(_int data 9 0 73(_ent (_in))))
				(_port(_int clka -1 0 74(_ent (_in))))
				(_port(_int addra 10 0 75(_ent (_in))))
				(_port(_int ena -1 0 76(_ent (_in))))
				(_port(_int wea -1 0 77(_ent (_in))))
				(_port(_int dina 11 0 78(_ent (_in))))
				(_port(_int douta 11 0 79(_ent (_out))))
			)
		)
	)
	(_inst spybuffer_inst 0 93(_comp TX_CAPUTER)
		(_port
			((clock)(clock))
			((reset)(reset))
			((trig)(trig))
			((data)(data_in_hold))
			((clka)(S_AXI_ACLK))
			((addra)(addra))
			((ena)(ena))
			((wea)(wea))
			((dina)(S_AXI_WDATA))
			((douta)(douta))
		)
		(_use(_ent . TX_CAPUTER)
		)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_port(_int trig -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~12 0 11(_array -1((_dto i 63 i 0)))))
		(_port(_int din 0 0 11(_ent(_in))))
		(_port(_int S_AXI_ACLK -1 0 16(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 18(_array -1((_dto i 31 i 0)))))
		(_port(_int S_AXI_AWADDR 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int S_AXI_AWPROT 2 0 19(_ent(_in))))
		(_port(_int S_AXI_AWVALID -1 0 20(_ent(_in))))
		(_port(_int S_AXI_AWREADY -1 0 21(_ent(_out))))
		(_port(_int S_AXI_WDATA 1 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int S_AXI_WSTRB 3 0 23(_ent(_in))))
		(_port(_int S_AXI_WVALID -1 0 24(_ent(_in))))
		(_port(_int S_AXI_WREADY -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 26(_array -1((_dto i 1 i 0)))))
		(_port(_int S_AXI_BRESP 4 0 26(_ent(_out))))
		(_port(_int S_AXI_BVALID -1 0 27(_ent(_out))))
		(_port(_int S_AXI_BREADY -1 0 28(_ent(_in))))
		(_port(_int S_AXI_ARADDR 1 0 29(_ent(_in))))
		(_port(_int S_AXI_ARPROT 2 0 30(_ent(_in))))
		(_port(_int S_AXI_ARVALID -1 0 31(_ent(_in))))
		(_port(_int S_AXI_ARREADY -1 0 32(_ent(_out))))
		(_port(_int S_AXI_RDATA 1 0 33(_ent(_out))))
		(_port(_int S_AXI_RRESP 4 0 34(_ent(_out))))
		(_port(_int S_AXI_RVALID -1 0 35(_ent(_out))))
		(_port(_int S_AXI_RREADY -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int axi_awaddr 5 0 44(_arch(_uni))))
		(_sig(_int axi_awready -1 0 45(_arch(_uni))))
		(_sig(_int axi_wready -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_sig(_int axi_bresp 6 0 47(_arch(_uni))))
		(_sig(_int axi_bvalid -1 0 48(_arch(_uni))))
		(_sig(_int axi_araddr 5 0 49(_arch(_uni))))
		(_sig(_int axi_arready -1 0 50(_arch(_uni))))
		(_sig(_int axi_rdata 5 0 51(_arch(_uni))))
		(_sig(_int axi_rresp 6 0 52(_arch(_uni))))
		(_sig(_int axi_rvalid -1 0 53(_arch(_uni))))
		(_sig(_int axi_arready_reg -1 0 54(_arch(_uni))))
		(_sig(_int axi_arvalid -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 56(_array -1((_dto i 63 i 0)))))
		(_sig(_int data_in_hold 7 0 56(_arch(_uni))))
		(_sig(_int rden -1 0 57(_arch(_uni))))
		(_sig(_int wren -1 0 57(_arch(_uni))))
		(_sig(_int aw_en -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 59(_array -1((_dto i 9 i 0)))))
		(_sig(_int addra 8 0 59(_arch(_uni))))
		(_sig(_int ram_dout 5 0 60(_arch(_uni))))
		(_sig(_int reset -1 0 62(_arch(_uni))))
		(_sig(_int ena -1 0 63(_arch(_uni))))
		(_sig(_int wea -1 0 63(_arch(_uni))))
		(_sig(_int douta 5 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~132 0 73(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~134 0 75(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((reset)(S_AXI_ARESETN)))(_simpleassign "not")(_trgt(42))(_sens(4)))))
			(line__86(_arch 1 0 86(_assignment(_alias((data_in_hold)(din)))(_trgt(36))(_sens(2)))))
			(line__114(_arch 2 0 114(_assignment(_alias((S_AXI_AWREADY)(axi_awready)))(_simpleassign BUF)(_trgt(8))(_sens(25)))))
			(line__115(_arch 3 0 115(_assignment(_alias((S_AXI_WREADY)(axi_wready)))(_simpleassign BUF)(_trgt(12))(_sens(26)))))
			(line__116(_arch 4 0 116(_assignment(_alias((S_AXI_BRESP)(axi_bresp)))(_trgt(13))(_sens(27)))))
			(line__117(_arch 5 0 117(_assignment(_alias((S_AXI_BVALID)(axi_bvalid)))(_simpleassign BUF)(_trgt(14))(_sens(28)))))
			(line__118(_arch 6 0 118(_assignment(_alias((S_AXI_ARREADY)(axi_arready_reg)))(_simpleassign BUF)(_trgt(19))(_sens(34)))))
			(line__119(_arch 7 0 119(_assignment(_alias((S_AXI_RDATA)(axi_rdata)))(_trgt(20))(_sens(31)))))
			(line__120(_arch 8 0 120(_assignment(_alias((S_AXI_RRESP)(axi_rresp)))(_trgt(21))(_sens(32)))))
			(line__121(_arch 9 0 121(_assignment(_alias((S_AXI_RVALID)(axi_rvalid)))(_simpleassign BUF)(_trgt(22))(_sens(33)))))
			(line__128(_arch 10 0 128(_prcs(_trgt(25)(39))(_sens(3)(4)(7)(11)(15)(25)(28)(39))(_dssslsensitivity 1))))
			(line__158(_arch 11 0 158(_prcs(_trgt(24))(_sens(3)(4)(5)(7)(11)(25)(39))(_dssslsensitivity 1))))
			(line__177(_arch 12 0 177(_prcs(_trgt(26))(_sens(3)(4)(7)(11)(26)(39))(_dssslsensitivity 1))))
			(line__206(_arch 13 0 206(_assignment(_trgt(38))(_sens(7)(11)(25)(26)))))
			(line__214(_arch 14 0 214(_prcs(_trgt(27)(28))(_sens(3)(4)(7)(11)(15)(25)(26)(28))(_dssslsensitivity 1))))
			(line__238(_arch 15 0 238(_prcs(_trgt(29)(30)(34)(35))(_sens(3)(4)(16)(18)(30)(34))(_dssslsensitivity 1))))
			(line__271(_arch 16 0 271(_prcs(_trgt(32)(33))(_sens(3)(4)(18)(23)(33)(34))(_dssslsensitivity 1))))
			(line__294(_arch 17 0 294(_assignment(_trgt(37))(_sens(18)(33)(34)))))
			(line__301(_arch 18 0 301(_prcs(_trgt(31))(_sens(3)(4)(37)(41))(_dssslsensitivity 1))))
			(line__332(_arch 19 0 332(_assignment(_trgt(40))(_sens(24(d_11_2))(29(d_11_2))(38)))))
			(line__339(_arch 20 0 339(_assignment(_trgt(43))(_sens(35)(38)))))
			(line__343(_arch 21 0 343(_assignment(_trgt(44))(_sens(38)))))
			(line__355(_arch 22 0 355(_assignment(_alias((ram_dout)(douta)))(_trgt(41))(_sens(45)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavior 23 -1)
)
