{
  "design": {
    "design_info": {
      "boundary_crc": "0x30E2FE78AE2EE802",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../Gitaar_effect_delay.gen/sources_1/bd/Delay",
      "name": "Delay",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1"
    },
    "design_tree": {
      "fir_resizer_1": "",
      "fir_resizer_0": "",
      "c_addsub_0": "",
      "fir_compiler_1": "",
      "fir_compiler_0": "",
      "selfmade_delay_wrapp_0": "",
      "Audio_to_axis_0": ""
    },
    "ports": {
      "mix_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "audio_in": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "audio_out": {
        "direction": "O",
        "left": "23",
        "right": "0"
      },
      "delay_in_samples": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "ws_in": {
        "direction": "I"
      },
      "mclk_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "11289000"
          }
        }
      }
    },
    "components": {
      "fir_resizer_1": {
        "vlnv": "xilinx.com:module_ref:fir_resizer:1.0",
        "xci_name": "Delay_fir_resizer_0_1",
        "xci_path": "ip\\Delay_fir_resizer_0_1\\Delay_fir_resizer_0_1.xci",
        "inst_hier_path": "fir_resizer_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fir_resizer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input_audio": {
            "direction": "I",
            "left": "25",
            "right": "0"
          },
          "output_audio": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      },
      "fir_resizer_0": {
        "vlnv": "xilinx.com:module_ref:fir_resizer:1.0",
        "xci_name": "Delay_fir_resizer_0_0",
        "xci_path": "ip\\Delay_fir_resizer_0_0\\Delay_fir_resizer_0_0.xci",
        "inst_hier_path": "fir_resizer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fir_resizer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input_audio": {
            "direction": "I",
            "left": "25",
            "right": "0"
          },
          "output_audio": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      },
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "Delay_c_addsub_0_0",
        "xci_path": "ip\\Delay_c_addsub_0_0\\Delay_c_addsub_0_0.xci",
        "inst_hier_path": "c_addsub_0",
        "parameters": {
          "A_Type": {
            "value": "Unsigned"
          },
          "A_Width": {
            "value": "24"
          },
          "B_Constant": {
            "value": "false"
          },
          "B_Type": {
            "value": "Unsigned"
          },
          "B_Value": {
            "value": "000000000000000000000000"
          },
          "B_Width": {
            "value": "24"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "0"
          },
          "Out_Width": {
            "value": "24"
          }
        }
      },
      "fir_compiler_1": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "Delay_fir_compiler_1_0",
        "xci_path": "ip\\Delay_fir_compiler_1_0\\Delay_fir_compiler_1_0.xci",
        "inst_hier_path": "fir_compiler_1",
        "parameters": {
          "Clock_Frequency": {
            "value": "11.29"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../highpass.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "0"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "26"
          },
          "Quantization": {
            "value": "Integer_Coefficients"
          },
          "Sample_Frequency": {
            "value": "0.044"
          }
        }
      },
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "Delay_fir_compiler_0_1",
        "xci_path": "ip\\Delay_fir_compiler_0_1\\Delay_fir_compiler_0_1.xci",
        "inst_hier_path": "fir_compiler_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "11.29"
          },
          "CoefficientSource": {
            "value": "COE_File"
          },
          "Coefficient_File": {
            "value": "../../../../../lowpass.coe"
          },
          "Coefficient_Fractional_Bits": {
            "value": "0"
          },
          "Coefficient_Sets": {
            "value": "1"
          },
          "Coefficient_Sign": {
            "value": "Signed"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "Data_Width": {
            "value": "24"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "Output_Rounding_Mode": {
            "value": "Truncate_LSBs"
          },
          "Output_Width": {
            "value": "26"
          },
          "Quantization": {
            "value": "Integer_Coefficients"
          },
          "Sample_Frequency": {
            "value": "0.044"
          }
        }
      },
      "selfmade_delay_wrapp_0": {
        "vlnv": "xilinx.com:module_ref:selfmade_delay_wrapper:1.0",
        "xci_name": "Delay_selfmade_delay_wrapp_0_0",
        "xci_path": "ip\\Delay_selfmade_delay_wrapp_0_0\\Delay_selfmade_delay_wrapp_0_0.xci",
        "inst_hier_path": "selfmade_delay_wrapp_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "selfmade_delay_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "audio_in_0": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "clk_in_0": {
            "direction": "I"
          },
          "delay_0": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "delay_sample_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "ws_in_0": {
            "direction": "I"
          }
        }
      },
      "Audio_to_axis_0": {
        "vlnv": "xilinx.com:module_ref:Audio_to_axis:1.0",
        "xci_name": "Delay_Audio_to_axis_0_0",
        "xci_path": "ip\\Delay_Audio_to_axis_0_0\\Delay_Audio_to_axis_0_0.xci",
        "inst_hier_path": "Audio_to_axis_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Audio_to_axis",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis_data": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "11289000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Delay_mclk_in",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_data_tdata",
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_data_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_data_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "audio_in": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ws_in": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis_data",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "11289000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "Delay_mclk_in",
                "value_src": "default_prop"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "Audio_to_axis_0_m_axis_data": {
        "interface_ports": [
          "fir_compiler_0/S_AXIS_DATA",
          "Audio_to_axis_0/m_axis_data"
        ]
      }
    },
    "nets": {
      "audio_in_l_0_1": {
        "ports": [
          "audio_in",
          "Audio_to_axis_0/audio_in"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "selfmade_delay_wrapp_0/audio_in_0"
        ]
      },
      "clk_in_0_1": {
        "ports": [
          "mclk_in",
          "fir_compiler_1/aclk",
          "fir_compiler_0/aclk",
          "selfmade_delay_wrapp_0/clk_in_0",
          "Audio_to_axis_0/aclk"
        ]
      },
      "delay_sample_0_0_1": {
        "ports": [
          "delay_in_samples",
          "selfmade_delay_wrapp_0/delay_sample_0"
        ]
      },
      "fir_compiler_0_m_axis_data_tdata": {
        "ports": [
          "fir_compiler_0/m_axis_data_tdata",
          "fir_resizer_0/input_audio"
        ]
      },
      "fir_compiler_0_m_axis_data_tvalid": {
        "ports": [
          "fir_compiler_0/m_axis_data_tvalid",
          "fir_compiler_1/s_axis_data_tvalid"
        ]
      },
      "fir_compiler_1_m_axis_data_tdata": {
        "ports": [
          "fir_compiler_1/m_axis_data_tdata",
          "fir_resizer_1/input_audio"
        ]
      },
      "fir_resizer_0_output": {
        "ports": [
          "fir_resizer_0/output_audio",
          "fir_compiler_1/s_axis_data_tdata"
        ]
      },
      "fir_resizer_1_output": {
        "ports": [
          "fir_resizer_1/output_audio",
          "c_addsub_0/B"
        ]
      },
      "selfmade_delay_1_delay_0": {
        "ports": [
          "selfmade_delay_wrapp_0/delay_0",
          "audio_out"
        ]
      },
      "ws_in_0_1": {
        "ports": [
          "ws_in",
          "selfmade_delay_wrapp_0/ws_in_0",
          "Audio_to_axis_0/ws_in"
        ]
      }
    }
  }
}