
C:\Users\ellca\OneDrive\IFCE Stuff\Semestre 7\SEMB2\xForce\STM32-Acc\Debug\xForce.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08007338  08007338  00017338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007460  08007460  00017460  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007464  08007464  00017464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000774  20000000  08007468  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020774  2**0
                  CONTENTS
  7 .bss          00000130  20000774  20000774  00020774  2**2
                  ALLOC
  8 ._user_heap_stack 00005400  200008a4  200008a4  00020774  2**0
                  ALLOC
  9 .ARM.attributes 0000002a  00000000  00000000  00020774  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000c990  00000000  00000000  0002079e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000023c5  00000000  00000000  0002d12e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f30  00000000  00000000  0002f4f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000dd0  00000000  00000000  00030428  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005763  00000000  00000000  000311f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000462f  00000000  00000000  0003695b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0003af8a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004628  00000000  00000000  0003b008  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000774 	.word	0x20000774
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007320 	.word	0x08007320

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000778 	.word	0x20000778
 80001cc:	08007320 	.word	0x08007320

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f092 0f00 	teq	r2, #0
 800055a:	bf14      	ite	ne
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000570:	e720      	b.n	80003b4 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_ul2d>:
 8000574:	ea50 0201 	orrs.w	r2, r0, r1
 8000578:	bf08      	it	eq
 800057a:	4770      	bxeq	lr
 800057c:	b530      	push	{r4, r5, lr}
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	e00a      	b.n	800059a <__aeabi_l2d+0x16>

08000584 <__aeabi_l2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000592:	d502      	bpl.n	800059a <__aeabi_l2d+0x16>
 8000594:	4240      	negs	r0, r0
 8000596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800059a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a6:	f43f aedc 	beq.w	8000362 <__adddf3+0xe6>
 80005aa:	f04f 0203 	mov.w	r2, #3
 80005ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b2:	bf18      	it	ne
 80005b4:	3203      	addne	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005c2:	f1c2 0320 	rsb	r3, r2, #32
 80005c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ca:	fa20 f002 	lsr.w	r0, r0, r2
 80005ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80005d2:	ea40 000e 	orr.w	r0, r0, lr
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	4414      	add	r4, r2
 80005dc:	e6c1      	b.n	8000362 <__adddf3+0xe6>
 80005de:	bf00      	nop

080005e0 <__aeabi_dmul>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ee:	bf1d      	ittte	ne
 80005f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f4:	ea94 0f0c 	teqne	r4, ip
 80005f8:	ea95 0f0c 	teqne	r5, ip
 80005fc:	f000 f8de 	bleq	80007bc <__aeabi_dmul+0x1dc>
 8000600:	442c      	add	r4, r5
 8000602:	ea81 0603 	eor.w	r6, r1, r3
 8000606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800060a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000612:	bf18      	it	ne
 8000614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	d038      	beq.n	8000694 <__aeabi_dmul+0xb4>
 8000622:	fba0 ce02 	umull	ip, lr, r0, r2
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000632:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000636:	f04f 0600 	mov.w	r6, #0
 800063a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063e:	f09c 0f00 	teq	ip, #0
 8000642:	bf18      	it	ne
 8000644:	f04e 0e01 	orrne.w	lr, lr, #1
 8000648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800064c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000654:	d204      	bcs.n	8000660 <__aeabi_dmul+0x80>
 8000656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800065a:	416d      	adcs	r5, r5
 800065c:	eb46 0606 	adc.w	r6, r6, r6
 8000660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800066c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000678:	bf88      	it	hi
 800067a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067e:	d81e      	bhi.n	80006be <__aeabi_dmul+0xde>
 8000680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000684:	bf08      	it	eq
 8000686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800068a:	f150 0000 	adcs.w	r0, r0, #0
 800068e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000698:	ea46 0101 	orr.w	r1, r6, r1
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	ea81 0103 	eor.w	r1, r1, r3
 80006a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a8:	bfc2      	ittt	gt
 80006aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	popgt	{r4, r5, r6, pc}
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f04f 0e00 	mov.w	lr, #0
 80006bc:	3c01      	subs	r4, #1
 80006be:	f300 80ab 	bgt.w	8000818 <__aeabi_dmul+0x238>
 80006c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c6:	bfde      	ittt	le
 80006c8:	2000      	movle	r0, #0
 80006ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ce:	bd70      	pople	{r4, r5, r6, pc}
 80006d0:	f1c4 0400 	rsb	r4, r4, #0
 80006d4:	3c20      	subs	r4, #32
 80006d6:	da35      	bge.n	8000744 <__aeabi_dmul+0x164>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc1b      	bgt.n	8000714 <__aeabi_dmul+0x134>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f305 	lsl.w	r3, r0, r5
 80006e8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	fa21 f604 	lsr.w	r6, r1, r4
 8000704:	eb42 0106 	adc.w	r1, r2, r6
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 040c 	rsb	r4, r4, #12
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f304 	lsl.w	r3, r0, r4
 8000720:	fa20 f005 	lsr.w	r0, r0, r5
 8000724:	fa01 f204 	lsl.w	r2, r1, r4
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000734:	f141 0100 	adc.w	r1, r1, #0
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f205 	lsl.w	r2, r0, r5
 800074c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000750:	fa20 f304 	lsr.w	r3, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea43 0302 	orr.w	r3, r3, r2
 800075c:	fa21 f004 	lsr.w	r0, r1, r4
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	fa21 f204 	lsr.w	r2, r1, r4
 8000768:	ea20 0002 	bic.w	r0, r0, r2
 800076c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f094 0f00 	teq	r4, #0
 8000780:	d10f      	bne.n	80007a2 <__aeabi_dmul+0x1c2>
 8000782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000786:	0040      	lsls	r0, r0, #1
 8000788:	eb41 0101 	adc.w	r1, r1, r1
 800078c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3c01      	subeq	r4, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1a6>
 8000796:	ea41 0106 	orr.w	r1, r1, r6
 800079a:	f095 0f00 	teq	r5, #0
 800079e:	bf18      	it	ne
 80007a0:	4770      	bxne	lr
 80007a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a6:	0052      	lsls	r2, r2, #1
 80007a8:	eb43 0303 	adc.w	r3, r3, r3
 80007ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3d01      	subeq	r5, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1c6>
 80007b6:	ea43 0306 	orr.w	r3, r3, r6
 80007ba:	4770      	bx	lr
 80007bc:	ea94 0f0c 	teq	r4, ip
 80007c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c4:	bf18      	it	ne
 80007c6:	ea95 0f0c 	teqne	r5, ip
 80007ca:	d00c      	beq.n	80007e6 <__aeabi_dmul+0x206>
 80007cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d0:	bf18      	it	ne
 80007d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d6:	d1d1      	bne.n	800077c <__aeabi_dmul+0x19c>
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ea:	bf06      	itte	eq
 80007ec:	4610      	moveq	r0, r2
 80007ee:	4619      	moveq	r1, r3
 80007f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f4:	d019      	beq.n	800082a <__aeabi_dmul+0x24a>
 80007f6:	ea94 0f0c 	teq	r4, ip
 80007fa:	d102      	bne.n	8000802 <__aeabi_dmul+0x222>
 80007fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000800:	d113      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000802:	ea95 0f0c 	teq	r5, ip
 8000806:	d105      	bne.n	8000814 <__aeabi_dmul+0x234>
 8000808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800080c:	bf1c      	itt	ne
 800080e:	4610      	movne	r0, r2
 8000810:	4619      	movne	r1, r3
 8000812:	d10a      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <__aeabi_ddiv>:
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800083a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000842:	bf1d      	ittte	ne
 8000844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000848:	ea94 0f0c 	teqne	r4, ip
 800084c:	ea95 0f0c 	teqne	r5, ip
 8000850:	f000 f8a7 	bleq	80009a2 <__aeabi_ddiv+0x16e>
 8000854:	eba4 0405 	sub.w	r4, r4, r5
 8000858:	ea81 0e03 	eor.w	lr, r1, r3
 800085c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000860:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000864:	f000 8088 	beq.w	8000978 <__aeabi_ddiv+0x144>
 8000868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800086c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000878:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800087c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000884:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800088c:	429d      	cmp	r5, r3
 800088e:	bf08      	it	eq
 8000890:	4296      	cmpeq	r6, r2
 8000892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000896:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800089a:	d202      	bcs.n	80008a2 <__aeabi_ddiv+0x6e>
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	1ab6      	subs	r6, r6, r2
 80008a4:	eb65 0503 	sbc.w	r5, r5, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000910:	ea55 0e06 	orrs.w	lr, r5, r6
 8000914:	d018      	beq.n	8000948 <__aeabi_ddiv+0x114>
 8000916:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800091a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800092a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000932:	d1c0      	bne.n	80008b6 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	d10b      	bne.n	8000952 <__aeabi_ddiv+0x11e>
 800093a:	ea41 0100 	orr.w	r1, r1, r0
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000946:	e7b6      	b.n	80008b6 <__aeabi_ddiv+0x82>
 8000948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800094c:	bf04      	itt	eq
 800094e:	4301      	orreq	r1, r0
 8000950:	2000      	moveq	r0, #0
 8000952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000956:	bf88      	it	hi
 8000958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800095c:	f63f aeaf 	bhi.w	80006be <__aeabi_dmul+0xde>
 8000960:	ebb5 0c03 	subs.w	ip, r5, r3
 8000964:	bf04      	itt	eq
 8000966:	ebb6 0c02 	subseq.w	ip, r6, r2
 800096a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800097c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000984:	bfc2      	ittt	gt
 8000986:	ebd4 050c 	rsbsgt	r5, r4, ip
 800098a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098e:	bd70      	popgt	{r4, r5, r6, pc}
 8000990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000994:	f04f 0e00 	mov.w	lr, #0
 8000998:	3c01      	subs	r4, #1
 800099a:	e690      	b.n	80006be <__aeabi_dmul+0xde>
 800099c:	ea45 0e06 	orr.w	lr, r5, r6
 80009a0:	e68d      	b.n	80006be <__aeabi_dmul+0xde>
 80009a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a6:	ea94 0f0c 	teq	r4, ip
 80009aa:	bf08      	it	eq
 80009ac:	ea95 0f0c 	teqeq	r5, ip
 80009b0:	f43f af3b 	beq.w	800082a <__aeabi_dmul+0x24a>
 80009b4:	ea94 0f0c 	teq	r4, ip
 80009b8:	d10a      	bne.n	80009d0 <__aeabi_ddiv+0x19c>
 80009ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009be:	f47f af34 	bne.w	800082a <__aeabi_dmul+0x24a>
 80009c2:	ea95 0f0c 	teq	r5, ip
 80009c6:	f47f af25 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e72c      	b.n	800082a <__aeabi_dmul+0x24a>
 80009d0:	ea95 0f0c 	teq	r5, ip
 80009d4:	d106      	bne.n	80009e4 <__aeabi_ddiv+0x1b0>
 80009d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009da:	f43f aefd 	beq.w	80007d8 <__aeabi_dmul+0x1f8>
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	e722      	b.n	800082a <__aeabi_dmul+0x24a>
 80009e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ee:	f47f aec5 	bne.w	800077c <__aeabi_dmul+0x19c>
 80009f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f6:	f47f af0d 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fe:	f47f aeeb 	bne.w	80007d8 <__aeabi_dmul+0x1f8>
 8000a02:	e712      	b.n	800082a <__aeabi_dmul+0x24a>

08000a04 <__gedf2>:
 8000a04:	f04f 3cff 	mov.w	ip, #4294967295
 8000a08:	e006      	b.n	8000a18 <__cmpdf2+0x4>
 8000a0a:	bf00      	nop

08000a0c <__ledf2>:
 8000a0c:	f04f 0c01 	mov.w	ip, #1
 8000a10:	e002      	b.n	8000a18 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__cmpdf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a2e:	d01b      	beq.n	8000a68 <__cmpdf2+0x54>
 8000a30:	b001      	add	sp, #4
 8000a32:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a36:	bf0c      	ite	eq
 8000a38:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a3c:	ea91 0f03 	teqne	r1, r3
 8000a40:	bf02      	ittt	eq
 8000a42:	ea90 0f02 	teqeq	r0, r2
 8000a46:	2000      	moveq	r0, #0
 8000a48:	4770      	bxeq	lr
 8000a4a:	f110 0f00 	cmn.w	r0, #0
 8000a4e:	ea91 0f03 	teq	r1, r3
 8000a52:	bf58      	it	pl
 8000a54:	4299      	cmppl	r1, r3
 8000a56:	bf08      	it	eq
 8000a58:	4290      	cmpeq	r0, r2
 8000a5a:	bf2c      	ite	cs
 8000a5c:	17d8      	asrcs	r0, r3, #31
 8000a5e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a62:	f040 0001 	orr.w	r0, r0, #1
 8000a66:	4770      	bx	lr
 8000a68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a70:	d102      	bne.n	8000a78 <__cmpdf2+0x64>
 8000a72:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a76:	d107      	bne.n	8000a88 <__cmpdf2+0x74>
 8000a78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d1d6      	bne.n	8000a30 <__cmpdf2+0x1c>
 8000a82:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a86:	d0d3      	beq.n	8000a30 <__cmpdf2+0x1c>
 8000a88:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop

08000a90 <__aeabi_cdrcmple>:
 8000a90:	4684      	mov	ip, r0
 8000a92:	4610      	mov	r0, r2
 8000a94:	4662      	mov	r2, ip
 8000a96:	468c      	mov	ip, r1
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4663      	mov	r3, ip
 8000a9c:	e000      	b.n	8000aa0 <__aeabi_cdcmpeq>
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdcmpeq>:
 8000aa0:	b501      	push	{r0, lr}
 8000aa2:	f7ff ffb7 	bl	8000a14 <__cmpdf2>
 8000aa6:	2800      	cmp	r0, #0
 8000aa8:	bf48      	it	mi
 8000aaa:	f110 0f00 	cmnmi.w	r0, #0
 8000aae:	bd01      	pop	{r0, pc}

08000ab0 <__aeabi_dcmpeq>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff fff4 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000ab8:	bf0c      	ite	eq
 8000aba:	2001      	moveq	r0, #1
 8000abc:	2000      	movne	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmplt>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffea 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000acc:	bf34      	ite	cc
 8000ace:	2001      	movcc	r0, #1
 8000ad0:	2000      	movcs	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmple>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffe0 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000ae0:	bf94      	ite	ls
 8000ae2:	2001      	movls	r0, #1
 8000ae4:	2000      	movhi	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpge>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffce 	bl	8000a90 <__aeabi_cdrcmple>
 8000af4:	bf94      	ite	ls
 8000af6:	2001      	movls	r0, #1
 8000af8:	2000      	movhi	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmpgt>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffc4 	bl	8000a90 <__aeabi_cdrcmple>
 8000b08:	bf34      	ite	cc
 8000b0a:	2001      	movcc	r0, #1
 8000b0c:	2000      	movcs	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpun>:
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	d102      	bne.n	8000b24 <__aeabi_dcmpun+0x10>
 8000b1e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b22:	d10a      	bne.n	8000b3a <__aeabi_dcmpun+0x26>
 8000b24:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x20>
 8000b2e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_dcmpun+0x26>
 8000b34:	f04f 0000 	mov.w	r0, #0
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0001 	mov.w	r0, #1
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_frsub>:
 8000be0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000be4:	e002      	b.n	8000bec <__addsf3>
 8000be6:	bf00      	nop

08000be8 <__aeabi_fsub>:
 8000be8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bec <__addsf3>:
 8000bec:	0042      	lsls	r2, r0, #1
 8000bee:	bf1f      	itttt	ne
 8000bf0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bf4:	ea92 0f03 	teqne	r2, r3
 8000bf8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bfc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c00:	d06a      	beq.n	8000cd8 <__addsf3+0xec>
 8000c02:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c06:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c0a:	bfc1      	itttt	gt
 8000c0c:	18d2      	addgt	r2, r2, r3
 8000c0e:	4041      	eorgt	r1, r0
 8000c10:	4048      	eorgt	r0, r1
 8000c12:	4041      	eorgt	r1, r0
 8000c14:	bfb8      	it	lt
 8000c16:	425b      	neglt	r3, r3
 8000c18:	2b19      	cmp	r3, #25
 8000c1a:	bf88      	it	hi
 8000c1c:	4770      	bxhi	lr
 8000c1e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c22:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c26:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c2a:	bf18      	it	ne
 8000c2c:	4240      	negne	r0, r0
 8000c2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c32:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c36:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c3a:	bf18      	it	ne
 8000c3c:	4249      	negne	r1, r1
 8000c3e:	ea92 0f03 	teq	r2, r3
 8000c42:	d03f      	beq.n	8000cc4 <__addsf3+0xd8>
 8000c44:	f1a2 0201 	sub.w	r2, r2, #1
 8000c48:	fa41 fc03 	asr.w	ip, r1, r3
 8000c4c:	eb10 000c 	adds.w	r0, r0, ip
 8000c50:	f1c3 0320 	rsb	r3, r3, #32
 8000c54:	fa01 f103 	lsl.w	r1, r1, r3
 8000c58:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5c:	d502      	bpl.n	8000c64 <__addsf3+0x78>
 8000c5e:	4249      	negs	r1, r1
 8000c60:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c64:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c68:	d313      	bcc.n	8000c92 <__addsf3+0xa6>
 8000c6a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c6e:	d306      	bcc.n	8000c7e <__addsf3+0x92>
 8000c70:	0840      	lsrs	r0, r0, #1
 8000c72:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c76:	f102 0201 	add.w	r2, r2, #1
 8000c7a:	2afe      	cmp	r2, #254	; 0xfe
 8000c7c:	d251      	bcs.n	8000d22 <__addsf3+0x136>
 8000c7e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c82:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c86:	bf08      	it	eq
 8000c88:	f020 0001 	biceq.w	r0, r0, #1
 8000c8c:	ea40 0003 	orr.w	r0, r0, r3
 8000c90:	4770      	bx	lr
 8000c92:	0049      	lsls	r1, r1, #1
 8000c94:	eb40 0000 	adc.w	r0, r0, r0
 8000c98:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c9c:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca0:	d1ed      	bne.n	8000c7e <__addsf3+0x92>
 8000ca2:	fab0 fc80 	clz	ip, r0
 8000ca6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000caa:	ebb2 020c 	subs.w	r2, r2, ip
 8000cae:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cb2:	bfaa      	itet	ge
 8000cb4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cb8:	4252      	neglt	r2, r2
 8000cba:	4318      	orrge	r0, r3
 8000cbc:	bfbc      	itt	lt
 8000cbe:	40d0      	lsrlt	r0, r2
 8000cc0:	4318      	orrlt	r0, r3
 8000cc2:	4770      	bx	lr
 8000cc4:	f092 0f00 	teq	r2, #0
 8000cc8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ccc:	bf06      	itte	eq
 8000cce:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cd2:	3201      	addeq	r2, #1
 8000cd4:	3b01      	subne	r3, #1
 8000cd6:	e7b5      	b.n	8000c44 <__addsf3+0x58>
 8000cd8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cdc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ce0:	bf18      	it	ne
 8000ce2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce6:	d021      	beq.n	8000d2c <__addsf3+0x140>
 8000ce8:	ea92 0f03 	teq	r2, r3
 8000cec:	d004      	beq.n	8000cf8 <__addsf3+0x10c>
 8000cee:	f092 0f00 	teq	r2, #0
 8000cf2:	bf08      	it	eq
 8000cf4:	4608      	moveq	r0, r1
 8000cf6:	4770      	bx	lr
 8000cf8:	ea90 0f01 	teq	r0, r1
 8000cfc:	bf1c      	itt	ne
 8000cfe:	2000      	movne	r0, #0
 8000d00:	4770      	bxne	lr
 8000d02:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d06:	d104      	bne.n	8000d12 <__addsf3+0x126>
 8000d08:	0040      	lsls	r0, r0, #1
 8000d0a:	bf28      	it	cs
 8000d0c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d10:	4770      	bx	lr
 8000d12:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d16:	bf3c      	itt	cc
 8000d18:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d1c:	4770      	bxcc	lr
 8000d1e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d22:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d26:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d2a:	4770      	bx	lr
 8000d2c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d30:	bf16      	itet	ne
 8000d32:	4608      	movne	r0, r1
 8000d34:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d38:	4601      	movne	r1, r0
 8000d3a:	0242      	lsls	r2, r0, #9
 8000d3c:	bf06      	itte	eq
 8000d3e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d42:	ea90 0f01 	teqeq	r0, r1
 8000d46:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d4a:	4770      	bx	lr

08000d4c <__aeabi_ui2f>:
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	e004      	b.n	8000d5c <__aeabi_i2f+0x8>
 8000d52:	bf00      	nop

08000d54 <__aeabi_i2f>:
 8000d54:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d58:	bf48      	it	mi
 8000d5a:	4240      	negmi	r0, r0
 8000d5c:	ea5f 0c00 	movs.w	ip, r0
 8000d60:	bf08      	it	eq
 8000d62:	4770      	bxeq	lr
 8000d64:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d68:	4601      	mov	r1, r0
 8000d6a:	f04f 0000 	mov.w	r0, #0
 8000d6e:	e01c      	b.n	8000daa <__aeabi_l2f+0x2a>

08000d70 <__aeabi_ul2f>:
 8000d70:	ea50 0201 	orrs.w	r2, r0, r1
 8000d74:	bf08      	it	eq
 8000d76:	4770      	bxeq	lr
 8000d78:	f04f 0300 	mov.w	r3, #0
 8000d7c:	e00a      	b.n	8000d94 <__aeabi_l2f+0x14>
 8000d7e:	bf00      	nop

08000d80 <__aeabi_l2f>:
 8000d80:	ea50 0201 	orrs.w	r2, r0, r1
 8000d84:	bf08      	it	eq
 8000d86:	4770      	bxeq	lr
 8000d88:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d8c:	d502      	bpl.n	8000d94 <__aeabi_l2f+0x14>
 8000d8e:	4240      	negs	r0, r0
 8000d90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d94:	ea5f 0c01 	movs.w	ip, r1
 8000d98:	bf02      	ittt	eq
 8000d9a:	4684      	moveq	ip, r0
 8000d9c:	4601      	moveq	r1, r0
 8000d9e:	2000      	moveq	r0, #0
 8000da0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000da4:	bf08      	it	eq
 8000da6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000daa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dae:	fabc f28c 	clz	r2, ip
 8000db2:	3a08      	subs	r2, #8
 8000db4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000db8:	db10      	blt.n	8000ddc <__aeabi_l2f+0x5c>
 8000dba:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dbe:	4463      	add	r3, ip
 8000dc0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dc4:	f1c2 0220 	rsb	r2, r2, #32
 8000dc8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dcc:	fa20 f202 	lsr.w	r2, r0, r2
 8000dd0:	eb43 0002 	adc.w	r0, r3, r2
 8000dd4:	bf08      	it	eq
 8000dd6:	f020 0001 	biceq.w	r0, r0, #1
 8000dda:	4770      	bx	lr
 8000ddc:	f102 0220 	add.w	r2, r2, #32
 8000de0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000de4:	f1c2 0220 	rsb	r2, r2, #32
 8000de8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dec:	fa21 f202 	lsr.w	r2, r1, r2
 8000df0:	eb43 0002 	adc.w	r0, r3, r2
 8000df4:	bf08      	it	eq
 8000df6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dfa:	4770      	bx	lr

08000dfc <__aeabi_fmul>:
 8000dfc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e00:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e04:	bf1e      	ittt	ne
 8000e06:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e0a:	ea92 0f0c 	teqne	r2, ip
 8000e0e:	ea93 0f0c 	teqne	r3, ip
 8000e12:	d06f      	beq.n	8000ef4 <__aeabi_fmul+0xf8>
 8000e14:	441a      	add	r2, r3
 8000e16:	ea80 0c01 	eor.w	ip, r0, r1
 8000e1a:	0240      	lsls	r0, r0, #9
 8000e1c:	bf18      	it	ne
 8000e1e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e22:	d01e      	beq.n	8000e62 <__aeabi_fmul+0x66>
 8000e24:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e28:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e2c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e30:	fba0 3101 	umull	r3, r1, r0, r1
 8000e34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e38:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e3c:	bf3e      	ittt	cc
 8000e3e:	0049      	lslcc	r1, r1, #1
 8000e40:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e44:	005b      	lslcc	r3, r3, #1
 8000e46:	ea40 0001 	orr.w	r0, r0, r1
 8000e4a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e4e:	2afd      	cmp	r2, #253	; 0xfd
 8000e50:	d81d      	bhi.n	8000e8e <__aeabi_fmul+0x92>
 8000e52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e56:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e5a:	bf08      	it	eq
 8000e5c:	f020 0001 	biceq.w	r0, r0, #1
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e6a:	bf08      	it	eq
 8000e6c:	0249      	lsleq	r1, r1, #9
 8000e6e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e72:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e76:	3a7f      	subs	r2, #127	; 0x7f
 8000e78:	bfc2      	ittt	gt
 8000e7a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e7e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e82:	4770      	bxgt	lr
 8000e84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e88:	f04f 0300 	mov.w	r3, #0
 8000e8c:	3a01      	subs	r2, #1
 8000e8e:	dc5d      	bgt.n	8000f4c <__aeabi_fmul+0x150>
 8000e90:	f112 0f19 	cmn.w	r2, #25
 8000e94:	bfdc      	itt	le
 8000e96:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e9a:	4770      	bxle	lr
 8000e9c:	f1c2 0200 	rsb	r2, r2, #0
 8000ea0:	0041      	lsls	r1, r0, #1
 8000ea2:	fa21 f102 	lsr.w	r1, r1, r2
 8000ea6:	f1c2 0220 	rsb	r2, r2, #32
 8000eaa:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eae:	ea5f 0031 	movs.w	r0, r1, rrx
 8000eb2:	f140 0000 	adc.w	r0, r0, #0
 8000eb6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eba:	bf08      	it	eq
 8000ebc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ec0:	4770      	bx	lr
 8000ec2:	f092 0f00 	teq	r2, #0
 8000ec6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eca:	bf02      	ittt	eq
 8000ecc:	0040      	lsleq	r0, r0, #1
 8000ece:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed2:	3a01      	subeq	r2, #1
 8000ed4:	d0f9      	beq.n	8000eca <__aeabi_fmul+0xce>
 8000ed6:	ea40 000c 	orr.w	r0, r0, ip
 8000eda:	f093 0f00 	teq	r3, #0
 8000ede:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0049      	lsleq	r1, r1, #1
 8000ee6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eea:	3b01      	subeq	r3, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fmul+0xe6>
 8000eee:	ea41 010c 	orr.w	r1, r1, ip
 8000ef2:	e78f      	b.n	8000e14 <__aeabi_fmul+0x18>
 8000ef4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ef8:	ea92 0f0c 	teq	r2, ip
 8000efc:	bf18      	it	ne
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d00a      	beq.n	8000f1a <__aeabi_fmul+0x11e>
 8000f04:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f08:	bf18      	it	ne
 8000f0a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f0e:	d1d8      	bne.n	8000ec2 <__aeabi_fmul+0xc6>
 8000f10:	ea80 0001 	eor.w	r0, r0, r1
 8000f14:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f18:	4770      	bx	lr
 8000f1a:	f090 0f00 	teq	r0, #0
 8000f1e:	bf17      	itett	ne
 8000f20:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f24:	4608      	moveq	r0, r1
 8000f26:	f091 0f00 	teqne	r1, #0
 8000f2a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f2e:	d014      	beq.n	8000f5a <__aeabi_fmul+0x15e>
 8000f30:	ea92 0f0c 	teq	r2, ip
 8000f34:	d101      	bne.n	8000f3a <__aeabi_fmul+0x13e>
 8000f36:	0242      	lsls	r2, r0, #9
 8000f38:	d10f      	bne.n	8000f5a <__aeabi_fmul+0x15e>
 8000f3a:	ea93 0f0c 	teq	r3, ip
 8000f3e:	d103      	bne.n	8000f48 <__aeabi_fmul+0x14c>
 8000f40:	024b      	lsls	r3, r1, #9
 8000f42:	bf18      	it	ne
 8000f44:	4608      	movne	r0, r1
 8000f46:	d108      	bne.n	8000f5a <__aeabi_fmul+0x15e>
 8000f48:	ea80 0001 	eor.w	r0, r0, r1
 8000f4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f58:	4770      	bx	lr
 8000f5a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f5e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f62:	4770      	bx	lr

08000f64 <__aeabi_fdiv>:
 8000f64:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f6c:	bf1e      	ittt	ne
 8000f6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f72:	ea92 0f0c 	teqne	r2, ip
 8000f76:	ea93 0f0c 	teqne	r3, ip
 8000f7a:	d069      	beq.n	8001050 <__aeabi_fdiv+0xec>
 8000f7c:	eba2 0203 	sub.w	r2, r2, r3
 8000f80:	ea80 0c01 	eor.w	ip, r0, r1
 8000f84:	0249      	lsls	r1, r1, #9
 8000f86:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f8a:	d037      	beq.n	8000ffc <__aeabi_fdiv+0x98>
 8000f8c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f90:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f94:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f98:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f9c:	428b      	cmp	r3, r1
 8000f9e:	bf38      	it	cc
 8000fa0:	005b      	lslcc	r3, r3, #1
 8000fa2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fa6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000faa:	428b      	cmp	r3, r1
 8000fac:	bf24      	itt	cs
 8000fae:	1a5b      	subcs	r3, r3, r1
 8000fb0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fb4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fb8:	bf24      	itt	cs
 8000fba:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fbe:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fc2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fc6:	bf24      	itt	cs
 8000fc8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fcc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fd0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fd4:	bf24      	itt	cs
 8000fd6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fda:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fde:	011b      	lsls	r3, r3, #4
 8000fe0:	bf18      	it	ne
 8000fe2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fe6:	d1e0      	bne.n	8000faa <__aeabi_fdiv+0x46>
 8000fe8:	2afd      	cmp	r2, #253	; 0xfd
 8000fea:	f63f af50 	bhi.w	8000e8e <__aeabi_fmul+0x92>
 8000fee:	428b      	cmp	r3, r1
 8000ff0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ff4:	bf08      	it	eq
 8000ff6:	f020 0001 	biceq.w	r0, r0, #1
 8000ffa:	4770      	bx	lr
 8000ffc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001000:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001004:	327f      	adds	r2, #127	; 0x7f
 8001006:	bfc2      	ittt	gt
 8001008:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800100c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001010:	4770      	bxgt	lr
 8001012:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001016:	f04f 0300 	mov.w	r3, #0
 800101a:	3a01      	subs	r2, #1
 800101c:	e737      	b.n	8000e8e <__aeabi_fmul+0x92>
 800101e:	f092 0f00 	teq	r2, #0
 8001022:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001026:	bf02      	ittt	eq
 8001028:	0040      	lsleq	r0, r0, #1
 800102a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800102e:	3a01      	subeq	r2, #1
 8001030:	d0f9      	beq.n	8001026 <__aeabi_fdiv+0xc2>
 8001032:	ea40 000c 	orr.w	r0, r0, ip
 8001036:	f093 0f00 	teq	r3, #0
 800103a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800103e:	bf02      	ittt	eq
 8001040:	0049      	lsleq	r1, r1, #1
 8001042:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001046:	3b01      	subeq	r3, #1
 8001048:	d0f9      	beq.n	800103e <__aeabi_fdiv+0xda>
 800104a:	ea41 010c 	orr.w	r1, r1, ip
 800104e:	e795      	b.n	8000f7c <__aeabi_fdiv+0x18>
 8001050:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001054:	ea92 0f0c 	teq	r2, ip
 8001058:	d108      	bne.n	800106c <__aeabi_fdiv+0x108>
 800105a:	0242      	lsls	r2, r0, #9
 800105c:	f47f af7d 	bne.w	8000f5a <__aeabi_fmul+0x15e>
 8001060:	ea93 0f0c 	teq	r3, ip
 8001064:	f47f af70 	bne.w	8000f48 <__aeabi_fmul+0x14c>
 8001068:	4608      	mov	r0, r1
 800106a:	e776      	b.n	8000f5a <__aeabi_fmul+0x15e>
 800106c:	ea93 0f0c 	teq	r3, ip
 8001070:	d104      	bne.n	800107c <__aeabi_fdiv+0x118>
 8001072:	024b      	lsls	r3, r1, #9
 8001074:	f43f af4c 	beq.w	8000f10 <__aeabi_fmul+0x114>
 8001078:	4608      	mov	r0, r1
 800107a:	e76e      	b.n	8000f5a <__aeabi_fmul+0x15e>
 800107c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001080:	bf18      	it	ne
 8001082:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001086:	d1ca      	bne.n	800101e <__aeabi_fdiv+0xba>
 8001088:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800108c:	f47f af5c 	bne.w	8000f48 <__aeabi_fmul+0x14c>
 8001090:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001094:	f47f af3c 	bne.w	8000f10 <__aeabi_fmul+0x114>
 8001098:	e75f      	b.n	8000f5a <__aeabi_fmul+0x15e>
 800109a:	bf00      	nop

0800109c <__gesf2>:
 800109c:	f04f 3cff 	mov.w	ip, #4294967295
 80010a0:	e006      	b.n	80010b0 <__cmpsf2+0x4>
 80010a2:	bf00      	nop

080010a4 <__lesf2>:
 80010a4:	f04f 0c01 	mov.w	ip, #1
 80010a8:	e002      	b.n	80010b0 <__cmpsf2+0x4>
 80010aa:	bf00      	nop

080010ac <__cmpsf2>:
 80010ac:	f04f 0c01 	mov.w	ip, #1
 80010b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010b4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010b8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010bc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010c0:	bf18      	it	ne
 80010c2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010c6:	d011      	beq.n	80010ec <__cmpsf2+0x40>
 80010c8:	b001      	add	sp, #4
 80010ca:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010ce:	bf18      	it	ne
 80010d0:	ea90 0f01 	teqne	r0, r1
 80010d4:	bf58      	it	pl
 80010d6:	ebb2 0003 	subspl.w	r0, r2, r3
 80010da:	bf88      	it	hi
 80010dc:	17c8      	asrhi	r0, r1, #31
 80010de:	bf38      	it	cc
 80010e0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010e4:	bf18      	it	ne
 80010e6:	f040 0001 	orrne.w	r0, r0, #1
 80010ea:	4770      	bx	lr
 80010ec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010f0:	d102      	bne.n	80010f8 <__cmpsf2+0x4c>
 80010f2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010f6:	d105      	bne.n	8001104 <__cmpsf2+0x58>
 80010f8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010fc:	d1e4      	bne.n	80010c8 <__cmpsf2+0x1c>
 80010fe:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001102:	d0e1      	beq.n	80010c8 <__cmpsf2+0x1c>
 8001104:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop

0800110c <__aeabi_cfrcmple>:
 800110c:	4684      	mov	ip, r0
 800110e:	4608      	mov	r0, r1
 8001110:	4661      	mov	r1, ip
 8001112:	e7ff      	b.n	8001114 <__aeabi_cfcmpeq>

08001114 <__aeabi_cfcmpeq>:
 8001114:	b50f      	push	{r0, r1, r2, r3, lr}
 8001116:	f7ff ffc9 	bl	80010ac <__cmpsf2>
 800111a:	2800      	cmp	r0, #0
 800111c:	bf48      	it	mi
 800111e:	f110 0f00 	cmnmi.w	r0, #0
 8001122:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001124 <__aeabi_fcmpeq>:
 8001124:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001128:	f7ff fff4 	bl	8001114 <__aeabi_cfcmpeq>
 800112c:	bf0c      	ite	eq
 800112e:	2001      	moveq	r0, #1
 8001130:	2000      	movne	r0, #0
 8001132:	f85d fb08 	ldr.w	pc, [sp], #8
 8001136:	bf00      	nop

08001138 <__aeabi_fcmplt>:
 8001138:	f84d ed08 	str.w	lr, [sp, #-8]!
 800113c:	f7ff ffea 	bl	8001114 <__aeabi_cfcmpeq>
 8001140:	bf34      	ite	cc
 8001142:	2001      	movcc	r0, #1
 8001144:	2000      	movcs	r0, #0
 8001146:	f85d fb08 	ldr.w	pc, [sp], #8
 800114a:	bf00      	nop

0800114c <__aeabi_fcmple>:
 800114c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001150:	f7ff ffe0 	bl	8001114 <__aeabi_cfcmpeq>
 8001154:	bf94      	ite	ls
 8001156:	2001      	movls	r0, #1
 8001158:	2000      	movhi	r0, #0
 800115a:	f85d fb08 	ldr.w	pc, [sp], #8
 800115e:	bf00      	nop

08001160 <__aeabi_fcmpge>:
 8001160:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001164:	f7ff ffd2 	bl	800110c <__aeabi_cfrcmple>
 8001168:	bf94      	ite	ls
 800116a:	2001      	movls	r0, #1
 800116c:	2000      	movhi	r0, #0
 800116e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001172:	bf00      	nop

08001174 <__aeabi_fcmpgt>:
 8001174:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001178:	f7ff ffc8 	bl	800110c <__aeabi_cfrcmple>
 800117c:	bf34      	ite	cc
 800117e:	2001      	movcc	r0, #1
 8001180:	2000      	movcs	r0, #0
 8001182:	f85d fb08 	ldr.w	pc, [sp], #8
 8001186:	bf00      	nop

08001188 <__aeabi_f2iz>:
 8001188:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800118c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001190:	d30f      	bcc.n	80011b2 <__aeabi_f2iz+0x2a>
 8001192:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001196:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800119a:	d90d      	bls.n	80011b8 <__aeabi_f2iz+0x30>
 800119c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011a4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80011a8:	fa23 f002 	lsr.w	r0, r3, r2
 80011ac:	bf18      	it	ne
 80011ae:	4240      	negne	r0, r0
 80011b0:	4770      	bx	lr
 80011b2:	f04f 0000 	mov.w	r0, #0
 80011b6:	4770      	bx	lr
 80011b8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011bc:	d101      	bne.n	80011c2 <__aeabi_f2iz+0x3a>
 80011be:	0242      	lsls	r2, r0, #9
 80011c0:	d105      	bne.n	80011ce <__aeabi_f2iz+0x46>
 80011c2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80011c6:	bf08      	it	eq
 80011c8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80011cc:	4770      	bx	lr
 80011ce:	f04f 0000 	mov.w	r0, #0
 80011d2:	4770      	bx	lr

080011d4 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80011dc:	2300      	movs	r3, #0
 80011de:	73fb      	strb	r3, [r7, #15]
 80011e0:	2300      	movs	r3, #0
 80011e2:	73bb      	strb	r3, [r7, #14]
 80011e4:	230f      	movs	r3, #15
 80011e6:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	78db      	ldrb	r3, [r3, #3]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d038      	beq.n	8001262 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80011f0:	4b26      	ldr	r3, [pc, #152]	; (800128c <NVIC_Init+0xb8>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	43db      	mvns	r3, r3
 80011f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80011fa:	0a1b      	lsrs	r3, r3, #8
 80011fc:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80011fe:	7bfb      	ldrb	r3, [r7, #15]
 8001200:	f1c3 0304 	rsb	r3, r3, #4
 8001204:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8001206:	7b7a      	ldrb	r2, [r7, #13]
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	fa42 f303 	asr.w	r3, r2, r3
 800120e:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	785b      	ldrb	r3, [r3, #1]
 8001214:	461a      	mov	r2, r3
 8001216:	7bbb      	ldrb	r3, [r7, #14]
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	789a      	ldrb	r2, [r3, #2]
 8001222:	7b7b      	ldrb	r3, [r7, #13]
 8001224:	4013      	ands	r3, r2
 8001226:	b2da      	uxtb	r2, r3
 8001228:	7bfb      	ldrb	r3, [r7, #15]
 800122a:	4313      	orrs	r3, r2
 800122c:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 800122e:	7bfb      	ldrb	r3, [r7, #15]
 8001230:	011b      	lsls	r3, r3, #4
 8001232:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8001234:	4a16      	ldr	r2, [pc, #88]	; (8001290 <NVIC_Init+0xbc>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	4413      	add	r3, r2
 800123c:	7bfa      	ldrb	r2, [r7, #15]
 800123e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001242:	4a13      	ldr	r2, [pc, #76]	; (8001290 <NVIC_Init+0xbc>)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	095b      	lsrs	r3, r3, #5
 800124a:	b2db      	uxtb	r3, r3
 800124c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	f003 031f 	and.w	r3, r3, #31
 8001256:	2101      	movs	r1, #1
 8001258:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800125c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001260:	e00f      	b.n	8001282 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8001262:	490b      	ldr	r1, [pc, #44]	; (8001290 <NVIC_Init+0xbc>)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	095b      	lsrs	r3, r3, #5
 800126a:	b2db      	uxtb	r3, r3
 800126c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	f003 031f 	and.w	r3, r3, #31
 8001276:	2201      	movs	r2, #1
 8001278:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800127a:	f100 0320 	add.w	r3, r0, #32
 800127e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	bc80      	pop	{r7}
 800128a:	4770      	bx	lr
 800128c:	e000ed00 	.word	0xe000ed00
 8001290:	e000e100 	.word	0xe000e100

08001294 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 80012a4:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <DAC_SetChannel1Data+0x30>)
 80012a6:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 80012a8:	68fa      	ldr	r2, [r7, #12]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	3308      	adds	r3, #8
 80012b0:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	461a      	mov	r2, r3
 80012b6:	887b      	ldrh	r3, [r7, #2]
 80012b8:	6013      	str	r3, [r2, #0]
}
 80012ba:	bf00      	nop
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr
 80012c4:	40007400 	.word	0x40007400

080012c8 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80012dc:	68fa      	ldr	r2, [r7, #12]
 80012de:	4b24      	ldr	r3, [pc, #144]	; (8001370 <DMA_Init+0xa8>)
 80012e0:	4013      	ands	r3, r2
 80012e2:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	695b      	ldr	r3, [r3, #20]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80012f2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	699b      	ldr	r3, [r3, #24]
 80012f8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	69db      	ldr	r3, [r3, #28]
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 80012fe:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	6a1b      	ldr	r3, [r3, #32]
 8001304:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800130a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001310:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001316:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800131c:	4313      	orrs	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800131e:	68fa      	ldr	r2, [r7, #12]
 8001320:	4313      	orrs	r3, r2
 8001322:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	68fa      	ldr	r2, [r7, #12]
 8001328:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	695b      	ldr	r3, [r3, #20]
 800132e:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f023 0307 	bic.w	r3, r3, #7
 8001336:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001340:	4313      	orrs	r3, r2
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	4313      	orrs	r3, r2
 8001346:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	691a      	ldr	r2, [r3, #16]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685a      	ldr	r2, [r3, #4]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	689a      	ldr	r2, [r3, #8]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	60da      	str	r2, [r3, #12]
}
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	bc80      	pop	{r7}
 800136e:	4770      	bx	lr
 8001370:	f01c803f 	.word	0xf01c803f

08001374 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	460b      	mov	r3, r1
 800137e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001380:	78fb      	ldrb	r3, [r7, #3]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d006      	beq.n	8001394 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f043 0201 	orr.w	r2, r3, #1
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8001392:	e005      	b.n	80013a0 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f023 0201 	bic.w	r2, r3, #1
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	601a      	str	r2, [r3, #0]
  }
}
 80013a0:	bf00      	nop
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop

080013ac <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 80013b4:	2300      	movs	r3, #0
 80013b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 0301 	and.w	r3, r3, #1
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d002      	beq.n	80013ca <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 80013c4:	2301      	movs	r3, #1
 80013c6:	73fb      	strb	r3, [r7, #15]
 80013c8:	e001      	b.n	80013ce <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 80013ca:	2300      	movs	r3, #0
 80013cc:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 80013ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3714      	adds	r7, #20
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop

080013dc <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 80013dc:	b480      	push	{r7}
 80013de:	b087      	sub	sp, #28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80013e6:	2300      	movs	r3, #0
 80013e8:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a14      	ldr	r2, [pc, #80]	; (8001444 <DMA_GetFlagStatus+0x68>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d802      	bhi.n	80013fc <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80013f6:	4b14      	ldr	r3, [pc, #80]	; (8001448 <DMA_GetFlagStatus+0x6c>)
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	e001      	b.n	8001400 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 80013fc:	4b13      	ldr	r3, [pc, #76]	; (800144c <DMA_GetFlagStatus+0x70>)
 80013fe:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d003      	beq.n	8001412 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	e002      	b.n	8001418 <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800141e:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001422:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	4013      	ands	r3, r2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d002      	beq.n	8001434 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 800142e:	2301      	movs	r3, #1
 8001430:	75fb      	strb	r3, [r7, #23]
 8001432:	e001      	b.n	8001438 <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8001434:	2300      	movs	r3, #0
 8001436:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8001438:	7dfb      	ldrb	r3, [r7, #23]
}
 800143a:	4618      	mov	r0, r3
 800143c:	371c      	adds	r7, #28
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr
 8001444:	4002640f 	.word	0x4002640f
 8001448:	40026000 	.word	0x40026000
 800144c:	40026400 	.word	0x40026400

08001450 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8001450:	b480      	push	{r7}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4a10      	ldr	r2, [pc, #64]	; (80014a0 <DMA_ClearFlag+0x50>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d802      	bhi.n	8001468 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001462:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <DMA_ClearFlag+0x54>)
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	e001      	b.n	800146c <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001468:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <DMA_ClearFlag+0x58>)
 800146a:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d007      	beq.n	8001486 <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800147c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001480:	68fa      	ldr	r2, [r7, #12]
 8001482:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8001484:	e006      	b.n	8001494 <DMA_ClearFlag+0x44>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 800148c:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001490:	68fa      	ldr	r2, [r7, #12]
 8001492:	6093      	str	r3, [r2, #8]
  }    
}
 8001494:	bf00      	nop
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	bc80      	pop	{r7}
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	4002640f 	.word	0x4002640f
 80014a4:	40026000 	.word	0x40026000
 80014a8:	40026400 	.word	0x40026400

080014ac <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b087      	sub	sp, #28
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]
 80014ba:	2300      	movs	r3, #0
 80014bc:	613b      	str	r3, [r7, #16]
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80014c2:	2300      	movs	r3, #0
 80014c4:	617b      	str	r3, [r7, #20]
 80014c6:	e076      	b.n	80015b6 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80014c8:	2201      	movs	r2, #1
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	4013      	ands	r3, r2
 80014da:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80014dc:	68fa      	ldr	r2, [r7, #12]
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d165      	bne.n	80015b0 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	2103      	movs	r1, #3
 80014ee:	fa01 f303 	lsl.w	r3, r1, r3
 80014f2:	43db      	mvns	r3, r3
 80014f4:	401a      	ands	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	791b      	ldrb	r3, [r3, #4]
 8001502:	4619      	mov	r1, r3
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	fa01 f303 	lsl.w	r3, r1, r3
 800150c:	431a      	orrs	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	791b      	ldrb	r3, [r3, #4]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d003      	beq.n	8001522 <GPIO_Init+0x76>
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	791b      	ldrb	r3, [r3, #4]
 800151e:	2b02      	cmp	r3, #2
 8001520:	d12e      	bne.n	8001580 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	689a      	ldr	r2, [r3, #8]
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	005b      	lsls	r3, r3, #1
 800152a:	2103      	movs	r1, #3
 800152c:	fa01 f303 	lsl.w	r3, r1, r3
 8001530:	43db      	mvns	r3, r3
 8001532:	401a      	ands	r2, r3
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689a      	ldr	r2, [r3, #8]
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	795b      	ldrb	r3, [r3, #5]
 8001540:	4619      	mov	r1, r3
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	fa01 f303 	lsl.w	r3, r1, r3
 800154a:	431a      	orrs	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685a      	ldr	r2, [r3, #4]
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	b29b      	uxth	r3, r3
 8001558:	2101      	movs	r1, #1
 800155a:	fa01 f303 	lsl.w	r3, r1, r3
 800155e:	43db      	mvns	r3, r3
 8001560:	401a      	ands	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685a      	ldr	r2, [r3, #4]
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	799b      	ldrb	r3, [r3, #6]
 800156e:	4619      	mov	r1, r3
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	b29b      	uxth	r3, r3
 8001574:	fa01 f303 	lsl.w	r3, r1, r3
 8001578:	b29b      	uxth	r3, r3
 800157a:	431a      	orrs	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	68da      	ldr	r2, [r3, #12]
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	b29b      	uxth	r3, r3
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	2103      	movs	r1, #3
 800158c:	fa01 f303 	lsl.w	r3, r1, r3
 8001590:	43db      	mvns	r3, r3
 8001592:	401a      	ands	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	68da      	ldr	r2, [r3, #12]
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	79db      	ldrb	r3, [r3, #7]
 80015a0:	4619      	mov	r1, r3
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	fa01 f303 	lsl.w	r3, r1, r3
 80015aa:	431a      	orrs	r2, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	3301      	adds	r3, #1
 80015b4:	617b      	str	r3, [r7, #20]
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	2b0f      	cmp	r3, #15
 80015ba:	d985      	bls.n	80014c8 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80015bc:	bf00      	nop
 80015be:	371c      	adds	r7, #28
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop

080015c8 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b085      	sub	sp, #20
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	460b      	mov	r3, r1
 80015d2:	807b      	strh	r3, [r7, #2]
 80015d4:	4613      	mov	r3, r2
 80015d6:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80015d8:	2300      	movs	r3, #0
 80015da:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80015dc:	2300      	movs	r3, #0
 80015de:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80015e0:	787a      	ldrb	r2, [r7, #1]
 80015e2:	887b      	ldrh	r3, [r7, #2]
 80015e4:	f003 0307 	and.w	r3, r3, #7
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80015f0:	887b      	ldrh	r3, [r7, #2]
 80015f2:	08db      	lsrs	r3, r3, #3
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	4618      	mov	r0, r3
 80015f8:	887b      	ldrh	r3, [r7, #2]
 80015fa:	08db      	lsrs	r3, r3, #3
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	461a      	mov	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3208      	adds	r2, #8
 8001604:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001608:	887b      	ldrh	r3, [r7, #2]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	210f      	movs	r1, #15
 8001612:	fa01 f303 	lsl.w	r3, r1, r3
 8001616:	43db      	mvns	r3, r3
 8001618:	ea02 0103 	and.w	r1, r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f100 0208 	add.w	r2, r0, #8
 8001622:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001626:	887b      	ldrh	r3, [r7, #2]
 8001628:	08db      	lsrs	r3, r3, #3
 800162a:	b29b      	uxth	r3, r3
 800162c:	461a      	mov	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	3208      	adds	r2, #8
 8001632:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	4313      	orrs	r3, r2
 800163a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800163c:	887b      	ldrh	r3, [r7, #2]
 800163e:	08db      	lsrs	r3, r3, #3
 8001640:	b29b      	uxth	r3, r3
 8001642:	461a      	mov	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	3208      	adds	r2, #8
 8001648:	68b9      	ldr	r1, [r7, #8]
 800164a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800164e:	bf00      	nop
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr

08001658 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001658:	b480      	push	{r7}
 800165a:	b089      	sub	sp, #36	; 0x24
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001660:	2300      	movs	r3, #0
 8001662:	61bb      	str	r3, [r7, #24]
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	2300      	movs	r3, #0
 800166a:	61fb      	str	r3, [r7, #28]
 800166c:	2302      	movs	r3, #2
 800166e:	613b      	str	r3, [r7, #16]
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	2302      	movs	r3, #2
 8001676:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001678:	4b48      	ldr	r3, [pc, #288]	; (800179c <RCC_GetClocksFreq+0x144>)
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	f003 030c 	and.w	r3, r3, #12
 8001680:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	2b04      	cmp	r3, #4
 8001686:	d007      	beq.n	8001698 <RCC_GetClocksFreq+0x40>
 8001688:	2b08      	cmp	r3, #8
 800168a:	d009      	beq.n	80016a0 <RCC_GetClocksFreq+0x48>
 800168c:	2b00      	cmp	r3, #0
 800168e:	d13f      	bne.n	8001710 <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a43      	ldr	r2, [pc, #268]	; (80017a0 <RCC_GetClocksFreq+0x148>)
 8001694:	601a      	str	r2, [r3, #0]
      break;
 8001696:	e03f      	b.n	8001718 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	4a42      	ldr	r2, [pc, #264]	; (80017a4 <RCC_GetClocksFreq+0x14c>)
 800169c:	601a      	str	r2, [r3, #0]
      break;
 800169e:	e03b      	b.n	8001718 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80016a0:	4b3e      	ldr	r3, [pc, #248]	; (800179c <RCC_GetClocksFreq+0x144>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016a8:	0d9b      	lsrs	r3, r3, #22
 80016aa:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016ac:	4b3b      	ldr	r3, [pc, #236]	; (800179c <RCC_GetClocksFreq+0x144>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016b4:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d00d      	beq.n	80016d8 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80016bc:	4a39      	ldr	r2, [pc, #228]	; (80017a4 <RCC_GetClocksFreq+0x14c>)
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80016c4:	4b35      	ldr	r3, [pc, #212]	; (800179c <RCC_GetClocksFreq+0x144>)
 80016c6:	6859      	ldr	r1, [r3, #4]
 80016c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80016cc:	400b      	ands	r3, r1
 80016ce:	099b      	lsrs	r3, r3, #6
 80016d0:	fb03 f302 	mul.w	r3, r3, r2
 80016d4:	61fb      	str	r3, [r7, #28]
 80016d6:	e00c      	b.n	80016f2 <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80016d8:	4a31      	ldr	r2, [pc, #196]	; (80017a0 <RCC_GetClocksFreq+0x148>)
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80016e0:	4b2e      	ldr	r3, [pc, #184]	; (800179c <RCC_GetClocksFreq+0x144>)
 80016e2:	6859      	ldr	r1, [r3, #4]
 80016e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80016e8:	400b      	ands	r3, r1
 80016ea:	099b      	lsrs	r3, r3, #6
 80016ec:	fb03 f302 	mul.w	r3, r3, r2
 80016f0:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80016f2:	4b2a      	ldr	r3, [pc, #168]	; (800179c <RCC_GetClocksFreq+0x144>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016fa:	0c1b      	lsrs	r3, r3, #16
 80016fc:	3301      	adds	r3, #1
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8001702:	69fa      	ldr	r2, [r7, #28]
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	fbb2 f2f3 	udiv	r2, r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	601a      	str	r2, [r3, #0]
      break;
 800170e:	e003      	b.n	8001718 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4a23      	ldr	r2, [pc, #140]	; (80017a0 <RCC_GetClocksFreq+0x148>)
 8001714:	601a      	str	r2, [r3, #0]
      break;
 8001716:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001718:	4b20      	ldr	r3, [pc, #128]	; (800179c <RCC_GetClocksFreq+0x144>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001720:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	091b      	lsrs	r3, r3, #4
 8001726:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001728:	4a1f      	ldr	r2, [pc, #124]	; (80017a8 <RCC_GetClocksFreq+0x150>)
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	4413      	add	r3, r2
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	b2db      	uxtb	r3, r3
 8001732:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	40da      	lsrs	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001740:	4b16      	ldr	r3, [pc, #88]	; (800179c <RCC_GetClocksFreq+0x144>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001748:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	0a9b      	lsrs	r3, r3, #10
 800174e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001750:	4a15      	ldr	r2, [pc, #84]	; (80017a8 <RCC_GetClocksFreq+0x150>)
 8001752:	69bb      	ldr	r3, [r7, #24]
 8001754:	4413      	add	r3, r2
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	b2db      	uxtb	r3, r3
 800175a:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685a      	ldr	r2, [r3, #4]
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	40da      	lsrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001768:	4b0c      	ldr	r3, [pc, #48]	; (800179c <RCC_GetClocksFreq+0x144>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001770:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	0b5b      	lsrs	r3, r3, #13
 8001776:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001778:	4a0b      	ldr	r2, [pc, #44]	; (80017a8 <RCC_GetClocksFreq+0x150>)
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	4413      	add	r3, r2
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	685a      	ldr	r2, [r3, #4]
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	40da      	lsrs	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	60da      	str	r2, [r3, #12]
}
 8001790:	bf00      	nop
 8001792:	3724      	adds	r7, #36	; 0x24
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	40023800 	.word	0x40023800
 80017a0:	00f42400 	.word	0x00f42400
 80017a4:	007a1200 	.word	0x007a1200
 80017a8:	20000000 	.word	0x20000000

080017ac <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	460b      	mov	r3, r1
 80017b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80017b8:	78fb      	ldrb	r3, [r7, #3]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d006      	beq.n	80017cc <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80017be:	4909      	ldr	r1, [pc, #36]	; (80017e4 <RCC_AHB1PeriphClockCmd+0x38>)
 80017c0:	4b08      	ldr	r3, [pc, #32]	; (80017e4 <RCC_AHB1PeriphClockCmd+0x38>)
 80017c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4313      	orrs	r3, r2
 80017c8:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80017ca:	e006      	b.n	80017da <RCC_AHB1PeriphClockCmd+0x2e>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80017cc:	4905      	ldr	r1, [pc, #20]	; (80017e4 <RCC_AHB1PeriphClockCmd+0x38>)
 80017ce:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <RCC_AHB1PeriphClockCmd+0x38>)
 80017d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	43db      	mvns	r3, r3
 80017d6:	4013      	ands	r3, r2
 80017d8:	630b      	str	r3, [r1, #48]	; 0x30
  }
}
 80017da:	bf00      	nop
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	bc80      	pop	{r7}
 80017e2:	4770      	bx	lr
 80017e4:	40023800 	.word	0x40023800

080017e8 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	460b      	mov	r3, r1
 80017f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80017f4:	78fb      	ldrb	r3, [r7, #3]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d006      	beq.n	8001808 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80017fa:	4909      	ldr	r1, [pc, #36]	; (8001820 <RCC_APB1PeriphClockCmd+0x38>)
 80017fc:	4b08      	ldr	r3, [pc, #32]	; (8001820 <RCC_APB1PeriphClockCmd+0x38>)
 80017fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	4313      	orrs	r3, r2
 8001804:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001806:	e006      	b.n	8001816 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001808:	4905      	ldr	r1, [pc, #20]	; (8001820 <RCC_APB1PeriphClockCmd+0x38>)
 800180a:	4b05      	ldr	r3, [pc, #20]	; (8001820 <RCC_APB1PeriphClockCmd+0x38>)
 800180c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	43db      	mvns	r3, r3
 8001812:	4013      	ands	r3, r2
 8001814:	640b      	str	r3, [r1, #64]	; 0x40
  }
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	bc80      	pop	{r7}
 800181e:	4770      	bx	lr
 8001820:	40023800 	.word	0x40023800

08001824 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	460b      	mov	r3, r1
 800182e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001830:	78fb      	ldrb	r3, [r7, #3]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d006      	beq.n	8001844 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001836:	4909      	ldr	r1, [pc, #36]	; (800185c <RCC_APB2PeriphClockCmd+0x38>)
 8001838:	4b08      	ldr	r3, [pc, #32]	; (800185c <RCC_APB2PeriphClockCmd+0x38>)
 800183a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4313      	orrs	r3, r2
 8001840:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001842:	e006      	b.n	8001852 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001844:	4905      	ldr	r1, [pc, #20]	; (800185c <RCC_APB2PeriphClockCmd+0x38>)
 8001846:	4b05      	ldr	r3, [pc, #20]	; (800185c <RCC_APB2PeriphClockCmd+0x38>)
 8001848:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	43db      	mvns	r3, r3
 800184e:	4013      	ands	r3, r2
 8001850:	644b      	str	r3, [r1, #68]	; 0x44
  }
}
 8001852:	bf00      	nop
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr
 800185c:	40023800 	.word	0x40023800

08001860 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001860:	b480      	push	{r7}
 8001862:	b085      	sub	sp, #20
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8001874:	89fb      	ldrh	r3, [r7, #14]
 8001876:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800187a:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	881a      	ldrh	r2, [r3, #0]
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	885b      	ldrh	r3, [r3, #2]
 8001884:	4313      	orrs	r3, r2
 8001886:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800188c:	4313      	orrs	r3, r2
 800188e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8001894:	4313      	orrs	r3, r2
 8001896:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800189c:	4313      	orrs	r3, r2
 800189e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80018a4:	4313      	orrs	r3, r2
 80018a6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80018ac:	4313      	orrs	r3, r2
 80018ae:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80018b4:	4313      	orrs	r3, r2
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	89fb      	ldrh	r3, [r7, #14]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	89fa      	ldrh	r2, [r7, #14]
 80018c2:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	8b9b      	ldrh	r3, [r3, #28]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	8a1a      	ldrh	r2, [r3, #16]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	821a      	strh	r2, [r3, #16]
}
 80018dc:	bf00      	nop
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop

080018e8 <SPI_StructInit>:
  * @brief  Fills each SPI_InitStruct member with its default value.
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure which will be initialized.
  * @retval None
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	801a      	strh	r2, [r3, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2200      	movs	r2, #0
 80018fa:	805a      	strh	r2, [r3, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2200      	movs	r2, #0
 8001900:	809a      	strh	r2, [r3, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	80da      	strh	r2, [r3, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	811a      	strh	r2, [r3, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	815a      	strh	r2, [r3, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2200      	movs	r2, #0
 8001918:	819a      	strh	r2, [r3, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2200      	movs	r2, #0
 800191e:	81da      	strh	r2, [r3, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2207      	movs	r2, #7
 8001924:	821a      	strh	r2, [r3, #16]
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr

08001930 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	460b      	mov	r3, r1
 800193a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	887a      	ldrh	r2, [r7, #2]
 8001940:	819a      	strh	r2, [r3, #12]
}
 8001942:	bf00      	nop
 8001944:	370c      	adds	r7, #12
 8001946:	46bd      	mov	sp, r7
 8001948:	bc80      	pop	{r7}
 800194a:	4770      	bx	lr

0800194c <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	460b      	mov	r3, r1
 8001956:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001958:	2300      	movs	r3, #0
 800195a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	891b      	ldrh	r3, [r3, #8]
 8001960:	b29a      	uxth	r2, r3
 8001962:	887b      	ldrh	r3, [r7, #2]
 8001964:	4013      	ands	r3, r2
 8001966:	b29b      	uxth	r3, r3
 8001968:	2b00      	cmp	r3, #0
 800196a:	d002      	beq.n	8001972 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800196c:	2301      	movs	r3, #1
 800196e:	73fb      	strb	r3, [r7, #15]
 8001970:	e001      	b.n	8001976 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001972:	2300      	movs	r3, #0
 8001974:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001976:	7bfb      	ldrb	r3, [r7, #15]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3714      	adds	r7, #20
 800197c:	46bd      	mov	sp, r7
 800197e:	bc80      	pop	{r7}
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop

08001984 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
 800198c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800198e:	2300      	movs	r3, #0
 8001990:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	881b      	ldrh	r3, [r3, #0]
 8001996:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	4a28      	ldr	r2, [pc, #160]	; (8001a3c <TIM_TimeBaseInit+0xb8>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d013      	beq.n	80019c8 <TIM_TimeBaseInit+0x44>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	4a27      	ldr	r2, [pc, #156]	; (8001a40 <TIM_TimeBaseInit+0xbc>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d00f      	beq.n	80019c8 <TIM_TimeBaseInit+0x44>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019ae:	d00b      	beq.n	80019c8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4a24      	ldr	r2, [pc, #144]	; (8001a44 <TIM_TimeBaseInit+0xc0>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d007      	beq.n	80019c8 <TIM_TimeBaseInit+0x44>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	4a23      	ldr	r2, [pc, #140]	; (8001a48 <TIM_TimeBaseInit+0xc4>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d003      	beq.n	80019c8 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	4a22      	ldr	r2, [pc, #136]	; (8001a4c <TIM_TimeBaseInit+0xc8>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d108      	bne.n	80019da <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80019c8:	89fb      	ldrh	r3, [r7, #14]
 80019ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019ce:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	885a      	ldrh	r2, [r3, #2]
 80019d4:	89fb      	ldrh	r3, [r7, #14]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a1c      	ldr	r2, [pc, #112]	; (8001a50 <TIM_TimeBaseInit+0xcc>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d00c      	beq.n	80019fc <TIM_TimeBaseInit+0x78>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a1b      	ldr	r2, [pc, #108]	; (8001a54 <TIM_TimeBaseInit+0xd0>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d008      	beq.n	80019fc <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80019ea:	89fb      	ldrh	r3, [r7, #14]
 80019ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019f0:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	891a      	ldrh	r2, [r3, #8]
 80019f6:	89fb      	ldrh	r3, [r7, #14]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	89fa      	ldrh	r2, [r7, #14]
 8001a00:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685a      	ldr	r2, [r3, #4]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	881a      	ldrh	r2, [r3, #0]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a09      	ldr	r2, [pc, #36]	; (8001a3c <TIM_TimeBaseInit+0xb8>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d003      	beq.n	8001a22 <TIM_TimeBaseInit+0x9e>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4a08      	ldr	r2, [pc, #32]	; (8001a40 <TIM_TimeBaseInit+0xbc>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d104      	bne.n	8001a2c <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	7a9b      	ldrb	r3, [r3, #10]
 8001a26:	b29a      	uxth	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	829a      	strh	r2, [r3, #20]
}
 8001a32:	bf00      	nop
 8001a34:	3714      	adds	r7, #20
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc80      	pop	{r7}
 8001a3a:	4770      	bx	lr
 8001a3c:	40010000 	.word	0x40010000
 8001a40:	40010400 	.word	0x40010400
 8001a44:	40000400 	.word	0x40000400
 8001a48:	40000800 	.word	0x40000800
 8001a4c:	40000c00 	.word	0x40000c00
 8001a50:	40001000 	.word	0x40001000
 8001a54:	40001400 	.word	0x40001400

08001a58 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop

08001a74 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	683a      	ldr	r2, [r7, #0]
 8001a82:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop

08001a90 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	460b      	mov	r3, r1
 8001a9a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001a9c:	78fb      	ldrb	r3, [r7, #3]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d008      	beq.n	8001ab4 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	881b      	ldrh	r3, [r3, #0]
 8001aa6:	b29b      	uxth	r3, r3
 8001aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 8001ab2:	e007      	b.n	8001ac4 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	881b      	ldrh	r3, [r3, #0]
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	801a      	strh	r2, [r3, #0]
  }
}
 8001ac4:	bf00      	nop
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop

08001ad0 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	460b      	mov	r3, r1
 8001ada:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001adc:	78fb      	ldrb	r3, [r7, #3]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d008      	beq.n	8001af4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	881b      	ldrh	r3, [r3, #0]
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	b29a      	uxth	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001af2:	e007      	b.n	8001b04 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	881b      	ldrh	r3, [r3, #0]
 8001af8:	b29b      	uxth	r3, r3
 8001afa:	f023 0301 	bic.w	r3, r3, #1
 8001afe:	b29a      	uxth	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	801a      	strh	r2, [r3, #0]
  }
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop

08001b10 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
 8001b18:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	817b      	strh	r3, [r7, #10]
 8001b1e:	2300      	movs	r3, #0
 8001b20:	81fb      	strh	r3, [r7, #14]
 8001b22:	2300      	movs	r3, #0
 8001b24:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	8c1b      	ldrh	r3, [r3, #32]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	f023 0301 	bic.w	r3, r3, #1
 8001b30:	b29a      	uxth	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	8c1b      	ldrh	r3, [r3, #32]
 8001b3a:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	889b      	ldrh	r3, [r3, #4]
 8001b40:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	8b1b      	ldrh	r3, [r3, #24]
 8001b46:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 8001b48:	897b      	ldrh	r3, [r7, #10]
 8001b4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b4e:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8001b50:	897b      	ldrh	r3, [r7, #10]
 8001b52:	f023 0303 	bic.w	r3, r3, #3
 8001b56:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	881a      	ldrh	r2, [r3, #0]
 8001b5c:	897b      	ldrh	r3, [r7, #10]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8001b62:	89fb      	ldrh	r3, [r7, #14]
 8001b64:	f023 0302 	bic.w	r3, r3, #2
 8001b68:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	899a      	ldrh	r2, [r3, #12]
 8001b6e:	89fb      	ldrh	r3, [r7, #14]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	885a      	ldrh	r2, [r3, #2]
 8001b78:	89fb      	ldrh	r3, [r7, #14]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a1e      	ldr	r2, [pc, #120]	; (8001bfc <TIM_OC1Init+0xec>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d003      	beq.n	8001b8e <TIM_OC1Init+0x7e>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a1d      	ldr	r2, [pc, #116]	; (8001c00 <TIM_OC1Init+0xf0>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d123      	bne.n	8001bd6 <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8001b8e:	89fb      	ldrh	r3, [r7, #14]
 8001b90:	f023 0308 	bic.w	r3, r3, #8
 8001b94:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	89da      	ldrh	r2, [r3, #14]
 8001b9a:	89fb      	ldrh	r3, [r7, #14]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8001ba0:	89fb      	ldrh	r3, [r7, #14]
 8001ba2:	f023 0304 	bic.w	r3, r3, #4
 8001ba6:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	889a      	ldrh	r2, [r3, #4]
 8001bac:	89fb      	ldrh	r3, [r7, #14]
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8001bb2:	89bb      	ldrh	r3, [r7, #12]
 8001bb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bb8:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8001bba:	89bb      	ldrh	r3, [r7, #12]
 8001bbc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001bc0:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	8a1a      	ldrh	r2, [r3, #16]
 8001bc6:	89bb      	ldrh	r3, [r7, #12]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	8a5a      	ldrh	r2, [r3, #18]
 8001bd0:	89bb      	ldrh	r3, [r7, #12]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	89ba      	ldrh	r2, [r7, #12]
 8001bda:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	897a      	ldrh	r2, [r7, #10]
 8001be0:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	689a      	ldr	r2, [r3, #8]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	89fa      	ldrh	r2, [r7, #14]
 8001bee:	841a      	strh	r2, [r3, #32]
}
 8001bf0:	bf00      	nop
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	40010000 	.word	0x40010000
 8001c00:	40010400 	.word	0x40010400

08001c04 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	807b      	strh	r3, [r7, #2]
 8001c10:	4613      	mov	r3, r2
 8001c12:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_OFFSET;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	3318      	adds	r3, #24
 8001c24:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 8001c26:	887b      	ldrh	r3, [r7, #2]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	8c1b      	ldrh	r3, [r3, #32]
 8001c34:	b29a      	uxth	r2, r3
 8001c36:	897b      	ldrh	r3, [r7, #10]
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8001c44:	887b      	ldrh	r3, [r7, #2]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d002      	beq.n	8001c50 <TIM_SelectOCxM+0x4c>
 8001c4a:	887b      	ldrh	r3, [r7, #2]
 8001c4c:	2b08      	cmp	r3, #8
 8001c4e:	d114      	bne.n	8001c7a <TIM_SelectOCxM+0x76>
  {
    tmp += (TIM_Channel>>1);
 8001c50:	887b      	ldrh	r3, [r7, #2]
 8001c52:	085b      	lsrs	r3, r3, #1
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	461a      	mov	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	6819      	ldr	r1, [r3, #0]
 8001c64:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8001c68:	400b      	ands	r3, r1
 8001c6a:	6013      	str	r3, [r2, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	6811      	ldr	r1, [r2, #0]
 8001c72:	883a      	ldrh	r2, [r7, #0]
 8001c74:	430a      	orrs	r2, r1
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	e017      	b.n	8001caa <TIM_SelectOCxM+0xa6>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 8001c7a:	887b      	ldrh	r3, [r7, #2]
 8001c7c:	3b04      	subs	r3, #4
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	085b      	lsrs	r3, r3, #1
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	461a      	mov	r2, r3
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4413      	add	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	6819      	ldr	r1, [r3, #0]
 8001c92:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8001c96:	400b      	ands	r3, r1
 8001c98:	6013      	str	r3, [r2, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	8839      	ldrh	r1, [r7, #0]
 8001ca2:	0209      	lsls	r1, r1, #8
 8001ca4:	b289      	uxth	r1, r1
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	601a      	str	r2, [r3, #0]
  }
}
 8001caa:	bf00      	nop
 8001cac:	3714      	adds	r7, #20
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr

08001cb4 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	683a      	ldr	r2, [r7, #0]
 8001cc2:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bc80      	pop	{r7}
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop

08001cd0 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	460b      	mov	r3, r1
 8001cda:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	8b1b      	ldrh	r3, [r3, #24]
 8001ce4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8001ce6:	89fb      	ldrh	r3, [r7, #14]
 8001ce8:	f023 0308 	bic.w	r3, r3, #8
 8001cec:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001cee:	89fa      	ldrh	r2, [r7, #14]
 8001cf0:	887b      	ldrh	r3, [r7, #2]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	89fa      	ldrh	r2, [r7, #14]
 8001cfa:	831a      	strh	r2, [r3, #24]
}
 8001cfc:	bf00      	nop
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bc80      	pop	{r7}
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop

08001d08 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	460b      	mov	r3, r1
 8001d12:	807b      	strh	r3, [r7, #2]
 8001d14:	4613      	mov	r3, r2
 8001d16:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 8001d1c:	887b      	ldrh	r3, [r7, #2]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	8c1b      	ldrh	r3, [r3, #32]
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	89fb      	ldrh	r3, [r7, #14]
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	4013      	ands	r3, r2
 8001d34:	b29a      	uxth	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	8c1b      	ldrh	r3, [r3, #32]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	b21a      	sxth	r2, r3
 8001d42:	8839      	ldrh	r1, [r7, #0]
 8001d44:	887b      	ldrh	r3, [r7, #2]
 8001d46:	fa01 f303 	lsl.w	r3, r1, r3
 8001d4a:	b21b      	sxth	r3, r3
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	b21b      	sxth	r3, r3
 8001d50:	b29a      	uxth	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	841a      	strh	r2, [r3, #32]
}
 8001d56:	bf00      	nop
 8001d58:	3714      	adds	r7, #20
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr

08001d60 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	460b      	mov	r3, r1
 8001d6a:	807b      	strh	r3, [r7, #2]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001d70:	787b      	ldrb	r3, [r7, #1]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d008      	beq.n	8001d88 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	899b      	ldrh	r3, [r3, #12]
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	887b      	ldrh	r3, [r7, #2]
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8001d86:	e009      	b.n	8001d9c <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	899b      	ldrh	r3, [r3, #12]
 8001d8c:	b29a      	uxth	r2, r3
 8001d8e:	887b      	ldrh	r3, [r7, #2]
 8001d90:	43db      	mvns	r3, r3
 8001d92:	b29b      	uxth	r3, r3
 8001d94:	4013      	ands	r3, r2
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	819a      	strh	r2, [r3, #12]
  }
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop

08001da8 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	460b      	mov	r3, r1
 8001db2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001db4:	887b      	ldrh	r3, [r7, #2]
 8001db6:	43db      	mvns	r3, r3
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	821a      	strh	r2, [r3, #16]
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr

08001dc8 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b08a      	sub	sp, #40	; 0x28
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001dde:	2300      	movs	r3, #0
 8001de0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	8a1b      	ldrh	r3, [r3, #16]
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	88db      	ldrh	r3, [r3, #6]
 8001df6:	461a      	mov	r2, r3
 8001df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e00:	b29a      	uxth	r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	899b      	ldrh	r3, [r3, #12]
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e10:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001e14:	f023 030c 	bic.w	r3, r3, #12
 8001e18:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	889a      	ldrh	r2, [r3, #4]
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	891b      	ldrh	r3, [r3, #8]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	461a      	mov	r2, r3
 8001e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e32:	4313      	orrs	r3, r2
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	8a9b      	ldrh	r3, [r3, #20]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8001e46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	899b      	ldrh	r3, [r3, #12]
 8001e52:	461a      	mov	r2, r3
 8001e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e56:	4313      	orrs	r3, r2
 8001e58:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001e62:	f107 0308 	add.w	r3, r7, #8
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff fbf6 	bl	8001658 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a30      	ldr	r2, [pc, #192]	; (8001f30 <USART_Init+0x168>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d003      	beq.n	8001e7c <USART_Init+0xb4>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a2f      	ldr	r2, [pc, #188]	; (8001f34 <USART_Init+0x16c>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d102      	bne.n	8001e82 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	623b      	str	r3, [r7, #32]
 8001e80:	e001      	b.n	8001e86 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	899b      	ldrh	r3, [r3, #12]
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	b21b      	sxth	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	da0c      	bge.n	8001eac <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001e92:	6a3a      	ldr	r2, [r7, #32]
 8001e94:	4613      	mov	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	009a      	lsls	r2, r3, #2
 8001e9c:	441a      	add	r2, r3
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea8:	61fb      	str	r3, [r7, #28]
 8001eaa:	e00b      	b.n	8001ec4 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001eac:	6a3a      	ldr	r2, [r7, #32]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	4413      	add	r3, r2
 8001eb4:	009a      	lsls	r2, r3, #2
 8001eb6:	441a      	add	r2, r3
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec2:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	4a1c      	ldr	r2, [pc, #112]	; (8001f38 <USART_Init+0x170>)
 8001ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ecc:	095b      	lsrs	r3, r3, #5
 8001ece:	011b      	lsls	r3, r3, #4
 8001ed0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed4:	091b      	lsrs	r3, r3, #4
 8001ed6:	2264      	movs	r2, #100	; 0x64
 8001ed8:	fb02 f303 	mul.w	r3, r2, r3
 8001edc:	69fa      	ldr	r2, [r7, #28]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	899b      	ldrh	r3, [r3, #12]
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	b21b      	sxth	r3, r3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	da0c      	bge.n	8001f08 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	00db      	lsls	r3, r3, #3
 8001ef2:	3332      	adds	r3, #50	; 0x32
 8001ef4:	4a10      	ldr	r2, [pc, #64]	; (8001f38 <USART_Init+0x170>)
 8001ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8001efa:	095b      	lsrs	r3, r3, #5
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f02:	4313      	orrs	r3, r2
 8001f04:	627b      	str	r3, [r7, #36]	; 0x24
 8001f06:	e00b      	b.n	8001f20 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	011b      	lsls	r3, r3, #4
 8001f0c:	3332      	adds	r3, #50	; 0x32
 8001f0e:	4a0a      	ldr	r2, [pc, #40]	; (8001f38 <USART_Init+0x170>)
 8001f10:	fba2 2303 	umull	r2, r3, r2, r3
 8001f14:	095b      	lsrs	r3, r3, #5
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	811a      	strh	r2, [r3, #8]
}
 8001f28:	bf00      	nop
 8001f2a:	3728      	adds	r7, #40	; 0x28
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40011000 	.word	0x40011000
 8001f34:	40011400 	.word	0x40011400
 8001f38:	51eb851f 	.word	0x51eb851f

08001f3c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b083      	sub	sp, #12
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001f48:	78fb      	ldrb	r3, [r7, #3]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d008      	beq.n	8001f60 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	899b      	ldrh	r3, [r3, #12]
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8001f5e:	e007      	b.n	8001f70 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	899b      	ldrh	r3, [r3, #12]
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	819a      	strh	r2, [r3, #12]
  }
}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc80      	pop	{r7}
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop

08001f7c <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	460b      	mov	r3, r1
 8001f86:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001f88:	887b      	ldrh	r3, [r7, #2]
 8001f8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	809a      	strh	r2, [r3, #4]
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bc80      	pop	{r7}
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop

08001fa0 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b087      	sub	sp, #28
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	807b      	strh	r3, [r7, #2]
 8001fac:	4613      	mov	r3, r2
 8001fae:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001fc4:	887b      	ldrh	r3, [r7, #2]
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	095b      	lsrs	r3, r3, #5
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001fce:	887b      	ldrh	r3, [r7, #2]
 8001fd0:	f003 031f 	and.w	r3, r3, #31
 8001fd4:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d103      	bne.n	8001fee <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	330c      	adds	r3, #12
 8001fea:	617b      	str	r3, [r7, #20]
 8001fec:	e009      	b.n	8002002 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d103      	bne.n	8001ffc <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	3310      	adds	r3, #16
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	e002      	b.n	8002002 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	3314      	adds	r3, #20
 8002000:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8002002:	787b      	ldrb	r3, [r7, #1]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d006      	beq.n	8002016 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	697a      	ldr	r2, [r7, #20]
 800200c:	6811      	ldr	r1, [r2, #0]
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	430a      	orrs	r2, r1
 8002012:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8002014:	e006      	b.n	8002024 <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	697a      	ldr	r2, [r7, #20]
 800201a:	6811      	ldr	r1, [r2, #0]
 800201c:	68ba      	ldr	r2, [r7, #8]
 800201e:	43d2      	mvns	r2, r2
 8002020:	400a      	ands	r2, r1
 8002022:	601a      	str	r2, [r3, #0]
  }
}
 8002024:	bf00      	nop
 8002026:	371c      	adds	r7, #28
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop

08002030 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8002030:	b480      	push	{r7}
 8002032:	b087      	sub	sp, #28
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	460b      	mov	r3, r1
 800203a:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 800203c:	2300      	movs	r3, #0
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	2300      	movs	r3, #0
 8002046:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8002048:	2300      	movs	r3, #0
 800204a:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800204c:	887b      	ldrh	r3, [r7, #2]
 800204e:	b2db      	uxtb	r3, r3
 8002050:	095b      	lsrs	r3, r3, #5
 8002052:	b2db      	uxtb	r3, r3
 8002054:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8002056:	887b      	ldrh	r3, [r7, #2]
 8002058:	f003 031f 	and.w	r3, r3, #31
 800205c:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800205e:	2201      	movs	r2, #1
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d107      	bne.n	800207e <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	899b      	ldrh	r3, [r3, #12]
 8002072:	b29b      	uxth	r3, r3
 8002074:	461a      	mov	r2, r3
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	4013      	ands	r3, r2
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	e011      	b.n	80020a2 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	2b02      	cmp	r3, #2
 8002082:	d107      	bne.n	8002094 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	8a1b      	ldrh	r3, [r3, #16]
 8002088:	b29b      	uxth	r3, r3
 800208a:	461a      	mov	r2, r3
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	4013      	ands	r3, r2
 8002090:	617b      	str	r3, [r7, #20]
 8002092:	e006      	b.n	80020a2 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	8a9b      	ldrh	r3, [r3, #20]
 8002098:	b29b      	uxth	r3, r3
 800209a:	461a      	mov	r2, r3
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	4013      	ands	r3, r2
 80020a0:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 80020a2:	887b      	ldrh	r3, [r7, #2]
 80020a4:	0a1b      	lsrs	r3, r3, #8
 80020a6:	b29b      	uxth	r3, r3
 80020a8:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 80020aa:	2201      	movs	r2, #1
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	461a      	mov	r2, r3
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	4013      	ands	r3, r2
 80020c0:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d005      	beq.n	80020d4 <USART_GetITStatus+0xa4>
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d002      	beq.n	80020d4 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 80020ce:	2301      	movs	r3, #1
 80020d0:	74fb      	strb	r3, [r7, #19]
 80020d2:	e001      	b.n	80020d8 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80020d4:	2300      	movs	r3, #0
 80020d6:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80020d8:	7cfb      	ldrb	r3, [r7, #19]
}
 80020da:	4618      	mov	r0, r3
 80020dc:	371c      	adds	r7, #28
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr

080020e4 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 80020e8:	4b37      	ldr	r3, [pc, #220]	; (80021c8 <Audio_MAL_IRQHandler+0xe4>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4b37      	ldr	r3, [pc, #220]	; (80021cc <Audio_MAL_IRQHandler+0xe8>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4619      	mov	r1, r3
 80020f2:	4610      	mov	r0, r2
 80020f4:	f7ff f972 	bl	80013dc <DMA_GetFlagStatus>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d062      	beq.n	80021c4 <Audio_MAL_IRQHandler+0xe0>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80020fe:	4b34      	ldr	r3, [pc, #208]	; (80021d0 <Audio_MAL_IRQHandler+0xec>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d04a      	beq.n	800219c <Audio_MAL_IRQHandler+0xb8>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8002106:	bf00      	nop
 8002108:	4b2f      	ldr	r3, [pc, #188]	; (80021c8 <Audio_MAL_IRQHandler+0xe4>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff f94d 	bl	80013ac <DMA_GetCmdStatus>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d1f7      	bne.n	8002108 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8002118:	4b2b      	ldr	r3, [pc, #172]	; (80021c8 <Audio_MAL_IRQHandler+0xe4>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	4b2b      	ldr	r3, [pc, #172]	; (80021cc <Audio_MAL_IRQHandler+0xe8>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4619      	mov	r1, r3
 8002122:	4610      	mov	r0, r2
 8002124:	f7ff f994 	bl	8001450 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8002128:	4b2a      	ldr	r3, [pc, #168]	; (80021d4 <Audio_MAL_IRQHandler+0xf0>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	461a      	mov	r2, r3
 800212e:	4b2a      	ldr	r3, [pc, #168]	; (80021d8 <Audio_MAL_IRQHandler+0xf4>)
 8002130:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8002132:	4b27      	ldr	r3, [pc, #156]	; (80021d0 <Audio_MAL_IRQHandler+0xec>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800213a:	4293      	cmp	r3, r2
 800213c:	bf28      	it	cs
 800213e:	4613      	movcs	r3, r2
 8002140:	4a25      	ldr	r2, [pc, #148]	; (80021d8 <Audio_MAL_IRQHandler+0xf4>)
 8002142:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8002144:	4b20      	ldr	r3, [pc, #128]	; (80021c8 <Audio_MAL_IRQHandler+0xe4>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4923      	ldr	r1, [pc, #140]	; (80021d8 <Audio_MAL_IRQHandler+0xf4>)
 800214a:	4618      	mov	r0, r3
 800214c:	f7ff f8bc 	bl	80012c8 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8002150:	4b1d      	ldr	r3, [pc, #116]	; (80021c8 <Audio_MAL_IRQHandler+0xe4>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2101      	movs	r1, #1
 8002156:	4618      	mov	r0, r3
 8002158:	f7ff f90c 	bl	8001374 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 800215c:	4b1d      	ldr	r3, [pc, #116]	; (80021d4 <Audio_MAL_IRQHandler+0xf0>)
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	4b1b      	ldr	r3, [pc, #108]	; (80021d0 <Audio_MAL_IRQHandler+0xec>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002168:	428b      	cmp	r3, r1
 800216a:	bf28      	it	cs
 800216c:	460b      	movcs	r3, r1
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	4413      	add	r3, r2
 8002172:	4a18      	ldr	r2, [pc, #96]	; (80021d4 <Audio_MAL_IRQHandler+0xf0>)
 8002174:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 8002176:	4b16      	ldr	r3, [pc, #88]	; (80021d0 <Audio_MAL_IRQHandler+0xec>)
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	4b15      	ldr	r3, [pc, #84]	; (80021d0 <Audio_MAL_IRQHandler+0xec>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002182:	428b      	cmp	r3, r1
 8002184:	bf28      	it	cs
 8002186:	460b      	movcs	r3, r1
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	4a11      	ldr	r2, [pc, #68]	; (80021d0 <Audio_MAL_IRQHandler+0xec>)
 800218c:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 800218e:	4b0e      	ldr	r3, [pc, #56]	; (80021c8 <Audio_MAL_IRQHandler+0xe4>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2101      	movs	r1, #1
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff f8ed 	bl	8001374 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800219a:	e013      	b.n	80021c4 <Audio_MAL_IRQHandler+0xe0>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
    }
    else
    {
      /* Disable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 800219c:	4b0a      	ldr	r3, [pc, #40]	; (80021c8 <Audio_MAL_IRQHandler+0xe4>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2100      	movs	r1, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff f8e6 	bl	8001374 <DMA_Cmd>
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 80021a8:	4b07      	ldr	r3, [pc, #28]	; (80021c8 <Audio_MAL_IRQHandler+0xe4>)
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	4b07      	ldr	r3, [pc, #28]	; (80021cc <Audio_MAL_IRQHandler+0xe8>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4619      	mov	r1, r3
 80021b2:	4610      	mov	r0, r2
 80021b4:	f7ff f94c 	bl	8001450 <DMA_ClearFlag>
      
      /* Manage the remaining file size and new address offset: This function 
      should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h) */  
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 80021b8:	4b06      	ldr	r3, [pc, #24]	; (80021d4 <Audio_MAL_IRQHandler+0xf0>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2100      	movs	r1, #0
 80021be:	4618      	mov	r0, r3
 80021c0:	f002 fc94 	bl	8004aec <EVAL_AUDIO_TransferComplete_CallBack>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 80021c4:	bf00      	nop
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	20000018 	.word	0x20000018
 80021cc:	2000001c 	.word	0x2000001c
 80021d0:	20000010 	.word	0x20000010
 80021d4:	2000080c 	.word	0x2000080c
 80021d8:	2000084c 	.word	0x2000084c

080021dc <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80021e0:	f7ff ff80 	bl	80020e4 <Audio_MAL_IRQHandler>
}
 80021e4:	bf00      	nop
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80021ec:	f7ff ff7a 	bl	80020e4 <Audio_MAL_IRQHandler>
}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80021f8:	2102      	movs	r1, #2
 80021fa:	480d      	ldr	r0, [pc, #52]	; (8002230 <SPI3_IRQHandler+0x3c>)
 80021fc:	f7ff fba6 	bl	800194c <SPI_I2S_GetFlagStatus>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d011      	beq.n	800222a <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 8002206:	4b0b      	ldr	r3, [pc, #44]	; (8002234 <SPI3_IRQHandler+0x40>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2b02      	cmp	r3, #2
 800220c:	d106      	bne.n	800221c <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 800220e:	f002 fc77 	bl	8004b00 <EVAL_AUDIO_GetSampleCallBack>
 8002212:	4603      	mov	r3, r0
 8002214:	4619      	mov	r1, r3
 8002216:	2004      	movs	r0, #4
 8002218:	f7ff f83c 	bl	8001294 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 800221c:	f002 fc70 	bl	8004b00 <EVAL_AUDIO_GetSampleCallBack>
 8002220:	4603      	mov	r3, r0
 8002222:	4619      	mov	r1, r3
 8002224:	4802      	ldr	r0, [pc, #8]	; (8002230 <SPI3_IRQHandler+0x3c>)
 8002226:	f7ff fb83 	bl	8001930 <SPI_I2S_SendData>
  }
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40003c00 	.word	0x40003c00
 8002234:	20000014 	.word	0x20000014

08002238 <sendInfraData>:

#include "infra.h"
#include "stm32_ub_irsnd.h"
//will send an specified infrared package
void sendInfraData(IRMP_DATA irData)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	463b      	mov	r3, r7
 8002240:	e883 0003 	stmia.w	r3, {r0, r1}
	int i;
	for(i = 0; i<1000; i++)
 8002244:	2300      	movs	r3, #0
 8002246:	60fb      	str	r3, [r7, #12]
 8002248:	e013      	b.n	8002272 <sendInfraData+0x3a>
	{
	   if(i%200==0)
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	4b0d      	ldr	r3, [pc, #52]	; (8002284 <sendInfraData+0x4c>)
 800224e:	fb83 1302 	smull	r1, r3, r3, r2
 8002252:	1199      	asrs	r1, r3, #6
 8002254:	17d3      	asrs	r3, r2, #31
 8002256:	1acb      	subs	r3, r1, r3
 8002258:	21c8      	movs	r1, #200	; 0xc8
 800225a:	fb01 f303 	mul.w	r3, r1, r3
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	2b00      	cmp	r3, #0
 8002262:	d103      	bne.n	800226c <sendInfraData+0x34>
		   UB_IRSND_Write(&irData);
 8002264:	463b      	mov	r3, r7
 8002266:	4618      	mov	r0, r3
 8002268:	f003 fb38 	bl	80058dc <UB_IRSND_Write>
#include "stm32_ub_irsnd.h"
//will send an specified infrared package
void sendInfraData(IRMP_DATA irData)
{
	int i;
	for(i = 0; i<1000; i++)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	3301      	adds	r3, #1
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002278:	dbe7      	blt.n	800224a <sendInfraData+0x12>
	{
	   if(i%200==0)
		   UB_IRSND_Write(&irData);
	}
}
 800227a:	bf00      	nop
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	51eb851f 	.word	0x51eb851f

08002288 <initINFRA>:



void initINFRA()
{
 8002288:	b580      	push	{r7, lr}
 800228a:	af00      	add	r7, sp, #0
	UB_IRSND_Init();
 800228c:	f003 fb1c 	bl	80058c8 <UB_IRSND_Init>
}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}

08002294 <infraPair>:

int infraPair()
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
	IRMP_DATA myInfraData;

	myInfraData.protocol=IRMP_NEC_PROTOCOL;
 800229a:	2302      	movs	r3, #2
 800229c:	703b      	strb	r3, [r7, #0]
	myInfraData.address=0x00FF;
 800229e:	23ff      	movs	r3, #255	; 0xff
 80022a0:	807b      	strh	r3, [r7, #2]
	myInfraData.command=0xffff;
 80022a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022a6:	80bb      	strh	r3, [r7, #4]
	myInfraData.flags=0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	71bb      	strb	r3, [r7, #6]

	sendInfraData(myInfraData);
 80022ac:	463b      	mov	r3, r7
 80022ae:	e893 0003 	ldmia.w	r3, {r0, r1}
 80022b2:	f7ff ffc1 	bl	8002238 <sendInfraData>

	return 1;
 80022b6:	2301      	movs	r3, #1
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <init_USART1>:
/* This funcion initializes the USART1 peripheral
 *
 * Arguments: baudrate --> the baudrate at which the USART is
 * 						   supposed to operate
 */
void init_USART1(uint32_t baudrate){
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08a      	sub	sp, #40	; 0x28
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]

	/* enable APB2 peripheral clock for USART1
	 * note that only USART1 and USART6 are connected to APB2
	 * the other USARTs are connected to APB1
	 */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 80022c8:	2101      	movs	r1, #1
 80022ca:	2010      	movs	r0, #16
 80022cc:	f7ff faaa 	bl	8001824 <RCC_APB2PeriphClockCmd>

	/* enable the peripheral clock for the pins used by
	 * USART1, PB6 for TX and PB7 for RX
	 */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80022d0:	2101      	movs	r1, #1
 80022d2:	2002      	movs	r0, #2
 80022d4:	f7ff fa6a 	bl	80017ac <RCC_AHB1PeriphClockCmd>

	/* This sequence sets up the TX and RX pins
	 * so they work correctly with the USART1 peripheral
	 */
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7; // Pins 6 (TX) and 7 (RX) are used
 80022d8:	23c0      	movs	r3, #192	; 0xc0
 80022da:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF; 			// the pins are configured as alternate function so the USART peripheral has access to them
 80022dc:	2302      	movs	r3, #2
 80022de:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;		// this defines the IO speed and has nothing to do with the baudrate!
 80022e2:	2302      	movs	r3, #2
 80022e4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;			// this defines the output type as push pull mode (as opposed to open drain)
 80022e8:	2300      	movs	r3, #0
 80022ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;			// this activates the pullup resistors on the IO pins
 80022ee:	2301      	movs	r3, #1
 80022f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOB, &GPIO_InitStruct);					// now all the values are passed to the GPIO_Init() function which sets the GPIO registers
 80022f4:	f107 0320 	add.w	r3, r7, #32
 80022f8:	4619      	mov	r1, r3
 80022fa:	481d      	ldr	r0, [pc, #116]	; (8002370 <init_USART1+0xb0>)
 80022fc:	f7ff f8d6 	bl	80014ac <GPIO_Init>

	/* The RX and TX pins are now connected to their AF
	 * so that the USART1 can take over control of the
	 * pins
	 */
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_USART1); //
 8002300:	2207      	movs	r2, #7
 8002302:	2106      	movs	r1, #6
 8002304:	481a      	ldr	r0, [pc, #104]	; (8002370 <init_USART1+0xb0>)
 8002306:	f7ff f95f 	bl	80015c8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_USART1);
 800230a:	2207      	movs	r2, #7
 800230c:	2107      	movs	r1, #7
 800230e:	4818      	ldr	r0, [pc, #96]	; (8002370 <init_USART1+0xb0>)
 8002310:	f7ff f95a 	bl	80015c8 <GPIO_PinAFConfig>

	/* Now the USART_InitStruct is used to define the
	 * properties of USART1
	 */
	USART_InitStruct.USART_BaudRate = baudrate;				// the baudrate is set to the value we passed into this init function
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	613b      	str	r3, [r7, #16]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8002318:	2300      	movs	r3, #0
 800231a:	82bb      	strh	r3, [r7, #20]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;		// we want 1 stop bit (standard)
 800231c:	2300      	movs	r3, #0
 800231e:	82fb      	strh	r3, [r7, #22]
	USART_InitStruct.USART_Parity = USART_Parity_No;		// we don't want a parity bit (standard)
 8002320:	2300      	movs	r3, #0
 8002322:	833b      	strh	r3, [r7, #24]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 8002324:	2300      	movs	r3, #0
 8002326:	83bb      	strh	r3, [r7, #28]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8002328:	230c      	movs	r3, #12
 800232a:	837b      	strh	r3, [r7, #26]
	USART_Init(USART1, &USART_InitStruct);					// again all the properties are passed to the USART_Init function which takes care of all the bit setting
 800232c:	f107 0310 	add.w	r3, r7, #16
 8002330:	4619      	mov	r1, r3
 8002332:	4810      	ldr	r0, [pc, #64]	; (8002374 <init_USART1+0xb4>)
 8002334:	f7ff fd48 	bl	8001dc8 <USART_Init>
	/* Here the USART1 receive interrupt is enabled
	 * and the interrupt controller is configured
	 * to jump to the USART1_IRQHandler() function
	 * if the USART1 receive interrupt occurs
	 */
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE); // enable the USART1 receive interrupt
 8002338:	2201      	movs	r2, #1
 800233a:	f240 5125 	movw	r1, #1317	; 0x525
 800233e:	480d      	ldr	r0, [pc, #52]	; (8002374 <init_USART1+0xb4>)
 8002340:	f7ff fe2e 	bl	8001fa0 <USART_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;		 // we want to configure the USART1 interrupts
 8002344:	2325      	movs	r3, #37	; 0x25
 8002346:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;// this sets the priority group of the USART1 interrupts
 8002348:	2300      	movs	r3, #0
 800234a:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;		 // this sets the subpriority inside the group
 800234c:	2300      	movs	r3, #0
 800234e:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			 // the USART1 interrupts are globally enabled
 8002350:	2301      	movs	r3, #1
 8002352:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);							 // the properties are passed to the NVIC_Init function which takes care of the low level stuff
 8002354:	f107 030c 	add.w	r3, r7, #12
 8002358:	4618      	mov	r0, r3
 800235a:	f7fe ff3b 	bl	80011d4 <NVIC_Init>

	// finally this enables the complete USART1 peripheral
	USART_Cmd(USART1, ENABLE);
 800235e:	2101      	movs	r1, #1
 8002360:	4804      	ldr	r0, [pc, #16]	; (8002374 <init_USART1+0xb4>)
 8002362:	f7ff fdeb 	bl	8001f3c <USART_Cmd>
}
 8002366:	bf00      	nop
 8002368:	3728      	adds	r7, #40	; 0x28
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	40020400 	.word	0x40020400
 8002374:	40011000 	.word	0x40011000

08002378 <USART_puts>:
 * 		 C a string is just an array of characters
 *
 * Note 2: At the moment it takes a volatile char because the received_string variable
 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
 * */
void USART_puts(USART_TypeDef* USARTx, volatile char *s){
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]

	while(*s){
 8002382:	e013      	b.n	80023ac <USART_puts+0x34>
		// wait until data register is empty
		while( !(USARTx->SR & 0x00000040) );
 8002384:	bf00      	nop
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	881b      	ldrh	r3, [r3, #0]
 800238a:	b29b      	uxth	r3, r3
 800238c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002390:	2b00      	cmp	r3, #0
 8002392:	d0f8      	beq.n	8002386 <USART_puts+0xe>
		USART_SendData(USARTx, *s);
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	b2db      	uxtb	r3, r3
 800239a:	b29b      	uxth	r3, r3
 800239c:	4619      	mov	r1, r3
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7ff fdec 	bl	8001f7c <USART_SendData>
		*s++;
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	1c5a      	adds	r2, r3, #1
 80023a8:	603a      	str	r2, [r7, #0]
 80023aa:	781b      	ldrb	r3, [r3, #0]
 * Note 2: At the moment it takes a volatile char because the received_string variable
 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
 * */
void USART_puts(USART_TypeDef* USARTx, volatile char *s){

	while(*s){
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1e6      	bne.n	8002384 <USART_puts+0xc>
		// wait until data register is empty
		while( !(USARTx->SR & 0x00000040) );
		USART_SendData(USARTx, *s);
		*s++;
	}
}
 80023b6:	bf00      	nop
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop

080023c0 <USART1_IRQHandler>:

// this is the interrupt request handler (IRQ) for ALL USART1 interrupts
void USART1_IRQHandler(void){
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0

	// check if the USART1 receive interrupt flag was set
	if( USART_GetITStatus(USART1, USART_IT_RXNE) ){
 80023c6:	f240 5125 	movw	r1, #1317	; 0x525
 80023ca:	4814      	ldr	r0, [pc, #80]	; (800241c <USART1_IRQHandler+0x5c>)
 80023cc:	f7ff fe30 	bl	8002030 <USART_GetITStatus>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d01e      	beq.n	8002414 <USART1_IRQHandler+0x54>

		static uint8_t cnt = 0; // this counter is used to determine the string length
		char t = USART1->DR; // the character from the USART1 data register is saved in t
 80023d6:	4b11      	ldr	r3, [pc, #68]	; (800241c <USART1_IRQHandler+0x5c>)
 80023d8:	889b      	ldrh	r3, [r3, #4]
 80023da:	b29b      	uxth	r3, r3
 80023dc:	71fb      	strb	r3, [r7, #7]

		/* check if the received character is not the LF character (used to determine end of string)
		 * or the if the maximum string length has been been reached
		 */
		if( (t != '\n') && (cnt < MAX_STRLEN) ){
 80023de:	79fb      	ldrb	r3, [r7, #7]
 80023e0:	2b0a      	cmp	r3, #10
 80023e2:	d010      	beq.n	8002406 <USART1_IRQHandler+0x46>
 80023e4:	4b0e      	ldr	r3, [pc, #56]	; (8002420 <USART1_IRQHandler+0x60>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	2b0b      	cmp	r3, #11
 80023ea:	d80c      	bhi.n	8002406 <USART1_IRQHandler+0x46>
			received_string[cnt] = t;
 80023ec:	4b0c      	ldr	r3, [pc, #48]	; (8002420 <USART1_IRQHandler+0x60>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	4619      	mov	r1, r3
 80023f2:	4a0c      	ldr	r2, [pc, #48]	; (8002424 <USART1_IRQHandler+0x64>)
 80023f4:	79fb      	ldrb	r3, [r7, #7]
 80023f6:	5453      	strb	r3, [r2, r1]
			cnt++;
 80023f8:	4b09      	ldr	r3, [pc, #36]	; (8002420 <USART1_IRQHandler+0x60>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	3301      	adds	r3, #1
 80023fe:	b2da      	uxtb	r2, r3
 8002400:	4b07      	ldr	r3, [pc, #28]	; (8002420 <USART1_IRQHandler+0x60>)
 8002402:	701a      	strb	r2, [r3, #0]
		else{ // otherwise reset the character counter and print the received string
			cnt = 0;
			USART_puts(USART1, received_string);
		}
	}
}
 8002404:	e006      	b.n	8002414 <USART1_IRQHandler+0x54>
		if( (t != '\n') && (cnt < MAX_STRLEN) ){
			received_string[cnt] = t;
			cnt++;
		}
		else{ // otherwise reset the character counter and print the received string
			cnt = 0;
 8002406:	4b06      	ldr	r3, [pc, #24]	; (8002420 <USART1_IRQHandler+0x60>)
 8002408:	2200      	movs	r2, #0
 800240a:	701a      	strb	r2, [r3, #0]
			USART_puts(USART1, received_string);
 800240c:	4905      	ldr	r1, [pc, #20]	; (8002424 <USART1_IRQHandler+0x64>)
 800240e:	4803      	ldr	r0, [pc, #12]	; (800241c <USART1_IRQHandler+0x5c>)
 8002410:	f7ff ffb2 	bl	8002378 <USART_puts>
		}
	}
}
 8002414:	bf00      	nop
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40011000 	.word	0x40011000
 8002420:	20000790 	.word	0x20000790
 8002424:	20000888 	.word	0x20000888

08002428 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	6039      	str	r1, [r7, #0]
 8002432:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8002434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002438:	2b00      	cmp	r3, #0
 800243a:	da0b      	bge.n	8002454 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800243c:	490d      	ldr	r1, [pc, #52]	; (8002474 <NVIC_SetPriority+0x4c>)
 800243e:	79fb      	ldrb	r3, [r7, #7]
 8002440:	f003 030f 	and.w	r3, r3, #15
 8002444:	3b04      	subs	r3, #4
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	b2d2      	uxtb	r2, r2
 800244a:	0112      	lsls	r2, r2, #4
 800244c:	b2d2      	uxtb	r2, r2
 800244e:	440b      	add	r3, r1
 8002450:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8002452:	e009      	b.n	8002468 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002454:	4908      	ldr	r1, [pc, #32]	; (8002478 <NVIC_SetPriority+0x50>)
 8002456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	b2d2      	uxtb	r2, r2
 800245e:	0112      	lsls	r2, r2, #4
 8002460:	b2d2      	uxtb	r2, r2
 8002462:	440b      	add	r3, r1
 8002464:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002468:	bf00      	nop
 800246a:	370c      	adds	r7, #12
 800246c:	46bd      	mov	sp, r7
 800246e:	bc80      	pop	{r7}
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	e000ed00 	.word	0xe000ed00
 8002478:	e000e100 	.word	0xe000e100

0800247c <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800248a:	d301      	bcc.n	8002490 <SysTick_Config+0x14>
 800248c:	2301      	movs	r3, #1
 800248e:	e011      	b.n	80024b4 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8002490:	4a0a      	ldr	r2, [pc, #40]	; (80024bc <SysTick_Config+0x40>)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002498:	3b01      	subs	r3, #1
 800249a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800249c:	210f      	movs	r1, #15
 800249e:	f04f 30ff 	mov.w	r0, #4294967295
 80024a2:	f7ff ffc1 	bl	8002428 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80024a6:	4b05      	ldr	r3, [pc, #20]	; (80024bc <SysTick_Config+0x40>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024ac:	4b03      	ldr	r3, [pc, #12]	; (80024bc <SysTick_Config+0x40>)
 80024ae:	2207      	movs	r2, #7
 80024b0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	e000e010 	.word	0xe000e010

080024c0 <SysTick_Handler>:
void TM_DELAY_TIM_IRQ_HANDLER(void) {
	TM_DELAY_TIM->SR = ~TIM_IT_Update;
#elif defined(KEIL_IDE)
void TimingDelay_Decrement(void) {
#else
void SysTick_Handler(void) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
#endif
	uint8_t i;
	
	TM_Time++;
 80024c6:	4b37      	ldr	r3, [pc, #220]	; (80025a4 <SysTick_Handler+0xe4>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	3301      	adds	r3, #1
 80024cc:	4a35      	ldr	r2, [pc, #212]	; (80025a4 <SysTick_Handler+0xe4>)
 80024ce:	6013      	str	r3, [r2, #0]
	if (TM_Time2 != 0x00) {
 80024d0:	4b35      	ldr	r3, [pc, #212]	; (80025a8 <SysTick_Handler+0xe8>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d004      	beq.n	80024e2 <SysTick_Handler+0x22>
		TM_Time2--;
 80024d8:	4b33      	ldr	r3, [pc, #204]	; (80025a8 <SysTick_Handler+0xe8>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	3b01      	subs	r3, #1
 80024de:	4a32      	ldr	r2, [pc, #200]	; (80025a8 <SysTick_Handler+0xe8>)
 80024e0:	6013      	str	r3, [r2, #0]
	}
	
	/* Call user function */
	TM_DELAY_1msHandler();
 80024e2:	f3af 8000 	nop.w
	
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 80024e6:	2300      	movs	r3, #0
 80024e8:	71fb      	strb	r3, [r7, #7]
 80024ea:	e052      	b.n	8002592 <SysTick_Handler+0xd2>
		/* Check if timer is enabled */
		if (
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
 80024ec:	79fb      	ldrb	r3, [r7, #7]
 80024ee:	4a2f      	ldr	r2, [pc, #188]	; (80025ac <SysTick_Handler+0xec>)
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	4413      	add	r3, r2
 80024f4:	685b      	ldr	r3, [r3, #4]
	TM_DELAY_1msHandler();
	
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
		/* Check if timer is enabled */
		if (
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d048      	beq.n	800258c <SysTick_Handler+0xcc>
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
			CustomTimers.Timers[i]->Enabled && /*!< Timer is enabled */
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	4a2b      	ldr	r2, [pc, #172]	; (80025ac <SysTick_Handler+0xec>)
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	4413      	add	r3, r2
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	7b1b      	ldrb	r3, [r3, #12]
	
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
		/* Check if timer is enabled */
		if (
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
 8002506:	2b00      	cmp	r3, #0
 8002508:	d040      	beq.n	800258c <SysTick_Handler+0xcc>
			CustomTimers.Timers[i]->Enabled && /*!< Timer is enabled */
			CustomTimers.Timers[i]->CNT > 0    /*!< Counter is not NULL */
 800250a:	79fb      	ldrb	r3, [r7, #7]
 800250c:	4a27      	ldr	r2, [pc, #156]	; (80025ac <SysTick_Handler+0xec>)
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	4413      	add	r3, r2
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	689b      	ldr	r3, [r3, #8]
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
		/* Check if timer is enabled */
		if (
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
			CustomTimers.Timers[i]->Enabled && /*!< Timer is enabled */
 8002516:	2b00      	cmp	r3, #0
 8002518:	d038      	beq.n	800258c <SysTick_Handler+0xcc>
			CustomTimers.Timers[i]->CNT > 0    /*!< Counter is not NULL */
		) {
			/* Decrease counter */
			CustomTimers.Timers[i]->CNT--;
 800251a:	79fb      	ldrb	r3, [r7, #7]
 800251c:	4a23      	ldr	r2, [pc, #140]	; (80025ac <SysTick_Handler+0xec>)
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	689a      	ldr	r2, [r3, #8]
 8002526:	3a01      	subs	r2, #1
 8002528:	609a      	str	r2, [r3, #8]
			
			/* Check if count is zero */
			if (CustomTimers.Timers[i]->CNT == 0) {
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	4a1f      	ldr	r2, [pc, #124]	; (80025ac <SysTick_Handler+0xec>)
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	4413      	add	r3, r2
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d128      	bne.n	800258c <SysTick_Handler+0xcc>
				/* Call user callback function */
				CustomTimers.Timers[i]->Callback(CustomTimers.Timers[i]->UserParameters);
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	4a1b      	ldr	r2, [pc, #108]	; (80025ac <SysTick_Handler+0xec>)
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	4413      	add	r3, r2
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	691a      	ldr	r2, [r3, #16]
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	4918      	ldr	r1, [pc, #96]	; (80025ac <SysTick_Handler+0xec>)
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	440b      	add	r3, r1
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	4618      	mov	r0, r3
 8002554:	4790      	blx	r2
				
				/* Set new counter value */
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 8002556:	79fb      	ldrb	r3, [r7, #7]
 8002558:	4a14      	ldr	r2, [pc, #80]	; (80025ac <SysTick_Handler+0xec>)
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	4413      	add	r3, r2
 800255e:	685a      	ldr	r2, [r3, #4]
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	4912      	ldr	r1, [pc, #72]	; (80025ac <SysTick_Handler+0xec>)
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	440b      	add	r3, r1
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6093      	str	r3, [r2, #8]
				
				/* Disable timer if auto reload feature is not used */
				if (!CustomTimers.Timers[i]->AutoReload) {
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	4a0e      	ldr	r2, [pc, #56]	; (80025ac <SysTick_Handler+0xec>)
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	4413      	add	r3, r2
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d106      	bne.n	800258c <SysTick_Handler+0xcc>
					/* Disable counter */
					CustomTimers.Timers[i]->Enabled = 0;
 800257e:	79fb      	ldrb	r3, [r7, #7]
 8002580:	4a0a      	ldr	r2, [pc, #40]	; (80025ac <SysTick_Handler+0xec>)
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	4413      	add	r3, r2
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	2200      	movs	r2, #0
 800258a:	731a      	strb	r2, [r3, #12]
	
	/* Call user function */
	TM_DELAY_1msHandler();
	
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	3301      	adds	r3, #1
 8002590:	71fb      	strb	r3, [r7, #7]
 8002592:	4b06      	ldr	r3, [pc, #24]	; (80025ac <SysTick_Handler+0xec>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	79fa      	ldrb	r2, [r7, #7]
 8002598:	429a      	cmp	r2, r3
 800259a:	d3a7      	bcc.n	80024ec <SysTick_Handler+0x2c>
					CustomTimers.Timers[i]->Enabled = 0;
				}
			}
		}
	}
}
 800259c:	bf00      	nop
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000794 	.word	0x20000794
 80025a8:	20000798 	.word	0x20000798
 80025ac:	200007a0 	.word	0x200007a0

080025b0 <TM_DELAY_Init>:

void TM_DELAY_Init(void) {	
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
#if defined(TM_DELAY_TIM)
	TM_DELAY_INT_InitTIM();
#else
	/* Set Systick interrupt every 1ms */
	if (SysTick_Config(SystemCoreClock / 1000)) {
 80025b4:	4b0d      	ldr	r3, [pc, #52]	; (80025ec <TM_DELAY_Init+0x3c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a0d      	ldr	r2, [pc, #52]	; (80025f0 <TM_DELAY_Init+0x40>)
 80025ba:	fba2 2303 	umull	r2, r3, r2, r3
 80025be:	099b      	lsrs	r3, r3, #6
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff ff5b 	bl	800247c <SysTick_Config>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d000      	beq.n	80025ce <TM_DELAY_Init+0x1e>
		/* Capture error */
		while (1);
 80025cc:	e7fe      	b.n	80025cc <TM_DELAY_Init+0x1c>
	}
	
	#ifdef __GNUC__
		/* Set multiplier for delay under 1us with pooling mode = not so accurate */
		mult = SystemCoreClock / 7000000;
 80025ce:	4b07      	ldr	r3, [pc, #28]	; (80025ec <TM_DELAY_Init+0x3c>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	099b      	lsrs	r3, r3, #6
 80025d4:	4a07      	ldr	r2, [pc, #28]	; (80025f4 <TM_DELAY_Init+0x44>)
 80025d6:	fba2 2303 	umull	r2, r3, r2, r3
 80025da:	0a9b      	lsrs	r3, r3, #10
 80025dc:	4a06      	ldr	r2, [pc, #24]	; (80025f8 <TM_DELAY_Init+0x48>)
 80025de:	6013      	str	r3, [r2, #0]
		mult = SystemCoreClock / 3000000;
	#endif
#endif
	
	/* Set initialized flag */
	TM_DELAY_Initialized = 1;
 80025e0:	4b06      	ldr	r3, [pc, #24]	; (80025fc <TM_DELAY_Init+0x4c>)
 80025e2:	2201      	movs	r2, #1
 80025e4:	701a      	strb	r2, [r3, #0]
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20000020 	.word	0x20000020
 80025f0:	10624dd3 	.word	0x10624dd3
 80025f4:	02659117 	.word	0x02659117
 80025f8:	20000898 	.word	0x20000898
 80025fc:	2000079c 	.word	0x2000079c

08002600 <TM_DISCO_LedInit>:
#include "tm_stm32f4_disco.h"

/* Button pressed status for onpressed/onreleased events */
static volatile uint8_t TM_INT_DISCO_ButtonPressed = 0;

void TM_DISCO_LedInit(void) {
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af02      	add	r7, sp, #8
	/* Set pins as output */
	TM_GPIO_Init(TM_DISCO_LED_PORT, LED_ALL, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High);
 8002606:	2303      	movs	r3, #3
 8002608:	9301      	str	r3, [sp, #4]
 800260a:	2300      	movs	r3, #0
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	2300      	movs	r3, #0
 8002610:	2201      	movs	r2, #1
 8002612:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8002616:	4805      	ldr	r0, [pc, #20]	; (800262c <TM_DISCO_LedInit+0x2c>)
 8002618:	f000 f81c 	bl	8002654 <TM_GPIO_Init>
	
	/* Turn leds off */
	TM_DISCO_LedOff(LED_ALL);
 800261c:	4b03      	ldr	r3, [pc, #12]	; (800262c <TM_DISCO_LedInit+0x2c>)
 800261e:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 8002622:	835a      	strh	r2, [r3, #26]
}
 8002624:	bf00      	nop
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	40020c00 	.word	0x40020c00

08002630 <TM_DISCO_ButtonInit>:

void TM_DISCO_ButtonInit(void) {
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af02      	add	r7, sp, #8
	/* Set pin as input */
	TM_GPIO_Init(TM_DISCO_BUTTON_PORT, TM_DISCO_BUTTON_PIN, TM_GPIO_Mode_IN, TM_GPIO_OType_PP, TM_DISCO_BUTTON_PULL, TM_GPIO_Speed_Low);
 8002636:	2300      	movs	r3, #0
 8002638:	9301      	str	r3, [sp, #4]
 800263a:	2302      	movs	r3, #2
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	2300      	movs	r3, #0
 8002640:	2200      	movs	r2, #0
 8002642:	2101      	movs	r1, #1
 8002644:	4802      	ldr	r0, [pc, #8]	; (8002650 <TM_DISCO_ButtonInit+0x20>)
 8002646:	f000 f805 	bl	8002654 <TM_GPIO_Init>
}
 800264a:	bf00      	nop
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40020000 	.word	0x40020000

08002654 <TM_GPIO_Init>:
/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af02      	add	r7, sp, #8
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	4608      	mov	r0, r1
 800265e:	4611      	mov	r1, r2
 8002660:	461a      	mov	r2, r3
 8002662:	4603      	mov	r3, r0
 8002664:	807b      	strh	r3, [r7, #2]
 8002666:	460b      	mov	r3, r1
 8002668:	707b      	strb	r3, [r7, #1]
 800266a:	4613      	mov	r3, r2
 800266c:	703b      	strb	r3, [r7, #0]
	/* Check input */
	if (GPIO_Pin == 0x00) {
 800266e:	887b      	ldrh	r3, [r7, #2]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d00e      	beq.n	8002692 <TM_GPIO_Init+0x3e>
		return;
	}
	
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f000 f875 	bl	8002764 <TM_GPIO_INT_EnableClock>
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 800267a:	7838      	ldrb	r0, [r7, #0]
 800267c:	787a      	ldrb	r2, [r7, #1]
 800267e:	8879      	ldrh	r1, [r7, #2]
 8002680:	7d3b      	ldrb	r3, [r7, #20]
 8002682:	9301      	str	r3, [sp, #4]
 8002684:	7c3b      	ldrb	r3, [r7, #16]
 8002686:	9300      	str	r3, [sp, #0]
 8002688:	4603      	mov	r3, r0
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f000 f882 	bl	8002794 <TM_GPIO_INT_Init>
 8002690:	e000      	b.n	8002694 <TM_GPIO_Init+0x40>
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
	/* Check input */
	if (GPIO_Pin == 0x00) {
		return;
 8002692:	bf00      	nop
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
}
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop

0800269c <TM_GPIO_InitAlternate>:

void TM_GPIO_InitAlternate(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed, uint8_t Alternate) {
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af02      	add	r7, sp, #8
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	4608      	mov	r0, r1
 80026a6:	4611      	mov	r1, r2
 80026a8:	461a      	mov	r2, r3
 80026aa:	4603      	mov	r3, r0
 80026ac:	807b      	strh	r3, [r7, #2]
 80026ae:	460b      	mov	r3, r1
 80026b0:	707b      	strb	r3, [r7, #1]
 80026b2:	4613      	mov	r3, r2
 80026b4:	703b      	strb	r3, [r7, #0]
	uint32_t pinpos;

	/* Check input */
	if (GPIO_Pin == 0x00) {
 80026b6:	887b      	ldrh	r3, [r7, #2]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d03e      	beq.n	800273a <TM_GPIO_InitAlternate+0x9e>
		return;
	}
	
	/* Enable GPIOx clock */
	TM_GPIO_INT_EnableClock(GPIOx);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f000 f851 	bl	8002764 <TM_GPIO_INT_EnableClock>
	
	/* Set alternate functions for all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 80026c2:	2300      	movs	r3, #0
 80026c4:	60fb      	str	r3, [r7, #12]
 80026c6:	e029      	b.n	800271c <TM_GPIO_InitAlternate+0x80>
		/* Check pin */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 80026c8:	887a      	ldrh	r2, [r7, #2]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	fa42 f303 	asr.w	r3, r2, r3
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d01d      	beq.n	8002714 <TM_GPIO_InitAlternate+0x78>
			continue;
		}
		
		/* Set alternate function */
		GPIOx->AFR[pinpos >> 0x03] = (GPIOx->AFR[pinpos >> 0x03] & ~(0x0F << (4 * (pinpos & 0x07)))) | (Alternate << (4 * (pinpos & 0x07)));
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	08da      	lsrs	r2, r3, #3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	08d9      	lsrs	r1, r3, #3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	3108      	adds	r1, #8
 80026e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80026e8:	68f9      	ldr	r1, [r7, #12]
 80026ea:	f001 0107 	and.w	r1, r1, #7
 80026ee:	0089      	lsls	r1, r1, #2
 80026f0:	200f      	movs	r0, #15
 80026f2:	fa00 f101 	lsl.w	r1, r0, r1
 80026f6:	43c9      	mvns	r1, r1
 80026f8:	400b      	ands	r3, r1
 80026fa:	7f38      	ldrb	r0, [r7, #28]
 80026fc:	68f9      	ldr	r1, [r7, #12]
 80026fe:	f001 0107 	and.w	r1, r1, #7
 8002702:	0089      	lsls	r1, r1, #2
 8002704:	fa00 f101 	lsl.w	r1, r0, r1
 8002708:	4319      	orrs	r1, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	3208      	adds	r2, #8
 800270e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002712:	e000      	b.n	8002716 <TM_GPIO_InitAlternate+0x7a>
	
	/* Set alternate functions for all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
		/* Check pin */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
			continue;
 8002714:	bf00      	nop
	
	/* Enable GPIOx clock */
	TM_GPIO_INT_EnableClock(GPIOx);
	
	/* Set alternate functions for all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	3301      	adds	r3, #1
 800271a:	60fb      	str	r3, [r7, #12]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2b0f      	cmp	r3, #15
 8002720:	d9d2      	bls.n	80026c8 <TM_GPIO_InitAlternate+0x2c>
		/* Set alternate function */
		GPIOx->AFR[pinpos >> 0x03] = (GPIOx->AFR[pinpos >> 0x03] & ~(0x0F << (4 * (pinpos & 0x07)))) | (Alternate << (4 * (pinpos & 0x07)));
	}
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, TM_GPIO_Mode_AF, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 8002722:	787a      	ldrb	r2, [r7, #1]
 8002724:	8879      	ldrh	r1, [r7, #2]
 8002726:	7e3b      	ldrb	r3, [r7, #24]
 8002728:	9301      	str	r3, [sp, #4]
 800272a:	783b      	ldrb	r3, [r7, #0]
 800272c:	9300      	str	r3, [sp, #0]
 800272e:	4613      	mov	r3, r2
 8002730:	2202      	movs	r2, #2
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 f82e 	bl	8002794 <TM_GPIO_INT_Init>
 8002738:	e000      	b.n	800273c <TM_GPIO_InitAlternate+0xa0>
void TM_GPIO_InitAlternate(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed, uint8_t Alternate) {
	uint32_t pinpos;

	/* Check input */
	if (GPIO_Pin == 0x00) {
		return;
 800273a:	bf00      	nop
		GPIOx->AFR[pinpos >> 0x03] = (GPIOx->AFR[pinpos >> 0x03] & ~(0x0F << (4 * (pinpos & 0x07)))) | (Alternate << (4 * (pinpos & 0x07)));
	}
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, TM_GPIO_Mode_AF, GPIO_OType, GPIO_PuPd, GPIO_Speed);
}
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop

08002744 <TM_GPIO_GetPortSource>:
	
	/* Return source */
	return pinsource;
}

uint16_t TM_GPIO_GetPortSource(GPIO_TypeDef* GPIOx) {
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
	/* Get port source number */
	/* Offset from GPIOA                       Difference between 2 GPIO addresses */
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f103 433f 	add.w	r3, r3, #3204448256	; 0xbf000000
 8002752:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 8002756:	0a9b      	lsrs	r3, r3, #10
 8002758:	b29b      	uxth	r3, r3
}
 800275a:	4618      	mov	r0, r3
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr

08002764 <TM_GPIO_INT_EnableClock>:

/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
	/* Set bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7ff ffe9 	bl	8002744 <TM_GPIO_GetPortSource>
 8002772:	4603      	mov	r3, r0
 8002774:	461a      	mov	r2, r3
 8002776:	2301      	movs	r3, #1
 8002778:	fa03 f102 	lsl.w	r1, r3, r2
 800277c:	4a04      	ldr	r2, [pc, #16]	; (8002790 <TM_GPIO_INT_EnableClock+0x2c>)
 800277e:	4b04      	ldr	r3, [pc, #16]	; (8002790 <TM_GPIO_INT_EnableClock+0x2c>)
 8002780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002782:	430b      	orrs	r3, r1
 8002784:	6313      	str	r3, [r2, #48]	; 0x30
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40023800 	.word	0x40023800

08002794 <TM_GPIO_INT_Init>:
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx) {
	/* Clear bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
 800279c:	4608      	mov	r0, r1
 800279e:	4611      	mov	r1, r2
 80027a0:	461a      	mov	r2, r3
 80027a2:	4603      	mov	r3, r0
 80027a4:	807b      	strh	r3, [r7, #2]
 80027a6:	460b      	mov	r3, r1
 80027a8:	707b      	strb	r3, [r7, #1]
 80027aa:	4613      	mov	r3, r2
 80027ac:	703b      	strb	r3, [r7, #0]
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f7ff ffc8 	bl	8002744 <TM_GPIO_GetPortSource>
 80027b4:	4603      	mov	r3, r0
 80027b6:	73bb      	strb	r3, [r7, #14]
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 80027b8:	2300      	movs	r3, #0
 80027ba:	73fb      	strb	r3, [r7, #15]
 80027bc:	e067      	b.n	800288e <TM_GPIO_INT_Init+0xfa>
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 80027be:	887a      	ldrh	r2, [r7, #2]
 80027c0:	7bfb      	ldrb	r3, [r7, #15]
 80027c2:	fa42 f303 	asr.w	r3, r2, r3
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d05b      	beq.n	8002886 <TM_GPIO_INT_Init+0xf2>
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 80027ce:	7bbb      	ldrb	r3, [r7, #14]
 80027d0:	7bba      	ldrb	r2, [r7, #14]
 80027d2:	4932      	ldr	r1, [pc, #200]	; (800289c <TM_GPIO_INT_Init+0x108>)
 80027d4:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80027d8:	b211      	sxth	r1, r2
 80027da:	7bfa      	ldrb	r2, [r7, #15]
 80027dc:	2001      	movs	r0, #1
 80027de:	fa00 f202 	lsl.w	r2, r0, r2
 80027e2:	b212      	sxth	r2, r2
 80027e4:	430a      	orrs	r2, r1
 80027e6:	b212      	sxth	r2, r2
 80027e8:	b291      	uxth	r1, r2
 80027ea:	4a2c      	ldr	r2, [pc, #176]	; (800289c <TM_GPIO_INT_Init+0x108>)
 80027ec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		
		/* Set GPIO PUPD register */
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	7bfa      	ldrb	r2, [r7, #15]
 80027f6:	0052      	lsls	r2, r2, #1
 80027f8:	2103      	movs	r1, #3
 80027fa:	fa01 f202 	lsl.w	r2, r1, r2
 80027fe:	43d2      	mvns	r2, r2
 8002800:	4013      	ands	r3, r2
 8002802:	7e39      	ldrb	r1, [r7, #24]
 8002804:	7bfa      	ldrb	r2, [r7, #15]
 8002806:	0052      	lsls	r2, r2, #1
 8002808:	fa01 f202 	lsl.w	r2, r1, r2
 800280c:	431a      	orrs	r2, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	60da      	str	r2, [r3, #12]
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	7bfb      	ldrb	r3, [r7, #15]
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	2103      	movs	r1, #3
 800281c:	fa01 f303 	lsl.w	r3, r1, r3
 8002820:	43db      	mvns	r3, r3
 8002822:	4013      	ands	r3, r2
 8002824:	7879      	ldrb	r1, [r7, #1]
 8002826:	7bfa      	ldrb	r2, [r7, #15]
 8002828:	0052      	lsls	r2, r2, #1
 800282a:	fa01 f202 	lsl.w	r2, r1, r2
 800282e:	431a      	orrs	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	601a      	str	r2, [r3, #0]
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 8002834:	787b      	ldrb	r3, [r7, #1]
 8002836:	2b01      	cmp	r3, #1
 8002838:	d002      	beq.n	8002840 <TM_GPIO_INT_Init+0xac>
 800283a:	787b      	ldrb	r3, [r7, #1]
 800283c:	2b02      	cmp	r3, #2
 800283e:	d123      	bne.n	8002888 <TM_GPIO_INT_Init+0xf4>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	7bfa      	ldrb	r2, [r7, #15]
 8002846:	2101      	movs	r1, #1
 8002848:	fa01 f202 	lsl.w	r2, r1, r2
 800284c:	b292      	uxth	r2, r2
 800284e:	43d2      	mvns	r2, r2
 8002850:	401a      	ands	r2, r3
 8002852:	7839      	ldrb	r1, [r7, #0]
 8002854:	7bfb      	ldrb	r3, [r7, #15]
 8002856:	fa01 f303 	lsl.w	r3, r1, r3
 800285a:	b29b      	uxth	r3, r3
 800285c:	431a      	orrs	r2, r3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	605a      	str	r2, [r3, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	689a      	ldr	r2, [r3, #8]
 8002866:	7bfb      	ldrb	r3, [r7, #15]
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	2103      	movs	r1, #3
 800286c:	fa01 f303 	lsl.w	r3, r1, r3
 8002870:	43db      	mvns	r3, r3
 8002872:	4013      	ands	r3, r2
 8002874:	7f39      	ldrb	r1, [r7, #28]
 8002876:	7bfa      	ldrb	r2, [r7, #15]
 8002878:	0052      	lsls	r2, r2, #1
 800287a:	fa01 f202 	lsl.w	r2, r1, r2
 800287e:	431a      	orrs	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	609a      	str	r2, [r3, #8]
 8002884:	e000      	b.n	8002888 <TM_GPIO_INT_Init+0xf4>
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
			continue;
 8002886:	bf00      	nop
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 8002888:	7bfb      	ldrb	r3, [r7, #15]
 800288a:	3301      	adds	r3, #1
 800288c:	73fb      	strb	r3, [r7, #15]
 800288e:	7bfb      	ldrb	r3, [r7, #15]
 8002890:	2b0f      	cmp	r3, #15
 8002892:	d994      	bls.n	80027be <TM_GPIO_INT_Init+0x2a>
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
		}
	}
}
 8002894:	bf00      	nop
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	200007b8 	.word	0x200007b8

080028a0 <TM_SPI_Send>:
 * @brief  Sends single byte over SPI
 * @param  *SPIx: Pointer to SPIx peripheral you will use, where x is between 1 to 6
 * @param  data: 8-bit data size to send over SPI
 * @retval Received byte from slave device
 */
static __INLINE uint8_t TM_SPI_Send(SPI_TypeDef* SPIx, uint8_t data) {
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
 80028a8:	460b      	mov	r3, r1
 80028aa:	70fb      	strb	r3, [r7, #3]
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED_RESP(SPIx, 0);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	881b      	ldrh	r3, [r3, #0]
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <TM_SPI_Send+0x1e>
 80028ba:	2300      	movs	r3, #0
 80028bc:	e025      	b.n	800290a <TM_SPI_Send+0x6a>
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT(SPIx);
 80028be:	bf00      	nop
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	891b      	ldrh	r3, [r3, #8]
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	f003 0303 	and.w	r3, r3, #3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d0f8      	beq.n	80028c0 <TM_SPI_Send+0x20>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	891b      	ldrh	r3, [r3, #8]
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1f1      	bne.n	80028c0 <TM_SPI_Send+0x20>
	
	/* Fill output buffer with data */
	SPIx->DR = data;
 80028dc:	78fb      	ldrb	r3, [r7, #3]
 80028de:	b29a      	uxth	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	819a      	strh	r2, [r3, #12]
	
	/* Wait for transmission to complete */
	SPI_WAIT(SPIx);
 80028e4:	bf00      	nop
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	891b      	ldrh	r3, [r3, #8]
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	f003 0303 	and.w	r3, r3, #3
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d0f8      	beq.n	80028e6 <TM_SPI_Send+0x46>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	891b      	ldrh	r3, [r3, #8]
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1f1      	bne.n	80028e6 <TM_SPI_Send+0x46>
	
	/* Return data from buffer */
	return SPIx->DR;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	899b      	ldrh	r3, [r3, #12]
 8002906:	b29b      	uxth	r3, r3
 8002908:	b2db      	uxtb	r3, r3
}
 800290a:	4618      	mov	r0, r3
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	bc80      	pop	{r7}
 8002912:	4770      	bx	lr

08002914 <TM_LIS302DL_LIS3DSH_Detect>:

TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_Error;
float TM_LIS3DSH_INT_Sensitivity;

/* Public */
TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_Detect(void) {
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
	uint8_t id;
	/* Delay on power up */
	TM_LIS302DL_LIS3DSH_INT_Delay();
 800291a:	f000 faf5 	bl	8002f08 <TM_LIS302DL_LIS3DSH_INT_Delay>
	/* Init SPI */
	TM_LIS302DL_LIS3DSH_INT_InitPins();
 800291e:	f000 f86b 	bl	80029f8 <TM_LIS302DL_LIS3DSH_INT_InitPins>
	/* Get ID */
	TM_LIS302DL_LIS3DSH_INT_ReadSPI(&id, LIS302DL_LIS3DSH_REG_WHO_I_AM, 1);
 8002922:	1dfb      	adds	r3, r7, #7
 8002924:	2201      	movs	r2, #1
 8002926:	210f      	movs	r1, #15
 8002928:	4618      	mov	r0, r3
 800292a:	f000 f8c3 	bl	8002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	/* Check device */
	if (id == LIS302DL_ID) {
 800292e:	79fb      	ldrb	r3, [r7, #7]
 8002930:	2b3b      	cmp	r3, #59	; 0x3b
 8002932:	d104      	bne.n	800293e <TM_LIS302DL_LIS3DSH_Detect+0x2a>
		/* Set device */
		TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 8002934:	4b08      	ldr	r3, [pc, #32]	; (8002958 <TM_LIS302DL_LIS3DSH_Detect+0x44>)
 8002936:	2201      	movs	r2, #1
 8002938:	701a      	strb	r2, [r3, #0]
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 800293a:	2301      	movs	r3, #1
 800293c:	e008      	b.n	8002950 <TM_LIS302DL_LIS3DSH_Detect+0x3c>
	} else if (id == LIS3DSH_ID) {
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	2b3f      	cmp	r3, #63	; 0x3f
 8002942:	d104      	bne.n	800294e <TM_LIS302DL_LIS3DSH_Detect+0x3a>
		/* Set device */
		TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 8002944:	4b04      	ldr	r3, [pc, #16]	; (8002958 <TM_LIS302DL_LIS3DSH_Detect+0x44>)
 8002946:	2202      	movs	r2, #2
 8002948:	701a      	strb	r2, [r3, #0]
		/* Return device */;
		return TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 800294a:	2302      	movs	r3, #2
 800294c:	e000      	b.n	8002950 <TM_LIS302DL_LIS3DSH_Detect+0x3c>
	}
	
	/* Return Error */
	return TM_LIS302DL_LIS3DSH_Device_Error;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	200007ce 	.word	0x200007ce

0800295c <TM_LIS302DL_LIS3DSH_Init>:

TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_Init(TM_LIS302DL_LIS3DSH_Sensitivity_t Sensitivity, TM_LIS302DL_LIS3DSH_Filter_t Filter) {
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	460a      	mov	r2, r1
 8002966:	71fb      	strb	r3, [r7, #7]
 8002968:	4613      	mov	r3, r2
 800296a:	71bb      	strb	r3, [r7, #6]
	/* Init pinout and SPI */
	TM_LIS302DL_LIS3DSH_INT_InitPins();
 800296c:	f000 f844 	bl	80029f8 <TM_LIS302DL_LIS3DSH_INT_InitPins>
	/* Some delay */
	TM_LIS302DL_LIS3DSH_INT_Delay();
 8002970:	f000 faca 	bl	8002f08 <TM_LIS302DL_LIS3DSH_INT_Delay>
	/* Detect proper device and init it */
	if (TM_LIS302DL_LIS3DSH_Detect() == TM_LIS302DL_LIS3DSH_Device_LIS302DL) {
 8002974:	f7ff ffce 	bl	8002914 <TM_LIS302DL_LIS3DSH_Detect>
 8002978:	4603      	mov	r3, r0
 800297a:	2b01      	cmp	r3, #1
 800297c:	d107      	bne.n	800298e <TM_LIS302DL_LIS3DSH_Init+0x32>
		/* Init sequence for LIS302DL */
		TM_LIS302DL_LIS3DSH_INT_InitLIS302DL(Sensitivity, Filter);
 800297e:	79ba      	ldrb	r2, [r7, #6]
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	4611      	mov	r1, r2
 8002984:	4618      	mov	r0, r3
 8002986:	f000 f945 	bl	8002c14 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 800298a:	2301      	movs	r3, #1
 800298c:	e010      	b.n	80029b0 <TM_LIS302DL_LIS3DSH_Init+0x54>
	} else if (TM_LIS302DL_LIS3DSH_Detect() == TM_LIS302DL_LIS3DSH_Device_LIS3DSH) {
 800298e:	f7ff ffc1 	bl	8002914 <TM_LIS302DL_LIS3DSH_Detect>
 8002992:	4603      	mov	r3, r0
 8002994:	2b02      	cmp	r3, #2
 8002996:	d107      	bne.n	80029a8 <TM_LIS302DL_LIS3DSH_Init+0x4c>
		/* Init sequence for LIS3DSH */
		TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH(Sensitivity, Filter);
 8002998:	79ba      	ldrb	r2, [r7, #6]
 800299a:	79fb      	ldrb	r3, [r7, #7]
 800299c:	4611      	mov	r1, r2
 800299e:	4618      	mov	r0, r3
 80029a0:	f000 f8b4 	bl	8002b0c <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 80029a4:	2302      	movs	r3, #2
 80029a6:	e003      	b.n	80029b0 <TM_LIS302DL_LIS3DSH_Init+0x54>
	}
	
	/* Error detection */
	TM_LIS302DL_LIS3DSH_INT_Device = TM_LIS302DL_LIS3DSH_Device_Error;
 80029a8:	4b03      	ldr	r3, [pc, #12]	; (80029b8 <TM_LIS302DL_LIS3DSH_Init+0x5c>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	701a      	strb	r2, [r3, #0]
	/* Return Error */
	return TM_LIS302DL_LIS3DSH_Device_Error;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	200007ce 	.word	0x200007ce

080029bc <TM_LIS302DL_LIS3DSH_ReadAxes>:

TM_LIS302DL_LIS3DSH_Device_t TM_LIS302DL_LIS3DSH_ReadAxes(TM_LIS302DL_LIS3DSH_t* Axes_Data) {
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
	if (TM_LIS302DL_LIS3DSH_INT_Device == TM_LIS302DL_LIS3DSH_Device_LIS302DL) {
 80029c4:	4b0b      	ldr	r3, [pc, #44]	; (80029f4 <TM_LIS302DL_LIS3DSH_ReadAxes+0x38>)
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d104      	bne.n	80029d6 <TM_LIS302DL_LIS3DSH_ReadAxes+0x1a>
		/* Init sequence for LIS302DL */
		TM_LIS302DL_INT_ReadAxes(Axes_Data);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 fa2f 	bl	8002e30 <TM_LIS302DL_INT_ReadAxes>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS302DL;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e009      	b.n	80029ea <TM_LIS302DL_LIS3DSH_ReadAxes+0x2e>
	} else if (TM_LIS302DL_LIS3DSH_INT_Device == TM_LIS302DL_LIS3DSH_Device_LIS3DSH) {
 80029d6:	4b07      	ldr	r3, [pc, #28]	; (80029f4 <TM_LIS302DL_LIS3DSH_ReadAxes+0x38>)
 80029d8:	781b      	ldrb	r3, [r3, #0]
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d104      	bne.n	80029e8 <TM_LIS302DL_LIS3DSH_ReadAxes+0x2c>
		/* Init sequence for LIS3DSH */
		TM_LIS3DSH_INT_ReadAxes(Axes_Data);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f996 	bl	8002d10 <TM_LIS3DSH_INT_ReadAxes>
		/* Return device */
		return TM_LIS302DL_LIS3DSH_Device_LIS3DSH;
 80029e4:	2302      	movs	r3, #2
 80029e6:	e000      	b.n	80029ea <TM_LIS302DL_LIS3DSH_ReadAxes+0x2e>
	}
	/* Return Error */
	return TM_LIS302DL_LIS3DSH_Device_Error;
 80029e8:	2300      	movs	r3, #0
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	200007ce 	.word	0x200007ce

080029f8 <TM_LIS302DL_LIS3DSH_INT_InitPins>:

/* Private */
void TM_LIS302DL_LIS3DSH_INT_InitPins(void) {
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	static uint8_t initialized = 0;
	if (initialized) {
 80029fe:	4b13      	ldr	r3, [pc, #76]	; (8002a4c <TM_LIS302DL_LIS3DSH_INT_InitPins+0x54>)
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d11d      	bne.n	8002a42 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x4a>
		return;
	}
	
	/* Initialize SPI */
	TM_SPI_Init(LIS302DL_LIS3DSH_SPI, LIS302DL_LIS3DSH_SPI_PINSPACK);
 8002a06:	2100      	movs	r1, #0
 8002a08:	4811      	ldr	r0, [pc, #68]	; (8002a50 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x58>)
 8002a0a:	f000 fa8f 	bl	8002f2c <TM_SPI_Init>
	
	/* Enable clock for CS port */
	RCC_AHB1PeriphClockCmd(LIS302DL_LIS3DSH_CS_RCC, ENABLE);
 8002a0e:	2101      	movs	r1, #1
 8002a10:	2010      	movs	r0, #16
 8002a12:	f7fe fecb 	bl	80017ac <RCC_AHB1PeriphClockCmd>
	
	/* Configure CS pin */
	GPIO_InitStruct.GPIO_Pin = LIS302DL_LIS3DSH_CS_PIN;
 8002a16:	2308      	movs	r3, #8
 8002a18:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8002a22:	2301      	movs	r3, #1
 8002a24:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_25MHz;
 8002a26:	2301      	movs	r3, #1
 8002a28:	717b      	strb	r3, [r7, #5]
	/* GPIO Init */
	GPIO_Init(LIS302DL_LIS3DSH_CS_PORT, &GPIO_InitStruct);
 8002a2a:	463b      	mov	r3, r7
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4809      	ldr	r0, [pc, #36]	; (8002a54 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x5c>)
 8002a30:	f7fe fd3c 	bl	80014ac <GPIO_Init>
	
	/* CS HIGH */
	LIS302DL_LIS3DSH_CS_HIGH;
 8002a34:	4b07      	ldr	r3, [pc, #28]	; (8002a54 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x5c>)
 8002a36:	2208      	movs	r2, #8
 8002a38:	831a      	strh	r2, [r3, #24]
	
	initialized = 1;
 8002a3a:	4b04      	ldr	r3, [pc, #16]	; (8002a4c <TM_LIS302DL_LIS3DSH_INT_InitPins+0x54>)
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	701a      	strb	r2, [r3, #0]
 8002a40:	e000      	b.n	8002a44 <TM_LIS302DL_LIS3DSH_INT_InitPins+0x4c>
/* Private */
void TM_LIS302DL_LIS3DSH_INT_InitPins(void) {
	GPIO_InitTypeDef GPIO_InitStruct;
	static uint8_t initialized = 0;
	if (initialized) {
		return;
 8002a42:	bf00      	nop
	
	/* CS HIGH */
	LIS302DL_LIS3DSH_CS_HIGH;
	
	initialized = 1;
}
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	200007cf 	.word	0x200007cf
 8002a50:	40013000 	.word	0x40013000
 8002a54:	40021000 	.word	0x40021000

08002a58 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>:

void TM_LIS302DL_LIS3DSH_INT_WriteSPI(uint8_t* data, uint8_t addr, uint8_t count) {
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	460b      	mov	r3, r1
 8002a62:	70fb      	strb	r3, [r7, #3]
 8002a64:	4613      	mov	r3, r2
 8002a66:	70bb      	strb	r3, [r7, #2]
	/* Start SPI transmission */
	LIS302DL_LIS3DSH_CS_LOW;
 8002a68:	4b0f      	ldr	r3, [pc, #60]	; (8002aa8 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x50>)
 8002a6a:	2208      	movs	r2, #8
 8002a6c:	835a      	strh	r2, [r3, #26]
	
	if (count > 1 && TM_LIS302DL_LIS3DSH_INT_Device == TM_LIS302DL_LIS3DSH_Device_LIS302DL) {
 8002a6e:	78bb      	ldrb	r3, [r7, #2]
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d907      	bls.n	8002a84 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x2c>
 8002a74:	4b0d      	ldr	r3, [pc, #52]	; (8002aac <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x54>)
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d103      	bne.n	8002a84 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x2c>
		/* Add autoincrement bit */
		/* Only LIS302DL device */
		addr |= 0x40;
 8002a7c:	78fb      	ldrb	r3, [r7, #3]
 8002a7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a82:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Send address */
	TM_SPI_Send(LIS302DL_LIS3DSH_SPI, addr);
 8002a84:	78fb      	ldrb	r3, [r7, #3]
 8002a86:	4619      	mov	r1, r3
 8002a88:	4809      	ldr	r0, [pc, #36]	; (8002ab0 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x58>)
 8002a8a:	f7ff ff09 	bl	80028a0 <TM_SPI_Send>
	/* Send data */
	TM_SPI_WriteMulti(LIS302DL_LIS3DSH_SPI, data, count);
 8002a8e:	78bb      	ldrb	r3, [r7, #2]
 8002a90:	461a      	mov	r2, r3
 8002a92:	6879      	ldr	r1, [r7, #4]
 8002a94:	4806      	ldr	r0, [pc, #24]	; (8002ab0 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x58>)
 8002a96:	f000 fab9 	bl	800300c <TM_SPI_WriteMulti>
	
	/* Stop SPI transmission */
	LIS302DL_LIS3DSH_CS_HIGH;
 8002a9a:	4b03      	ldr	r3, [pc, #12]	; (8002aa8 <TM_LIS302DL_LIS3DSH_INT_WriteSPI+0x50>)
 8002a9c:	2208      	movs	r2, #8
 8002a9e:	831a      	strh	r2, [r3, #24]
}
 8002aa0:	bf00      	nop
 8002aa2:	3708      	adds	r7, #8
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	200007ce 	.word	0x200007ce
 8002ab0:	40013000 	.word	0x40013000

08002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>:

void TM_LIS302DL_LIS3DSH_INT_ReadSPI(uint8_t* data, uint8_t addr, uint8_t count) {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	460b      	mov	r3, r1
 8002abe:	70fb      	strb	r3, [r7, #3]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	70bb      	strb	r3, [r7, #2]
	/* Start SPI transmission */
	LIS302DL_LIS3DSH_CS_LOW;
 8002ac4:	4b0f      	ldr	r3, [pc, #60]	; (8002b04 <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x50>)
 8002ac6:	2208      	movs	r2, #8
 8002ac8:	835a      	strh	r2, [r3, #26]
	
	/* Add read bit */
	addr |= 0x80;
 8002aca:	78fb      	ldrb	r3, [r7, #3]
 8002acc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002ad0:	70fb      	strb	r3, [r7, #3]
	
	if (count > 1) {
 8002ad2:	78bb      	ldrb	r3, [r7, #2]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d903      	bls.n	8002ae0 <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x2c>
		/* Add autoincrement bit */
		addr |= 0x40;
 8002ad8:	78fb      	ldrb	r3, [r7, #3]
 8002ada:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ade:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Send address */
	TM_SPI_Send(LIS302DL_LIS3DSH_SPI, addr);
 8002ae0:	78fb      	ldrb	r3, [r7, #3]
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	4808      	ldr	r0, [pc, #32]	; (8002b08 <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x54>)
 8002ae6:	f7ff fedb 	bl	80028a0 <TM_SPI_Send>
	/* Receive data */
	TM_SPI_ReadMulti(LIS302DL_LIS3DSH_SPI, data, 0x00, count);
 8002aea:	78bb      	ldrb	r3, [r7, #2]
 8002aec:	2200      	movs	r2, #0
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	4805      	ldr	r0, [pc, #20]	; (8002b08 <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x54>)
 8002af2:	f000 facf 	bl	8003094 <TM_SPI_ReadMulti>
	
	/* Stop SPI transmission */
	LIS302DL_LIS3DSH_CS_HIGH;
 8002af6:	4b03      	ldr	r3, [pc, #12]	; (8002b04 <TM_LIS302DL_LIS3DSH_INT_ReadSPI+0x50>)
 8002af8:	2208      	movs	r2, #8
 8002afa:	831a      	strh	r2, [r3, #24]
}
 8002afc:	bf00      	nop
 8002afe:	3708      	adds	r7, #8
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40021000 	.word	0x40021000
 8002b08:	40013000 	.word	0x40013000

08002b0c <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH>:

void TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH(TM_LIS302DL_LIS3DSH_Sensitivity_t Sensitivity, TM_LIS302DL_LIS3DSH_Filter_t Filter) {
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4603      	mov	r3, r0
 8002b14:	460a      	mov	r2, r1
 8002b16:	71fb      	strb	r3, [r7, #7]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	71bb      	strb	r3, [r7, #6]
	uint8_t tmpreg;
	uint16_t temp;

	/* Set data */
	temp = (uint16_t) (LIS3DSH_DATARATE_100 | LIS3DSH_XYZ_ENABLE);
 8002b1c:	2367      	movs	r3, #103	; 0x67
 8002b1e:	81fb      	strh	r3, [r7, #14]
	temp |= (uint16_t) (LIS3DSH_SERIALINTERFACE_4WIRE | LIS3DSH_SELFTEST_NORMAL);
	
	/* Set sensitivity */
	if (Sensitivity == TM_LIS3DSH_Sensitivity_2G) {
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d103      	bne.n	8002b2e <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x22>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_2);
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8002b26:	4b35      	ldr	r3, [pc, #212]	; (8002bfc <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 8002b28:	4a35      	ldr	r2, [pc, #212]	; (8002c00 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf4>)
 8002b2a:	601a      	str	r2, [r3, #0]
 8002b2c:	e02a      	b.n	8002b84 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_4G) {
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d107      	bne.n	8002b44 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x38>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_4);
 8002b34:	89fb      	ldrh	r3, [r7, #14]
 8002b36:	f043 0308 	orr.w	r3, r3, #8
 8002b3a:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 8002b3c:	4b2f      	ldr	r3, [pc, #188]	; (8002bfc <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 8002b3e:	4a31      	ldr	r2, [pc, #196]	; (8002c04 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf8>)
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	e01f      	b.n	8002b84 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_6G) {
 8002b44:	79fb      	ldrb	r3, [r7, #7]
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d107      	bne.n	8002b5a <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x4e>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_6);
 8002b4a:	89fb      	ldrh	r3, [r7, #14]
 8002b4c:	f043 0310 	orr.w	r3, r3, #16
 8002b50:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 8002b52:	4b2a      	ldr	r3, [pc, #168]	; (8002bfc <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 8002b54:	4a2c      	ldr	r2, [pc, #176]	; (8002c08 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xfc>)
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	e014      	b.n	8002b84 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_8G) {
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	2b03      	cmp	r3, #3
 8002b5e:	d107      	bne.n	8002b70 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x64>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_8);
 8002b60:	89fb      	ldrh	r3, [r7, #14]
 8002b62:	f043 0318 	orr.w	r3, r3, #24
 8002b66:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 8002b68:	4b24      	ldr	r3, [pc, #144]	; (8002bfc <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 8002b6a:	4a28      	ldr	r2, [pc, #160]	; (8002c0c <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x100>)
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	e009      	b.n	8002b84 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x78>
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_16G) {
 8002b70:	79fb      	ldrb	r3, [r7, #7]
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d13b      	bne.n	8002bee <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe2>
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_16);
 8002b76:	89fb      	ldrh	r3, [r7, #14]
 8002b78:	f043 0320 	orr.w	r3, r3, #32
 8002b7c:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 8002b7e:	4b1f      	ldr	r3, [pc, #124]	; (8002bfc <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xf0>)
 8002b80:	4a23      	ldr	r2, [pc, #140]	; (8002c10 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x104>)
 8002b82:	601a      	str	r2, [r3, #0]
	} else {
		return;
	}
	
	/* Set filter */
	if (Filter == TM_LIS3DSH_Filter_800Hz) {
 8002b84:	79bb      	ldrb	r3, [r7, #6]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d01a      	beq.n	8002bc0 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xb4>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_800 << 8);
	} else if (Filter == TM_LIS3DSH_Filter_400Hz) {
 8002b8a:	79bb      	ldrb	r3, [r7, #6]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d104      	bne.n	8002b9a <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0x8e>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_400 << 8);
 8002b90:	89fb      	ldrh	r3, [r7, #14]
 8002b92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b96:	81fb      	strh	r3, [r7, #14]
 8002b98:	e012      	b.n	8002bc0 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xb4>
	} else if (Filter == TM_LIS3DSH_Filter_200Hz) {
 8002b9a:	79bb      	ldrb	r3, [r7, #6]
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d106      	bne.n	8002bae <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xa2>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_200 << 8);
 8002ba0:	89fb      	ldrh	r3, [r7, #14]
 8002ba2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ba6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002baa:	81fb      	strh	r3, [r7, #14]
 8002bac:	e008      	b.n	8002bc0 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xb4>
	} else if (Filter == TM_LIS3DSH_Filter_50Hz) {
 8002bae:	79bb      	ldrb	r3, [r7, #6]
 8002bb0:	2b03      	cmp	r3, #3
 8002bb2:	d11e      	bne.n	8002bf2 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe6>
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_50 << 8);
 8002bb4:	89fb      	ldrh	r3, [r7, #14]
 8002bb6:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 8002bba:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 8002bbe:	81fb      	strh	r3, [r7, #14]
	} else {
		return;
	}
	
	/* Configure MEMS: power mode(ODR) and axes enable */
	tmpreg = (uint8_t) (temp);
 8002bc0:	89fb      	ldrh	r3, [r7, #14]
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	737b      	strb	r3, [r7, #13]

	/* Write value to MEMS CTRL_REG4 register */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI(&tmpreg, LIS3DSH_CTRL_REG4_ADDR, 1);
 8002bc6:	f107 030d 	add.w	r3, r7, #13
 8002bca:	2201      	movs	r2, #1
 8002bcc:	2120      	movs	r1, #32
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff ff42 	bl	8002a58 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>

	/* Configure MEMS: full scale and self test */
	tmpreg = (uint8_t) (temp >> 8);
 8002bd4:	89fb      	ldrh	r3, [r7, #14]
 8002bd6:	0a1b      	lsrs	r3, r3, #8
 8002bd8:	b29b      	uxth	r3, r3
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	737b      	strb	r3, [r7, #13]

	/* Write value to MEMS CTRL_REG5 register */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI(&tmpreg, LIS3DSH_CTRL_REG5_ADDR, 1);
 8002bde:	f107 030d 	add.w	r3, r7, #13
 8002be2:	2201      	movs	r2, #1
 8002be4:	2124      	movs	r1, #36	; 0x24
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff ff36 	bl	8002a58 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
 8002bec:	e002      	b.n	8002bf4 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe8>
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_24G;
	} else if (Sensitivity == TM_LIS3DSH_Sensitivity_16G) {
		temp |= (uint16_t) (LIS3DSH_FULLSCALE_16);
		TM_LIS3DSH_INT_Sensitivity = LIS3DSH_SENSITIVITY_0_73G;
	} else {
		return;
 8002bee:	bf00      	nop
 8002bf0:	e000      	b.n	8002bf4 <TM_LIS302DL_LIS3DSH_INT_InitLIS3DSH+0xe8>
	} else if (Filter == TM_LIS3DSH_Filter_200Hz) {
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_200 << 8);
	} else if (Filter == TM_LIS3DSH_Filter_50Hz) {
		temp |= (uint16_t) (LIS3DSH_FILTER_BW_50 << 8);
	} else {
		return;
 8002bf2:	bf00      	nop
	/* Configure MEMS: full scale and self test */
	tmpreg = (uint8_t) (temp >> 8);

	/* Write value to MEMS CTRL_REG5 register */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI(&tmpreg, LIS3DSH_CTRL_REG5_ADDR, 1);
}
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	2000089c 	.word	0x2000089c
 8002c00:	3d75c28f 	.word	0x3d75c28f
 8002c04:	3df5c28f 	.word	0x3df5c28f
 8002c08:	3e3851ec 	.word	0x3e3851ec
 8002c0c:	3e75c28f 	.word	0x3e75c28f
 8002c10:	3f3ae148 	.word	0x3f3ae148

08002c14 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL>:

void TM_LIS302DL_LIS3DSH_INT_InitLIS302DL(TM_LIS302DL_LIS3DSH_Sensitivity_t Sensitivity, TM_LIS302DL_LIS3DSH_Filter_t Filter) {
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	460a      	mov	r2, r1
 8002c1e:	71fb      	strb	r3, [r7, #7]
 8002c20:	4613      	mov	r3, r2
 8002c22:	71bb      	strb	r3, [r7, #6]
	uint16_t ctrl;
	
	/* Reboot */
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002c24:	f107 030e 	add.w	r3, r7, #14
 8002c28:	2201      	movs	r2, #1
 8002c2a:	2121      	movs	r1, #33	; 0x21
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7ff ff41 	bl	8002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	ctrl |= LIS302DL_BOOT_REBOOTMEMORY;
 8002c32:	89fb      	ldrh	r3, [r7, #14]
 8002c34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	81fb      	strh	r3, [r7, #14]
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002c3c:	f107 030e 	add.w	r3, r7, #14
 8002c40:	2201      	movs	r2, #1
 8002c42:	2121      	movs	r1, #33	; 0x21
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ff07 	bl	8002a58 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
	
	/* Init settings */
	ctrl = (uint16_t) (LIS302DL_DATARATE_100 | LIS302DL_LOWPOWERMODE_ACTIVE | LIS302DL_SELFTEST_NORMAL | LIS302DL_XYZ_ENABLE);
 8002c4a:	2347      	movs	r3, #71	; 0x47
 8002c4c:	81fb      	strh	r3, [r7, #14]
	if (Sensitivity == TM_LIS302DL_Sensitivity_2_3G) {
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	2b05      	cmp	r3, #5
 8002c52:	d105      	bne.n	8002c60 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0x4c>
		ctrl |= (uint16_t) LIS302DL_FULLSCALE_2_3;
 8002c54:	89fb      	ldrh	r3, [r7, #14]
 8002c56:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002c58:	4b2a      	ldr	r3, [pc, #168]	; (8002d04 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf0>)
 8002c5a:	4a2b      	ldr	r2, [pc, #172]	; (8002d08 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf4>)
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	e00a      	b.n	8002c76 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0x62>
	} else if (Sensitivity == TM_LIS302DL_Sensitivity_9_2G) {
 8002c60:	79fb      	ldrb	r3, [r7, #7]
 8002c62:	2b06      	cmp	r3, #6
 8002c64:	d147      	bne.n	8002cf6 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe2>
		ctrl |= (uint16_t) LIS302DL_FULLSCALE_9_2;
 8002c66:	89fb      	ldrh	r3, [r7, #14]
 8002c68:	f043 0320 	orr.w	r3, r3, #32
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	81fb      	strh	r3, [r7, #14]
		TM_LIS3DSH_INT_Sensitivity = LIS302DL_SENSITIVITY_9_2G;
 8002c70:	4b24      	ldr	r3, [pc, #144]	; (8002d04 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf0>)
 8002c72:	4a26      	ldr	r2, [pc, #152]	; (8002d0c <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xf8>)
 8002c74:	601a      	str	r2, [r3, #0]
	} else {
		return;
	}
	/* Write settings */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002c76:	f107 030e 	add.w	r3, r7, #14
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	2120      	movs	r1, #32
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff feea 	bl	8002a58 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
	
	/* Read filter */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002c84:	f107 030e 	add.w	r3, r7, #14
 8002c88:	2201      	movs	r2, #1
 8002c8a:	2121      	movs	r1, #33	; 0x21
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff fee3 	bl	8002a58 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
	ctrl &= (uint8_t) ~(LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER | LIS302DL_HIGHPASSFILTER_LEVEL_3 | LIS302DL_HIGHPASSFILTERINTERRUPT_1_2);
 8002c92:	89fb      	ldrh	r3, [r7, #14]
 8002c94:	f003 03d0 	and.w	r3, r3, #208	; 0xd0
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	81fb      	strh	r3, [r7, #14]
	/* Set filter */
    ctrl |= (uint8_t) (LIS302DL_HIGHPASSFILTERINTERRUPT_1_2 | LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER);
 8002c9c:	89fb      	ldrh	r3, [r7, #14]
 8002c9e:	f043 032c 	orr.w	r3, r3, #44	; 0x2c
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	81fb      	strh	r3, [r7, #14]
	/* Set filter value */
	if (Filter == TM_LIS302DL_Filter_2Hz) {
 8002ca6:	79bb      	ldrb	r3, [r7, #6]
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	d102      	bne.n	8002cb2 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0x9e>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_0;
 8002cac:	89fb      	ldrh	r3, [r7, #14]
 8002cae:	81fb      	strh	r3, [r7, #14]
 8002cb0:	e019      	b.n	8002ce6 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xd2>
	} else if (Filter == TM_LIS302DL_Filter_1Hz) {
 8002cb2:	79bb      	ldrb	r3, [r7, #6]
 8002cb4:	2b05      	cmp	r3, #5
 8002cb6:	d105      	bne.n	8002cc4 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xb0>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_1;
 8002cb8:	89fb      	ldrh	r3, [r7, #14]
 8002cba:	f043 0301 	orr.w	r3, r3, #1
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	81fb      	strh	r3, [r7, #14]
 8002cc2:	e010      	b.n	8002ce6 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xd2>
	} else if (Filter == TM_LIS302DL_Filter_500mHz) {
 8002cc4:	79bb      	ldrb	r3, [r7, #6]
 8002cc6:	2b06      	cmp	r3, #6
 8002cc8:	d105      	bne.n	8002cd6 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xc2>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_2;
 8002cca:	89fb      	ldrh	r3, [r7, #14]
 8002ccc:	f043 0302 	orr.w	r3, r3, #2
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	81fb      	strh	r3, [r7, #14]
 8002cd4:	e007      	b.n	8002ce6 <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xd2>
	} else if (Filter == TM_LIS302DL_Filter_250mHz) {
 8002cd6:	79bb      	ldrb	r3, [r7, #6]
 8002cd8:	2b07      	cmp	r3, #7
 8002cda:	d10e      	bne.n	8002cfa <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe6>
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_3;
 8002cdc:	89fb      	ldrh	r3, [r7, #14]
 8002cde:	f043 0303 	orr.w	r3, r3, #3
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	81fb      	strh	r3, [r7, #14]
	} else {
		return;
	}
	/* Write settings */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002ce6:	f107 030e 	add.w	r3, r7, #14
 8002cea:	2201      	movs	r2, #1
 8002cec:	2121      	movs	r1, #33	; 0x21
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff feb2 	bl	8002a58 <TM_LIS302DL_LIS3DSH_INT_WriteSPI>
 8002cf4:	e002      	b.n	8002cfc <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe8>
		TM_LIS3DSH_INT_Sensitivity = LIS302DL_SENSITIVITY_2_3G;
	} else if (Sensitivity == TM_LIS302DL_Sensitivity_9_2G) {
		ctrl |= (uint16_t) LIS302DL_FULLSCALE_9_2;
		TM_LIS3DSH_INT_Sensitivity = LIS302DL_SENSITIVITY_9_2G;
	} else {
		return;
 8002cf6:	bf00      	nop
 8002cf8:	e000      	b.n	8002cfc <TM_LIS302DL_LIS3DSH_INT_InitLIS302DL+0xe8>
	} else if (Filter == TM_LIS302DL_Filter_500mHz) {
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_2;
	} else if (Filter == TM_LIS302DL_Filter_250mHz) {
		ctrl |= (uint8_t) LIS302DL_HIGHPASSFILTER_LEVEL_3;
	} else {
		return;
 8002cfa:	bf00      	nop
	}
	/* Write settings */
	TM_LIS302DL_LIS3DSH_INT_WriteSPI((uint8_t *)&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
}
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	2000089c 	.word	0x2000089c
 8002d08:	41900000 	.word	0x41900000
 8002d0c:	42900000 	.word	0x42900000

08002d10 <TM_LIS3DSH_INT_ReadAxes>:

void TM_LIS3DSH_INT_ReadAxes(TM_LIS302DL_LIS3DSH_t *Axes_Data) {
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
	int8_t buffer[6];

	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[0], LIS3DSH_OUT_X_L_ADDR, 1);
 8002d18:	f107 0308 	add.w	r3, r7, #8
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	2128      	movs	r1, #40	; 0x28
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff fec7 	bl	8002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[1], LIS3DSH_OUT_X_H_ADDR, 1);
 8002d26:	f107 0308 	add.w	r3, r7, #8
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	2129      	movs	r1, #41	; 0x29
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7ff febf 	bl	8002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[2], LIS3DSH_OUT_Y_L_ADDR, 1);
 8002d36:	f107 0308 	add.w	r3, r7, #8
 8002d3a:	3302      	adds	r3, #2
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	212a      	movs	r1, #42	; 0x2a
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff feb7 	bl	8002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[3], LIS3DSH_OUT_Y_H_ADDR, 1);
 8002d46:	f107 0308 	add.w	r3, r7, #8
 8002d4a:	3303      	adds	r3, #3
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	212b      	movs	r1, #43	; 0x2b
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7ff feaf 	bl	8002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[4], LIS3DSH_OUT_Z_L_ADDR, 1);
 8002d56:	f107 0308 	add.w	r3, r7, #8
 8002d5a:	3304      	adds	r3, #4
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	212c      	movs	r1, #44	; 0x2c
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff fea7 	bl	8002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[5], LIS3DSH_OUT_Z_H_ADDR, 1);
 8002d66:	f107 0308 	add.w	r3, r7, #8
 8002d6a:	3305      	adds	r3, #5
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	212d      	movs	r1, #45	; 0x2d
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7ff fe9f 	bl	8002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	
	/* Set axes */
	Axes_Data->X = (int16_t)((buffer[1] << 8) + buffer[0]) * TM_LIS3DSH_INT_Sensitivity;
 8002d76:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	021b      	lsls	r3, r3, #8
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	4413      	add	r3, r2
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	b21b      	sxth	r3, r3
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7fd ffe1 	bl	8000d54 <__aeabi_i2f>
 8002d92:	4602      	mov	r2, r0
 8002d94:	4b25      	ldr	r3, [pc, #148]	; (8002e2c <TM_LIS3DSH_INT_ReadAxes+0x11c>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4619      	mov	r1, r3
 8002d9a:	4610      	mov	r0, r2
 8002d9c:	f7fe f82e 	bl	8000dfc <__aeabi_fmul>
 8002da0:	4603      	mov	r3, r0
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fe f9f0 	bl	8001188 <__aeabi_f2iz>
 8002da8:	4603      	mov	r3, r0
 8002daa:	b21a      	sxth	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	801a      	strh	r2, [r3, #0]
	Axes_Data->Y = (int16_t)((buffer[3] << 8) + buffer[2]) * TM_LIS3DSH_INT_Sensitivity;
 8002db0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	021b      	lsls	r3, r3, #8
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	4413      	add	r3, r2
 8002dc2:	b29b      	uxth	r3, r3
 8002dc4:	b21b      	sxth	r3, r3
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fd ffc4 	bl	8000d54 <__aeabi_i2f>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	4b17      	ldr	r3, [pc, #92]	; (8002e2c <TM_LIS3DSH_INT_ReadAxes+0x11c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	4610      	mov	r0, r2
 8002dd6:	f7fe f811 	bl	8000dfc <__aeabi_fmul>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7fe f9d3 	bl	8001188 <__aeabi_f2iz>
 8002de2:	4603      	mov	r3, r0
 8002de4:	b21a      	sxth	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	805a      	strh	r2, [r3, #2]
	Axes_Data->Z = (int16_t)((buffer[5] << 8) + buffer[4]) * TM_LIS3DSH_INT_Sensitivity;
 8002dea:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	021b      	lsls	r3, r3, #8
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	4413      	add	r3, r2
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	b21b      	sxth	r3, r3
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7fd ffa7 	bl	8000d54 <__aeabi_i2f>
 8002e06:	4602      	mov	r2, r0
 8002e08:	4b08      	ldr	r3, [pc, #32]	; (8002e2c <TM_LIS3DSH_INT_ReadAxes+0x11c>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4619      	mov	r1, r3
 8002e0e:	4610      	mov	r0, r2
 8002e10:	f7fd fff4 	bl	8000dfc <__aeabi_fmul>
 8002e14:	4603      	mov	r3, r0
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fe f9b6 	bl	8001188 <__aeabi_f2iz>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	b21a      	sxth	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	809a      	strh	r2, [r3, #4]
}
 8002e24:	bf00      	nop
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	2000089c 	.word	0x2000089c

08002e30 <TM_LIS302DL_INT_ReadAxes>:

void TM_LIS302DL_INT_ReadAxes(TM_LIS302DL_LIS3DSH_t* Axes_Data) {
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
	int8_t buffer[3];
	int16_t SwitchXY;

	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[0], LIS302DL_OUT_X_ADDR, 1);
 8002e38:	f107 0308 	add.w	r3, r7, #8
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	2129      	movs	r1, #41	; 0x29
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff fe37 	bl	8002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[1], LIS302DL_OUT_Y_ADDR, 1);
 8002e46:	f107 0308 	add.w	r3, r7, #8
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	212b      	movs	r1, #43	; 0x2b
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff fe2f 	bl	8002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	TM_LIS302DL_LIS3DSH_INT_ReadSPI((uint8_t*)&buffer[2], LIS302DL_OUT_Z_ADDR, 1);
 8002e56:	f107 0308 	add.w	r3, r7, #8
 8002e5a:	3302      	adds	r3, #2
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	212d      	movs	r1, #45	; 0x2d
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff fe27 	bl	8002ab4 <TM_LIS302DL_LIS3DSH_INT_ReadSPI>
	
	/* Set axes */
	Axes_Data->X = (int16_t) (buffer[0]) * TM_LIS3DSH_INT_Sensitivity;
 8002e66:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7fd ff72 	bl	8000d54 <__aeabi_i2f>
 8002e70:	4602      	mov	r2, r0
 8002e72:	4b24      	ldr	r3, [pc, #144]	; (8002f04 <TM_LIS302DL_INT_ReadAxes+0xd4>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4619      	mov	r1, r3
 8002e78:	4610      	mov	r0, r2
 8002e7a:	f7fd ffbf 	bl	8000dfc <__aeabi_fmul>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7fe f981 	bl	8001188 <__aeabi_f2iz>
 8002e86:	4603      	mov	r3, r0
 8002e88:	b21a      	sxth	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	801a      	strh	r2, [r3, #0]
	Axes_Data->Y = (int16_t) (buffer[1]) * TM_LIS3DSH_INT_Sensitivity;
 8002e8e:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fd ff5e 	bl	8000d54 <__aeabi_i2f>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	4b1a      	ldr	r3, [pc, #104]	; (8002f04 <TM_LIS302DL_INT_ReadAxes+0xd4>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	4610      	mov	r0, r2
 8002ea2:	f7fd ffab 	bl	8000dfc <__aeabi_fmul>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7fe f96d 	bl	8001188 <__aeabi_f2iz>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	b21a      	sxth	r2, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	805a      	strh	r2, [r3, #2]
	Axes_Data->Z = (int16_t) (buffer[2]) * TM_LIS3DSH_INT_Sensitivity;	
 8002eb6:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7fd ff4a 	bl	8000d54 <__aeabi_i2f>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	4b10      	ldr	r3, [pc, #64]	; (8002f04 <TM_LIS302DL_INT_ReadAxes+0xd4>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4610      	mov	r0, r2
 8002eca:	f7fd ff97 	bl	8000dfc <__aeabi_fmul>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7fe f959 	bl	8001188 <__aeabi_f2iz>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	b21a      	sxth	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	809a      	strh	r2, [r3, #4]
	/* Switch axes */
	SwitchXY  = Axes_Data->X;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	881b      	ldrh	r3, [r3, #0]
 8002ee2:	81fb      	strh	r3, [r7, #14]
	Axes_Data->X = Axes_Data->Y;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	801a      	strh	r2, [r3, #0]
	Axes_Data->X = -SwitchXY;
 8002eee:	89fb      	ldrh	r3, [r7, #14]
 8002ef0:	425b      	negs	r3, r3
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	b21a      	sxth	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	801a      	strh	r2, [r3, #0]
}
 8002efa:	bf00      	nop
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	2000089c 	.word	0x2000089c

08002f08 <TM_LIS302DL_LIS3DSH_INT_Delay>:

void TM_LIS302DL_LIS3DSH_INT_Delay(void) {
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
	uint32_t delay = 1000000;
 8002f0e:	4b06      	ldr	r3, [pc, #24]	; (8002f28 <TM_LIS302DL_LIS3DSH_INT_Delay+0x20>)
 8002f10:	607b      	str	r3, [r7, #4]
	while (delay--);
 8002f12:	bf00      	nop
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	1e5a      	subs	r2, r3, #1
 8002f18:	607a      	str	r2, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1fa      	bne.n	8002f14 <TM_LIS302DL_LIS3DSH_INT_Delay+0xc>
}
 8002f1e:	bf00      	nop
 8002f20:	370c      	adds	r7, #12
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr
 8002f28:	000f4240 	.word	0x000f4240

08002f2c <TM_SPI_Init>:
void TM_SPI3_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI4_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI5_INT_InitPins(TM_SPI_PinsPack_t pinspack);
void TM_SPI6_INT_InitPins(TM_SPI_PinsPack_t pinspack);

void TM_SPI_Init(SPI_TypeDef* SPIx, TM_SPI_PinsPack_t pinspack) {
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af02      	add	r7, sp, #8
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	70fb      	strb	r3, [r7, #3]
	/* Init with default settings */
#ifdef USE_SPI1
	if (SPIx == SPI1) {
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a2e      	ldr	r2, [pc, #184]	; (8002ff4 <TM_SPI_Init+0xc8>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d10a      	bne.n	8002f56 <TM_SPI_Init+0x2a>
		TM_SPIx_Init(SPI1, pinspack, TM_SPI1_MODE, TM_SPI1_PRESCALER, TM_SPI1_MASTERSLAVE, TM_SPI1_FIRSTBIT);
 8002f40:	78f9      	ldrb	r1, [r7, #3]
 8002f42:	2300      	movs	r3, #0
 8002f44:	9301      	str	r3, [sp, #4]
 8002f46:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002f4a:	9300      	str	r3, [sp, #0]
 8002f4c:	2320      	movs	r3, #32
 8002f4e:	2200      	movs	r2, #0
 8002f50:	4828      	ldr	r0, [pc, #160]	; (8002ff4 <TM_SPI_Init+0xc8>)
 8002f52:	f000 f8f5 	bl	8003140 <TM_SPIx_Init>
	}
#endif
#ifdef USE_SPI2
	if (SPIx == SPI2) {
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a27      	ldr	r2, [pc, #156]	; (8002ff8 <TM_SPI_Init+0xcc>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d10a      	bne.n	8002f74 <TM_SPI_Init+0x48>
		TM_SPIx_Init(SPI2, pinspack, TM_SPI2_MODE, TM_SPI2_PRESCALER, TM_SPI2_MASTERSLAVE, TM_SPI2_FIRSTBIT);
 8002f5e:	78f9      	ldrb	r1, [r7, #3]
 8002f60:	2300      	movs	r3, #0
 8002f62:	9301      	str	r3, [sp, #4]
 8002f64:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002f68:	9300      	str	r3, [sp, #0]
 8002f6a:	2320      	movs	r3, #32
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	4822      	ldr	r0, [pc, #136]	; (8002ff8 <TM_SPI_Init+0xcc>)
 8002f70:	f000 f8e6 	bl	8003140 <TM_SPIx_Init>
	}
#endif
#ifdef USE_SPI3
	if (SPIx == SPI3) {
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a21      	ldr	r2, [pc, #132]	; (8002ffc <TM_SPI_Init+0xd0>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d10a      	bne.n	8002f92 <TM_SPI_Init+0x66>
		TM_SPIx_Init(SPI3, pinspack, TM_SPI3_MODE, TM_SPI3_PRESCALER, TM_SPI3_MASTERSLAVE, TM_SPI3_FIRSTBIT);
 8002f7c:	78f9      	ldrb	r1, [r7, #3]
 8002f7e:	2300      	movs	r3, #0
 8002f80:	9301      	str	r3, [sp, #4]
 8002f82:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	2320      	movs	r3, #32
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	481b      	ldr	r0, [pc, #108]	; (8002ffc <TM_SPI_Init+0xd0>)
 8002f8e:	f000 f8d7 	bl	8003140 <TM_SPIx_Init>
	}
#endif
#ifdef USE_SPI4
	if (SPIx == SPI4) {
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a1a      	ldr	r2, [pc, #104]	; (8003000 <TM_SPI_Init+0xd4>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d10a      	bne.n	8002fb0 <TM_SPI_Init+0x84>
		TM_SPIx_Init(SPI4, pinspack, TM_SPI4_MODE, TM_SPI4_PRESCALER, TM_SPI4_MASTERSLAVE, TM_SPI4_FIRSTBIT);
 8002f9a:	78f9      	ldrb	r1, [r7, #3]
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	9301      	str	r3, [sp, #4]
 8002fa0:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002fa4:	9300      	str	r3, [sp, #0]
 8002fa6:	2320      	movs	r3, #32
 8002fa8:	2200      	movs	r2, #0
 8002faa:	4815      	ldr	r0, [pc, #84]	; (8003000 <TM_SPI_Init+0xd4>)
 8002fac:	f000 f8c8 	bl	8003140 <TM_SPIx_Init>
	}
#endif
#ifdef USE_SPI5
	if (SPIx == SPI5) {
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a14      	ldr	r2, [pc, #80]	; (8003004 <TM_SPI_Init+0xd8>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d10a      	bne.n	8002fce <TM_SPI_Init+0xa2>
		TM_SPIx_Init(SPI5, pinspack, TM_SPI5_MODE, TM_SPI5_PRESCALER, TM_SPI5_MASTERSLAVE, TM_SPI5_FIRSTBIT);
 8002fb8:	78f9      	ldrb	r1, [r7, #3]
 8002fba:	2300      	movs	r3, #0
 8002fbc:	9301      	str	r3, [sp, #4]
 8002fbe:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	2320      	movs	r3, #32
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	480e      	ldr	r0, [pc, #56]	; (8003004 <TM_SPI_Init+0xd8>)
 8002fca:	f000 f8b9 	bl	8003140 <TM_SPIx_Init>
	}
#endif
#ifdef USE_SPI6
	if (SPIx == SPI6) {
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a0d      	ldr	r2, [pc, #52]	; (8003008 <TM_SPI_Init+0xdc>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d10a      	bne.n	8002fec <TM_SPI_Init+0xc0>
		TM_SPIx_Init(SPI6, pinspack, TM_SPI6_MODE, TM_SPI6_PRESCALER, TM_SPI6_MASTERSLAVE, TM_SPI6_FIRSTBIT);
 8002fd6:	78f9      	ldrb	r1, [r7, #3]
 8002fd8:	2300      	movs	r3, #0
 8002fda:	9301      	str	r3, [sp, #4]
 8002fdc:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002fe0:	9300      	str	r3, [sp, #0]
 8002fe2:	2320      	movs	r3, #32
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	4808      	ldr	r0, [pc, #32]	; (8003008 <TM_SPI_Init+0xdc>)
 8002fe8:	f000 f8aa 	bl	8003140 <TM_SPIx_Init>
	}
#endif
}
 8002fec:	bf00      	nop
 8002fee:	3708      	adds	r7, #8
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	40013000 	.word	0x40013000
 8002ff8:	40003800 	.word	0x40003800
 8002ffc:	40003c00 	.word	0x40003c00
 8003000:	40013400 	.word	0x40013400
 8003004:	40015000 	.word	0x40015000
 8003008:	40015400 	.word	0x40015400

0800300c <TM_SPI_WriteMulti>:
		/* Read data register */
		dataIn[i] = SPIx->DR;
	}
}

void TM_SPI_WriteMulti(SPI_TypeDef* SPIx, uint8_t* dataOut, uint32_t count) {
 800300c:	b480      	push	{r7}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
	uint32_t i;	
	
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED(SPIx);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	881b      	ldrh	r3, [r3, #0]
 800301c:	b29b      	uxth	r3, r3
 800301e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003022:	2b00      	cmp	r3, #0
 8003024:	d031      	beq.n	800308a <TM_SPI_WriteMulti+0x7e>
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT(SPIx);
 8003026:	bf00      	nop
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	891b      	ldrh	r3, [r3, #8]
 800302c:	b29b      	uxth	r3, r3
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d0f8      	beq.n	8003028 <TM_SPI_WriteMulti+0x1c>
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	891b      	ldrh	r3, [r3, #8]
 800303a:	b29b      	uxth	r3, r3
 800303c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003040:	2b00      	cmp	r3, #0
 8003042:	d1f1      	bne.n	8003028 <TM_SPI_WriteMulti+0x1c>
	
	for (i = 0; i < count; i++) {
 8003044:	2300      	movs	r3, #0
 8003046:	617b      	str	r3, [r7, #20]
 8003048:	e01a      	b.n	8003080 <TM_SPI_WriteMulti+0x74>
		/* Fill output buffer with data */
		SPIx->DR = dataOut[i];
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	4413      	add	r3, r2
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	b29a      	uxth	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	819a      	strh	r2, [r3, #12]
		
		/* Wait for SPI to end everything */
		SPI_WAIT(SPIx);
 8003058:	bf00      	nop
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	891b      	ldrh	r3, [r3, #8]
 800305e:	b29b      	uxth	r3, r3
 8003060:	f003 0303 	and.w	r3, r3, #3
 8003064:	2b00      	cmp	r3, #0
 8003066:	d0f8      	beq.n	800305a <TM_SPI_WriteMulti+0x4e>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	891b      	ldrh	r3, [r3, #8]
 800306c:	b29b      	uxth	r3, r3
 800306e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1f1      	bne.n	800305a <TM_SPI_WriteMulti+0x4e>
		
		/* Read data register */
		(void)SPIx->DR;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	899b      	ldrh	r3, [r3, #12]
	SPI_CHECK_ENABLED(SPIx);
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT(SPIx);
	
	for (i = 0; i < count; i++) {
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	3301      	adds	r3, #1
 800307e:	617b      	str	r3, [r7, #20]
 8003080:	697a      	ldr	r2, [r7, #20]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	429a      	cmp	r2, r3
 8003086:	d3e0      	bcc.n	800304a <TM_SPI_WriteMulti+0x3e>
 8003088:	e000      	b.n	800308c <TM_SPI_WriteMulti+0x80>

void TM_SPI_WriteMulti(SPI_TypeDef* SPIx, uint8_t* dataOut, uint32_t count) {
	uint32_t i;	
	
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED(SPIx);
 800308a:	bf00      	nop
		SPI_WAIT(SPIx);
		
		/* Read data register */
		(void)SPIx->DR;
	}
}
 800308c:	371c      	adds	r7, #28
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr

08003094 <TM_SPI_ReadMulti>:

void TM_SPI_ReadMulti(SPI_TypeDef* SPIx, uint8_t* dataIn, uint8_t dummy, uint32_t count) {
 8003094:	b480      	push	{r7}
 8003096:	b087      	sub	sp, #28
 8003098:	af00      	add	r7, sp, #0
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	603b      	str	r3, [r7, #0]
 80030a0:	4613      	mov	r3, r2
 80030a2:	71fb      	strb	r3, [r7, #7]
	uint32_t i;
	
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED(SPIx);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	881b      	ldrh	r3, [r3, #0]
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d034      	beq.n	800311c <TM_SPI_ReadMulti+0x88>
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT(SPIx);
 80030b2:	bf00      	nop
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	891b      	ldrh	r3, [r3, #8]
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	f003 0303 	and.w	r3, r3, #3
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d0f8      	beq.n	80030b4 <TM_SPI_ReadMulti+0x20>
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	891b      	ldrh	r3, [r3, #8]
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1f1      	bne.n	80030b4 <TM_SPI_ReadMulti+0x20>
	
	for (i = 0; i < count; i++) {
 80030d0:	2300      	movs	r3, #0
 80030d2:	617b      	str	r3, [r7, #20]
 80030d4:	e01d      	b.n	8003112 <TM_SPI_ReadMulti+0x7e>
		/* Fill output buffer with data */
		SPIx->DR = dummy;
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	b29a      	uxth	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	819a      	strh	r2, [r3, #12]
		
		/* Wait for SPI to end everything */
		SPI_WAIT(SPIx);
 80030de:	bf00      	nop
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	891b      	ldrh	r3, [r3, #8]
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	f003 0303 	and.w	r3, r3, #3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d0f8      	beq.n	80030e0 <TM_SPI_ReadMulti+0x4c>
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	891b      	ldrh	r3, [r3, #8]
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1f1      	bne.n	80030e0 <TM_SPI_ReadMulti+0x4c>
		
		/* Save data to buffer */
		dataIn[i] = SPIx->DR;
 80030fc:	68ba      	ldr	r2, [r7, #8]
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	4413      	add	r3, r2
 8003102:	68fa      	ldr	r2, [r7, #12]
 8003104:	8992      	ldrh	r2, [r2, #12]
 8003106:	b292      	uxth	r2, r2
 8003108:	b2d2      	uxtb	r2, r2
 800310a:	701a      	strb	r2, [r3, #0]
	SPI_CHECK_ENABLED(SPIx);
	
	/* Wait for previous transmissions to complete if DMA TX enabled for SPI */
	SPI_WAIT(SPIx);
	
	for (i = 0; i < count; i++) {
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	3301      	adds	r3, #1
 8003110:	617b      	str	r3, [r7, #20]
 8003112:	697a      	ldr	r2, [r7, #20]
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	429a      	cmp	r2, r3
 8003118:	d3dd      	bcc.n	80030d6 <TM_SPI_ReadMulti+0x42>
 800311a:	e000      	b.n	800311e <TM_SPI_ReadMulti+0x8a>

void TM_SPI_ReadMulti(SPI_TypeDef* SPIx, uint8_t* dataIn, uint8_t dummy, uint32_t count) {
	uint32_t i;
	
	/* Check if SPI is enabled */
	SPI_CHECK_ENABLED(SPIx);
 800311c:	bf00      	nop
		SPI_WAIT(SPIx);
		
		/* Save data to buffer */
		dataIn[i] = SPIx->DR;
	}
}
 800311e:	371c      	adds	r7, #28
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop

08003128 <TM_SPI_InitCustomPinsCallback>:
		/* Save data to buffer */
		dataIn[i] = SPIx->DR;
	}
}

__weak void TM_SPI_InitCustomPinsCallback(SPI_TypeDef* SPIx, uint16_t AlternateFunction) {
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	807b      	strh	r3, [r7, #2]
	/* Custom user function. */
	/* In case user needs functionality for custom pins, this function should be declared outside this library */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop

08003140 <TM_SPIx_Init>:

/* Private functions */
static void TM_SPIx_Init(SPI_TypeDef* SPIx, TM_SPI_PinsPack_t pinspack, TM_SPI_Mode_t SPI_Mode, uint16_t SPI_BaudRatePrescaler, uint16_t SPI_MasterSlave, uint16_t SPI_FirstBit) {
 8003140:	b580      	push	{r7, lr}
 8003142:	b088      	sub	sp, #32
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	4608      	mov	r0, r1
 800314a:	4611      	mov	r1, r2
 800314c:	461a      	mov	r2, r3
 800314e:	4603      	mov	r3, r0
 8003150:	70fb      	strb	r3, [r7, #3]
 8003152:	460b      	mov	r3, r1
 8003154:	70bb      	strb	r3, [r7, #2]
 8003156:	4613      	mov	r3, r2
 8003158:	803b      	strh	r3, [r7, #0]
	SPI_InitTypeDef SPI_InitStruct;

	/* Set default settings */
	SPI_StructInit(&SPI_InitStruct);
 800315a:	f107 030c 	add.w	r3, r7, #12
 800315e:	4618      	mov	r0, r3
 8003160:	f7fe fbc2 	bl	80018e8 <SPI_StructInit>
#ifdef USE_SPI1	
	if (SPIx == SPI1) {
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a51      	ldr	r2, [pc, #324]	; (80032ac <TM_SPIx_Init+0x16c>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d10b      	bne.n	8003184 <TM_SPIx_Init+0x44>
		/* Enable SPI clock */
		RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 800316c:	4a50      	ldr	r2, [pc, #320]	; (80032b0 <TM_SPIx_Init+0x170>)
 800316e:	4b50      	ldr	r3, [pc, #320]	; (80032b0 <TM_SPIx_Init+0x170>)
 8003170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003172:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003176:	6453      	str	r3, [r2, #68]	; 0x44
		
		/* Init pins */
		TM_SPI1_INT_InitPins(pinspack);
 8003178:	78fb      	ldrb	r3, [r7, #3]
 800317a:	4618      	mov	r0, r3
 800317c:	f000 f8a4 	bl	80032c8 <TM_SPI1_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI1_DATASIZE;
 8003180:	2300      	movs	r3, #0
 8003182:	823b      	strh	r3, [r7, #16]
	}
#endif
#ifdef USE_SPI2
	if (SPIx == SPI2) {
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a4b      	ldr	r2, [pc, #300]	; (80032b4 <TM_SPIx_Init+0x174>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d10b      	bne.n	80031a4 <TM_SPIx_Init+0x64>
		/* Enable SPI clock */
		RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;
 800318c:	4a48      	ldr	r2, [pc, #288]	; (80032b0 <TM_SPIx_Init+0x170>)
 800318e:	4b48      	ldr	r3, [pc, #288]	; (80032b0 <TM_SPIx_Init+0x170>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003192:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003196:	6413      	str	r3, [r2, #64]	; 0x40
		
		/* Init pins */
		TM_SPI2_INT_InitPins(pinspack);
 8003198:	78fb      	ldrb	r3, [r7, #3]
 800319a:	4618      	mov	r0, r3
 800319c:	f000 f8c4 	bl	8003328 <TM_SPI2_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI2_DATASIZE;
 80031a0:	2300      	movs	r3, #0
 80031a2:	823b      	strh	r3, [r7, #16]
	}
#endif
#ifdef USE_SPI3
	if (SPIx == SPI3) {
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a44      	ldr	r2, [pc, #272]	; (80032b8 <TM_SPIx_Init+0x178>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d10b      	bne.n	80031c4 <TM_SPIx_Init+0x84>
		/* Enable SPI clock */
		RCC->APB1ENR |= RCC_APB1ENR_SPI3EN;
 80031ac:	4a40      	ldr	r2, [pc, #256]	; (80032b0 <TM_SPIx_Init+0x170>)
 80031ae:	4b40      	ldr	r3, [pc, #256]	; (80032b0 <TM_SPIx_Init+0x170>)
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031b6:	6413      	str	r3, [r2, #64]	; 0x40
		
		/* Init pins */
		TM_SPI3_INT_InitPins(pinspack);
 80031b8:	78fb      	ldrb	r3, [r7, #3]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f000 f900 	bl	80033c0 <TM_SPI3_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI3_DATASIZE;
 80031c0:	2300      	movs	r3, #0
 80031c2:	823b      	strh	r3, [r7, #16]
	
	}
#endif
#ifdef USE_SPI4
	if (SPIx == SPI4) {
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	4a3d      	ldr	r2, [pc, #244]	; (80032bc <TM_SPIx_Init+0x17c>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d10b      	bne.n	80031e4 <TM_SPIx_Init+0xa4>
		/* Enable SPI clock */
		RCC->APB2ENR |= RCC_APB2ENR_SPI4EN;
 80031cc:	4a38      	ldr	r2, [pc, #224]	; (80032b0 <TM_SPIx_Init+0x170>)
 80031ce:	4b38      	ldr	r3, [pc, #224]	; (80032b0 <TM_SPIx_Init+0x170>)
 80031d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80031d6:	6453      	str	r3, [r2, #68]	; 0x44
		
		/* Init pins */
		TM_SPI4_INT_InitPins(pinspack);
 80031d8:	78fb      	ldrb	r3, [r7, #3]
 80031da:	4618      	mov	r0, r3
 80031dc:	f000 f922 	bl	8003424 <TM_SPI4_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI4_DATASIZE;
 80031e0:	2300      	movs	r3, #0
 80031e2:	823b      	strh	r3, [r7, #16]
	}
#endif
#ifdef USE_SPI5
	if (SPIx == SPI5) {
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a36      	ldr	r2, [pc, #216]	; (80032c0 <TM_SPIx_Init+0x180>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d10b      	bne.n	8003204 <TM_SPIx_Init+0xc4>
		/* Enable SPI clock */
		RCC->APB2ENR |= RCC_APB2ENR_SPI5EN;
 80031ec:	4a30      	ldr	r2, [pc, #192]	; (80032b0 <TM_SPIx_Init+0x170>)
 80031ee:	4b30      	ldr	r3, [pc, #192]	; (80032b0 <TM_SPIx_Init+0x170>)
 80031f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031f6:	6453      	str	r3, [r2, #68]	; 0x44
		
		/* Init pins */
		TM_SPI5_INT_InitPins(pinspack);
 80031f8:	78fb      	ldrb	r3, [r7, #3]
 80031fa:	4618      	mov	r0, r3
 80031fc:	f000 f942 	bl	8003484 <TM_SPI5_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI5_DATASIZE;
 8003200:	2300      	movs	r3, #0
 8003202:	823b      	strh	r3, [r7, #16]
	}
#endif
#ifdef USE_SPI6
	if (SPIx == SPI6) {
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4a2f      	ldr	r2, [pc, #188]	; (80032c4 <TM_SPIx_Init+0x184>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d10b      	bne.n	8003224 <TM_SPIx_Init+0xe4>
		/* Enable SPI clock */
		RCC->APB2ENR |= RCC_APB2ENR_SPI6EN;
 800320c:	4a28      	ldr	r2, [pc, #160]	; (80032b0 <TM_SPIx_Init+0x170>)
 800320e:	4b28      	ldr	r3, [pc, #160]	; (80032b0 <TM_SPIx_Init+0x170>)
 8003210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003212:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003216:	6453      	str	r3, [r2, #68]	; 0x44
		
		/* Init pins */
		TM_SPI6_INT_InitPins(pinspack);
 8003218:	78fb      	ldrb	r3, [r7, #3]
 800321a:	4618      	mov	r0, r3
 800321c:	f000 f96e 	bl	80034fc <TM_SPI6_INT_InitPins>
		
		/* Set options */
		SPI_InitStruct.SPI_DataSize = TM_SPI6_DATASIZE;
 8003220:	2300      	movs	r3, #0
 8003222:	823b      	strh	r3, [r7, #16]
	}
#endif

	/* Fill SPI settings */
	SPI_InitStruct.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler;
 8003224:	883b      	ldrh	r3, [r7, #0]
 8003226:	833b      	strh	r3, [r7, #24]
	SPI_InitStruct.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8003228:	2300      	movs	r3, #0
 800322a:	81bb      	strh	r3, [r7, #12]
	SPI_InitStruct.SPI_FirstBit = SPI_FirstBit;
 800322c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800322e:	837b      	strh	r3, [r7, #26]
	SPI_InitStruct.SPI_Mode = SPI_MasterSlave;
 8003230:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003232:	81fb      	strh	r3, [r7, #14]
	SPI_InitStruct.SPI_NSS = SPI_NSS_Soft;
 8003234:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003238:	82fb      	strh	r3, [r7, #22]
	//SPI_InitStruct.SPI_DataSize = SPI_DataSize_16b;
	
	/* SPI mode */
	if (SPI_Mode == TM_SPI_Mode_0) {
 800323a:	78bb      	ldrb	r3, [r7, #2]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d104      	bne.n	800324a <TM_SPIx_Init+0x10a>
		SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
 8003240:	2300      	movs	r3, #0
 8003242:	827b      	strh	r3, [r7, #18]
		SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 8003244:	2300      	movs	r3, #0
 8003246:	82bb      	strh	r3, [r7, #20]
 8003248:	e016      	b.n	8003278 <TM_SPIx_Init+0x138>
	} else if (SPI_Mode == TM_SPI_Mode_1) {
 800324a:	78bb      	ldrb	r3, [r7, #2]
 800324c:	2b01      	cmp	r3, #1
 800324e:	d104      	bne.n	800325a <TM_SPIx_Init+0x11a>
		SPI_InitStruct.SPI_CPOL = SPI_CPOL_Low;
 8003250:	2300      	movs	r3, #0
 8003252:	827b      	strh	r3, [r7, #18]
		SPI_InitStruct.SPI_CPHA = SPI_CPHA_2Edge;
 8003254:	2301      	movs	r3, #1
 8003256:	82bb      	strh	r3, [r7, #20]
 8003258:	e00e      	b.n	8003278 <TM_SPIx_Init+0x138>
	} else if (SPI_Mode == TM_SPI_Mode_2) {
 800325a:	78bb      	ldrb	r3, [r7, #2]
 800325c:	2b02      	cmp	r3, #2
 800325e:	d104      	bne.n	800326a <TM_SPIx_Init+0x12a>
		SPI_InitStruct.SPI_CPOL = SPI_CPOL_High;
 8003260:	2302      	movs	r3, #2
 8003262:	827b      	strh	r3, [r7, #18]
		SPI_InitStruct.SPI_CPHA = SPI_CPHA_1Edge;
 8003264:	2300      	movs	r3, #0
 8003266:	82bb      	strh	r3, [r7, #20]
 8003268:	e006      	b.n	8003278 <TM_SPIx_Init+0x138>
	} else if (SPI_Mode == TM_SPI_Mode_3) {
 800326a:	78bb      	ldrb	r3, [r7, #2]
 800326c:	2b03      	cmp	r3, #3
 800326e:	d103      	bne.n	8003278 <TM_SPIx_Init+0x138>
		SPI_InitStruct.SPI_CPOL = SPI_CPOL_High;
 8003270:	2302      	movs	r3, #2
 8003272:	827b      	strh	r3, [r7, #18]
		SPI_InitStruct.SPI_CPHA = SPI_CPHA_2Edge;
 8003274:	2301      	movs	r3, #1
 8003276:	82bb      	strh	r3, [r7, #20]
	}
	
	/* Disable first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	881b      	ldrh	r3, [r3, #0]
 800327c:	b29b      	uxth	r3, r3
 800327e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003282:	b29a      	uxth	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	801a      	strh	r2, [r3, #0]
	
	/* Init SPI */
	SPI_Init(SPIx, &SPI_InitStruct);
 8003288:	f107 030c 	add.w	r3, r7, #12
 800328c:	4619      	mov	r1, r3
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f7fe fae6 	bl	8001860 <SPI_Init>
	
	/* Enable SPI */
	SPIx->CR1 |= SPI_CR1_SPE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	881b      	ldrh	r3, [r3, #0]
 8003298:	b29b      	uxth	r3, r3
 800329a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800329e:	b29a      	uxth	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	801a      	strh	r2, [r3, #0]
}
 80032a4:	bf00      	nop
 80032a6:	3720      	adds	r7, #32
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	40013000 	.word	0x40013000
 80032b0:	40023800 	.word	0x40023800
 80032b4:	40003800 	.word	0x40003800
 80032b8:	40003c00 	.word	0x40003c00
 80032bc:	40013400 	.word	0x40013400
 80032c0:	40015000 	.word	0x40015000
 80032c4:	40015400 	.word	0x40015400

080032c8 <TM_SPI1_INT_InitPins>:

/* Private functions */
#ifdef USE_SPI1
void TM_SPI1_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af02      	add	r7, sp, #8
 80032ce:	4603      	mov	r3, r0
 80032d0:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOA)
	if (pinspack == TM_SPI_PinsPack_1) {
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d109      	bne.n	80032ec <TM_SPI1_INT_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOA, GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI1);
 80032d8:	2305      	movs	r3, #5
 80032da:	9301      	str	r3, [sp, #4]
 80032dc:	2303      	movs	r3, #3
 80032de:	9300      	str	r3, [sp, #0]
 80032e0:	2300      	movs	r3, #0
 80032e2:	2200      	movs	r2, #0
 80032e4:	21e0      	movs	r1, #224	; 0xe0
 80032e6:	480d      	ldr	r0, [pc, #52]	; (800331c <TM_SPI1_INT_InitPins+0x54>)
 80032e8:	f7ff f9d8 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_2) {
 80032ec:	79fb      	ldrb	r3, [r7, #7]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d109      	bne.n	8003306 <TM_SPI1_INT_InitPins+0x3e>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI1);
 80032f2:	2305      	movs	r3, #5
 80032f4:	9301      	str	r3, [sp, #4]
 80032f6:	2303      	movs	r3, #3
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	2300      	movs	r3, #0
 80032fc:	2200      	movs	r2, #0
 80032fe:	2138      	movs	r1, #56	; 0x38
 8003300:	4807      	ldr	r0, [pc, #28]	; (8003320 <TM_SPI1_INT_InitPins+0x58>)
 8003302:	f7ff f9cb 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8003306:	79fb      	ldrb	r3, [r7, #7]
 8003308:	2b03      	cmp	r3, #3
 800330a:	d103      	bne.n	8003314 <TM_SPI1_INT_InitPins+0x4c>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI1, GPIO_AF_SPI1);
 800330c:	2105      	movs	r1, #5
 800330e:	4805      	ldr	r0, [pc, #20]	; (8003324 <TM_SPI1_INT_InitPins+0x5c>)
 8003310:	f7ff ff0a 	bl	8003128 <TM_SPI_InitCustomPinsCallback>
	}
}
 8003314:	bf00      	nop
 8003316:	3708      	adds	r7, #8
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	40020000 	.word	0x40020000
 8003320:	40020400 	.word	0x40020400
 8003324:	40013000 	.word	0x40013000

08003328 <TM_SPI2_INT_InitPins>:
#endif

#ifdef USE_SPI2
void TM_SPI2_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af02      	add	r7, sp, #8
 800332e:	4603      	mov	r3, r0
 8003330:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOB) && defined(GPIOC)
	if (pinspack == TM_SPI_PinsPack_1) {
 8003332:	79fb      	ldrb	r3, [r7, #7]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d114      	bne.n	8003362 <TM_SPI2_INT_InitPins+0x3a>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_10, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI2);
 8003338:	2305      	movs	r3, #5
 800333a:	9301      	str	r3, [sp, #4]
 800333c:	2303      	movs	r3, #3
 800333e:	9300      	str	r3, [sp, #0]
 8003340:	2300      	movs	r3, #0
 8003342:	2200      	movs	r2, #0
 8003344:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003348:	4819      	ldr	r0, [pc, #100]	; (80033b0 <TM_SPI2_INT_InitPins+0x88>)
 800334a:	f7ff f9a7 	bl	800269c <TM_GPIO_InitAlternate>
		TM_GPIO_InitAlternate(GPIOC, GPIO_PIN_2 | GPIO_PIN_3, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI2);
 800334e:	2305      	movs	r3, #5
 8003350:	9301      	str	r3, [sp, #4]
 8003352:	2303      	movs	r3, #3
 8003354:	9300      	str	r3, [sp, #0]
 8003356:	2300      	movs	r3, #0
 8003358:	2200      	movs	r2, #0
 800335a:	210c      	movs	r1, #12
 800335c:	4815      	ldr	r0, [pc, #84]	; (80033b4 <TM_SPI2_INT_InitPins+0x8c>)
 800335e:	f7ff f99d 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_2) {
 8003362:	79fb      	ldrb	r3, [r7, #7]
 8003364:	2b01      	cmp	r3, #1
 8003366:	d10a      	bne.n	800337e <TM_SPI2_INT_InitPins+0x56>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI2);
 8003368:	2305      	movs	r3, #5
 800336a:	9301      	str	r3, [sp, #4]
 800336c:	2303      	movs	r3, #3
 800336e:	9300      	str	r3, [sp, #0]
 8003370:	2300      	movs	r3, #0
 8003372:	2200      	movs	r2, #0
 8003374:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8003378:	480d      	ldr	r0, [pc, #52]	; (80033b0 <TM_SPI2_INT_InitPins+0x88>)
 800337a:	f7ff f98f 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOI)
	if (pinspack == TM_SPI_PinsPack_3) {
 800337e:	79fb      	ldrb	r3, [r7, #7]
 8003380:	2b02      	cmp	r3, #2
 8003382:	d109      	bne.n	8003398 <TM_SPI2_INT_InitPins+0x70>
		TM_GPIO_InitAlternate(GPIOI, GPIO_PIN_0 | GPIO_PIN_2 | GPIO_PIN_3, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI2);
 8003384:	2305      	movs	r3, #5
 8003386:	9301      	str	r3, [sp, #4]
 8003388:	2303      	movs	r3, #3
 800338a:	9300      	str	r3, [sp, #0]
 800338c:	2300      	movs	r3, #0
 800338e:	2200      	movs	r2, #0
 8003390:	210d      	movs	r1, #13
 8003392:	4809      	ldr	r0, [pc, #36]	; (80033b8 <TM_SPI2_INT_InitPins+0x90>)
 8003394:	f7ff f982 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	2b03      	cmp	r3, #3
 800339c:	d103      	bne.n	80033a6 <TM_SPI2_INT_InitPins+0x7e>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI2, GPIO_AF_SPI2);
 800339e:	2105      	movs	r1, #5
 80033a0:	4806      	ldr	r0, [pc, #24]	; (80033bc <TM_SPI2_INT_InitPins+0x94>)
 80033a2:	f7ff fec1 	bl	8003128 <TM_SPI_InitCustomPinsCallback>
	}
}
 80033a6:	bf00      	nop
 80033a8:	3708      	adds	r7, #8
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	40020400 	.word	0x40020400
 80033b4:	40020800 	.word	0x40020800
 80033b8:	40022000 	.word	0x40022000
 80033bc:	40003800 	.word	0x40003800

080033c0 <TM_SPI3_INT_InitPins>:
#endif

#ifdef USE_SPI3
void TM_SPI3_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af02      	add	r7, sp, #8
 80033c6:	4603      	mov	r3, r0
 80033c8:	71fb      	strb	r3, [r7, #7]
	/* Enable SPI pins */
#if defined(GPIOB)
	if (pinspack == TM_SPI_PinsPack_1) {
 80033ca:	79fb      	ldrb	r3, [r7, #7]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d109      	bne.n	80033e4 <TM_SPI3_INT_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOB, GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI3);
 80033d0:	2306      	movs	r3, #6
 80033d2:	9301      	str	r3, [sp, #4]
 80033d4:	2303      	movs	r3, #3
 80033d6:	9300      	str	r3, [sp, #0]
 80033d8:	2300      	movs	r3, #0
 80033da:	2200      	movs	r2, #0
 80033dc:	2138      	movs	r1, #56	; 0x38
 80033de:	480e      	ldr	r0, [pc, #56]	; (8003418 <TM_SPI3_INT_InitPins+0x58>)
 80033e0:	f7ff f95c 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOC)
	if (pinspack == TM_SPI_PinsPack_2) {
 80033e4:	79fb      	ldrb	r3, [r7, #7]
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d10a      	bne.n	8003400 <TM_SPI3_INT_InitPins+0x40>
		TM_GPIO_InitAlternate(GPIOC, GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI3);
 80033ea:	2306      	movs	r3, #6
 80033ec:	9301      	str	r3, [sp, #4]
 80033ee:	2303      	movs	r3, #3
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	2300      	movs	r3, #0
 80033f4:	2200      	movs	r2, #0
 80033f6:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80033fa:	4808      	ldr	r0, [pc, #32]	; (800341c <TM_SPI3_INT_InitPins+0x5c>)
 80033fc:	f7ff f94e 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8003400:	79fb      	ldrb	r3, [r7, #7]
 8003402:	2b03      	cmp	r3, #3
 8003404:	d103      	bne.n	800340e <TM_SPI3_INT_InitPins+0x4e>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI3, GPIO_AF_SPI3);
 8003406:	2106      	movs	r1, #6
 8003408:	4805      	ldr	r0, [pc, #20]	; (8003420 <TM_SPI3_INT_InitPins+0x60>)
 800340a:	f7ff fe8d 	bl	8003128 <TM_SPI_InitCustomPinsCallback>
	}
}
 800340e:	bf00      	nop
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	40020400 	.word	0x40020400
 800341c:	40020800 	.word	0x40020800
 8003420:	40003c00 	.word	0x40003c00

08003424 <TM_SPI4_INT_InitPins>:
#endif

#ifdef USE_SPI4
void TM_SPI4_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af02      	add	r7, sp, #8
 800342a:	4603      	mov	r3, r0
 800342c:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOE)
	if (pinspack == TM_SPI_PinsPack_1) {
 800342e:	79fb      	ldrb	r3, [r7, #7]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d109      	bne.n	8003448 <TM_SPI4_INT_InitPins+0x24>
		TM_GPIO_InitAlternate(GPIOE, GPIO_PIN_2 | GPIO_PIN_5 | GPIO_PIN_6, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI4);
 8003434:	2305      	movs	r3, #5
 8003436:	9301      	str	r3, [sp, #4]
 8003438:	2303      	movs	r3, #3
 800343a:	9300      	str	r3, [sp, #0]
 800343c:	2300      	movs	r3, #0
 800343e:	2200      	movs	r2, #0
 8003440:	2164      	movs	r1, #100	; 0x64
 8003442:	480e      	ldr	r0, [pc, #56]	; (800347c <TM_SPI4_INT_InitPins+0x58>)
 8003444:	f7ff f92a 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOE)
	if (pinspack == TM_SPI_PinsPack_2) {
 8003448:	79fb      	ldrb	r3, [r7, #7]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d10a      	bne.n	8003464 <TM_SPI4_INT_InitPins+0x40>
		TM_GPIO_InitAlternate(GPIOE, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI4);
 800344e:	2305      	movs	r3, #5
 8003450:	9301      	str	r3, [sp, #4]
 8003452:	2303      	movs	r3, #3
 8003454:	9300      	str	r3, [sp, #0]
 8003456:	2300      	movs	r3, #0
 8003458:	2200      	movs	r2, #0
 800345a:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800345e:	4807      	ldr	r0, [pc, #28]	; (800347c <TM_SPI4_INT_InitPins+0x58>)
 8003460:	f7ff f91c 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8003464:	79fb      	ldrb	r3, [r7, #7]
 8003466:	2b03      	cmp	r3, #3
 8003468:	d103      	bne.n	8003472 <TM_SPI4_INT_InitPins+0x4e>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI4, GPIO_AF_SPI4);
 800346a:	2105      	movs	r1, #5
 800346c:	4804      	ldr	r0, [pc, #16]	; (8003480 <TM_SPI4_INT_InitPins+0x5c>)
 800346e:	f7ff fe5b 	bl	8003128 <TM_SPI_InitCustomPinsCallback>
	}
}
 8003472:	bf00      	nop
 8003474:	3708      	adds	r7, #8
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	40021000 	.word	0x40021000
 8003480:	40013400 	.word	0x40013400

08003484 <TM_SPI5_INT_InitPins>:
#endif

#ifdef USE_SPI5
void TM_SPI5_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af02      	add	r7, sp, #8
 800348a:	4603      	mov	r3, r0
 800348c:	71fb      	strb	r3, [r7, #7]
	/* Init SPI pins */
#if defined(GPIOF)
	if (pinspack == TM_SPI_PinsPack_1) {
 800348e:	79fb      	ldrb	r3, [r7, #7]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10a      	bne.n	80034aa <TM_SPI5_INT_InitPins+0x26>
		TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI5);
 8003494:	2305      	movs	r3, #5
 8003496:	9301      	str	r3, [sp, #4]
 8003498:	2303      	movs	r3, #3
 800349a:	9300      	str	r3, [sp, #0]
 800349c:	2300      	movs	r3, #0
 800349e:	2200      	movs	r2, #0
 80034a0:	f44f 7160 	mov.w	r1, #896	; 0x380
 80034a4:	4812      	ldr	r0, [pc, #72]	; (80034f0 <TM_SPI5_INT_InitPins+0x6c>)
 80034a6:	f7ff f8f9 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
#if defined(GPIOF) && defined(GPIOH)
	if (pinspack == TM_SPI_PinsPack_2) {
 80034aa:	79fb      	ldrb	r3, [r7, #7]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d114      	bne.n	80034da <TM_SPI5_INT_InitPins+0x56>
		TM_GPIO_InitAlternate(GPIOF, GPIO_PIN_11, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI5);
 80034b0:	2305      	movs	r3, #5
 80034b2:	9301      	str	r3, [sp, #4]
 80034b4:	2303      	movs	r3, #3
 80034b6:	9300      	str	r3, [sp, #0]
 80034b8:	2300      	movs	r3, #0
 80034ba:	2200      	movs	r2, #0
 80034bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80034c0:	480b      	ldr	r0, [pc, #44]	; (80034f0 <TM_SPI5_INT_InitPins+0x6c>)
 80034c2:	f7ff f8eb 	bl	800269c <TM_GPIO_InitAlternate>
		TM_GPIO_InitAlternate(GPIOH, GPIO_PIN_6 | GPIO_PIN_7, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI5);
 80034c6:	2305      	movs	r3, #5
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	2303      	movs	r3, #3
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	2300      	movs	r3, #0
 80034d0:	2200      	movs	r2, #0
 80034d2:	21c0      	movs	r1, #192	; 0xc0
 80034d4:	4807      	ldr	r0, [pc, #28]	; (80034f4 <TM_SPI5_INT_InitPins+0x70>)
 80034d6:	f7ff f8e1 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 80034da:	79fb      	ldrb	r3, [r7, #7]
 80034dc:	2b03      	cmp	r3, #3
 80034de:	d103      	bne.n	80034e8 <TM_SPI5_INT_InitPins+0x64>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI5, GPIO_AF_SPI5);
 80034e0:	2105      	movs	r1, #5
 80034e2:	4805      	ldr	r0, [pc, #20]	; (80034f8 <TM_SPI5_INT_InitPins+0x74>)
 80034e4:	f7ff fe20 	bl	8003128 <TM_SPI_InitCustomPinsCallback>
	}
}
 80034e8:	bf00      	nop
 80034ea:	3708      	adds	r7, #8
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}
 80034f0:	40021400 	.word	0x40021400
 80034f4:	40021c00 	.word	0x40021c00
 80034f8:	40015000 	.word	0x40015000

080034fc <TM_SPI6_INT_InitPins>:
#endif

#ifdef USE_SPI6
void TM_SPI6_INT_InitPins(TM_SPI_PinsPack_t pinspack) {
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af02      	add	r7, sp, #8
 8003502:	4603      	mov	r3, r0
 8003504:	71fb      	strb	r3, [r7, #7]
#if defined(GPIOG)
	if (pinspack == TM_SPI_PinsPack_1) {
 8003506:	79fb      	ldrb	r3, [r7, #7]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d10a      	bne.n	8003522 <TM_SPI6_INT_InitPins+0x26>
		/* Init SPI pins */
		TM_GPIO_InitAlternate(GPIOG, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_High, GPIO_AF_SPI6);
 800350c:	2305      	movs	r3, #5
 800350e:	9301      	str	r3, [sp, #4]
 8003510:	2303      	movs	r3, #3
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	2300      	movs	r3, #0
 8003516:	2200      	movs	r2, #0
 8003518:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800351c:	4806      	ldr	r0, [pc, #24]	; (8003538 <TM_SPI6_INT_InitPins+0x3c>)
 800351e:	f7ff f8bd 	bl	800269c <TM_GPIO_InitAlternate>
	}
#endif
	if (pinspack == TM_SPI_PinsPack_Custom) {
 8003522:	79fb      	ldrb	r3, [r7, #7]
 8003524:	2b03      	cmp	r3, #3
 8003526:	d103      	bne.n	8003530 <TM_SPI6_INT_InitPins+0x34>
		/* Call user function */
		TM_SPI_InitCustomPinsCallback(SPI6, GPIO_AF_SPI6);
 8003528:	2105      	movs	r1, #5
 800352a:	4804      	ldr	r0, [pc, #16]	; (800353c <TM_SPI6_INT_InitPins+0x40>)
 800352c:	f7ff fdfc 	bl	8003128 <TM_SPI_InitCustomPinsCallback>
	}
}
 8003530:	bf00      	nop
 8003532:	3708      	adds	r7, #8
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	40021800 	.word	0x40021800
 800353c:	40015400 	.word	0x40015400

08003540 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003540:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003578 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003544:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003546:	e003      	b.n	8003550 <LoopCopyDataInit>

08003548 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003548:	4b0c      	ldr	r3, [pc, #48]	; (800357c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800354a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800354c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800354e:	3104      	adds	r1, #4

08003550 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003550:	480b      	ldr	r0, [pc, #44]	; (8003580 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003552:	4b0c      	ldr	r3, [pc, #48]	; (8003584 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003554:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003556:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003558:	d3f6      	bcc.n	8003548 <CopyDataInit>
  ldr  r2, =_sbss
 800355a:	4a0b      	ldr	r2, [pc, #44]	; (8003588 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800355c:	e002      	b.n	8003564 <LoopFillZerobss>

0800355e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800355e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003560:	f842 3b04 	str.w	r3, [r2], #4

08003564 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003564:	4b09      	ldr	r3, [pc, #36]	; (800358c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003566:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003568:	d3f9      	bcc.n	800355e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800356a:	f000 f847 	bl	80035fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800356e:	f002 fa07 	bl	8005980 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003572:	f000 fe2d 	bl	80041d0 <main>
  bx  lr    
 8003576:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003578:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800357c:	08007468 	.word	0x08007468
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003580:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003584:	20000774 	.word	0x20000774
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8003588:	20000774 	.word	0x20000774
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800358c:	200008a4 	.word	0x200008a4

08003590 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003590:	e7fe      	b.n	8003590 <ADC_IRQHandler>
	...

08003594 <_sbrk>:
  /* Implement your write code here, this is used by puts and printf for example */
  return len;
}

caddr_t _sbrk(int32_t incr)
{
 8003594:	b480      	push	{r7}
 8003596:	b085      	sub	sp, #20
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  extern uint32_t _Min_Heap_Size; /* _Min_Heap_Size symbol defined in the linker script. */
  extern uint8_t end asm("end");
  const uint8_t *max_heap = (uint8_t*)((uint32_t)&end + (uint32_t)&_Min_Heap_Size);
 800359c:	4a13      	ldr	r2, [pc, #76]	; (80035ec <_sbrk+0x58>)
 800359e:	4b14      	ldr	r3, [pc, #80]	; (80035f0 <_sbrk+0x5c>)
 80035a0:	4413      	add	r3, r2
 80035a2:	60fb      	str	r3, [r7, #12]
  static uint8_t *heap_end;
  uint8_t *prev_heap_end;

  if (heap_end == 0)
 80035a4:	4b13      	ldr	r3, [pc, #76]	; (80035f4 <_sbrk+0x60>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d102      	bne.n	80035b2 <_sbrk+0x1e>
    heap_end = &end;
 80035ac:	4b11      	ldr	r3, [pc, #68]	; (80035f4 <_sbrk+0x60>)
 80035ae:	4a0f      	ldr	r2, [pc, #60]	; (80035ec <_sbrk+0x58>)
 80035b0:	601a      	str	r2, [r3, #0]

  prev_heap_end = heap_end;
 80035b2:	4b10      	ldr	r3, [pc, #64]	; (80035f4 <_sbrk+0x60>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	60bb      	str	r3, [r7, #8]
  if (heap_end + incr > max_heap)
 80035b8:	4b0e      	ldr	r3, [pc, #56]	; (80035f4 <_sbrk+0x60>)
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	441a      	add	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d905      	bls.n	80035d2 <_sbrk+0x3e>
  {
//    write(1, "Heap and stack collision\n", 25);
//    abort();
    errno = ENOMEM;
 80035c6:	4b0c      	ldr	r3, [pc, #48]	; (80035f8 <_sbrk+0x64>)
 80035c8:	220c      	movs	r2, #12
 80035ca:	601a      	str	r2, [r3, #0]
    return (caddr_t) -1;
 80035cc:	f04f 33ff 	mov.w	r3, #4294967295
 80035d0:	e006      	b.n	80035e0 <_sbrk+0x4c>
  }

  heap_end += incr;
 80035d2:	4b08      	ldr	r3, [pc, #32]	; (80035f4 <_sbrk+0x60>)
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4413      	add	r3, r2
 80035da:	4a06      	ldr	r2, [pc, #24]	; (80035f4 <_sbrk+0x60>)
 80035dc:	6013      	str	r3, [r2, #0]

  return (caddr_t) prev_heap_end;
 80035de:	68bb      	ldr	r3, [r7, #8]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3714      	adds	r7, #20
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bc80      	pop	{r7}
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	200008a4 	.word	0x200008a4
 80035f0:	00005000 	.word	0x00005000
 80035f4:	200007d0 	.word	0x200007d0
 80035f8:	200008a0 	.word	0x200008a0

080035fc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003600:	4a12      	ldr	r2, [pc, #72]	; (800364c <SystemInit+0x50>)
 8003602:	4b12      	ldr	r3, [pc, #72]	; (800364c <SystemInit+0x50>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f043 0301 	orr.w	r3, r3, #1
 800360a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800360c:	4b0f      	ldr	r3, [pc, #60]	; (800364c <SystemInit+0x50>)
 800360e:	2200      	movs	r2, #0
 8003610:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003612:	4a0e      	ldr	r2, [pc, #56]	; (800364c <SystemInit+0x50>)
 8003614:	4b0d      	ldr	r3, [pc, #52]	; (800364c <SystemInit+0x50>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800361c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003620:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003622:	4b0a      	ldr	r3, [pc, #40]	; (800364c <SystemInit+0x50>)
 8003624:	4a0a      	ldr	r2, [pc, #40]	; (8003650 <SystemInit+0x54>)
 8003626:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003628:	4a08      	ldr	r2, [pc, #32]	; (800364c <SystemInit+0x50>)
 800362a:	4b08      	ldr	r3, [pc, #32]	; (800364c <SystemInit+0x50>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003632:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003634:	4b05      	ldr	r3, [pc, #20]	; (800364c <SystemInit+0x50>)
 8003636:	2200      	movs	r2, #0
 8003638:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800363a:	f000 f80d 	bl	8003658 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800363e:	4b05      	ldr	r3, [pc, #20]	; (8003654 <SystemInit+0x58>)
 8003640:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003644:	609a      	str	r2, [r3, #8]
#endif
}
 8003646:	bf00      	nop
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	40023800 	.word	0x40023800
 8003650:	24003010 	.word	0x24003010
 8003654:	e000ed00 	.word	0xe000ed00

08003658 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800365e:	2300      	movs	r3, #0
 8003660:	607b      	str	r3, [r7, #4]
 8003662:	2300      	movs	r3, #0
 8003664:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8003666:	4a35      	ldr	r2, [pc, #212]	; (800373c <SetSysClock+0xe4>)
 8003668:	4b34      	ldr	r3, [pc, #208]	; (800373c <SetSysClock+0xe4>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003670:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8003672:	4b32      	ldr	r3, [pc, #200]	; (800373c <SetSysClock+0xe4>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3301      	adds	r3, #1
 8003680:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d103      	bne.n	8003690 <SetSysClock+0x38>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800368e:	d1f0      	bne.n	8003672 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003690:	4b2a      	ldr	r3, [pc, #168]	; (800373c <SetSysClock+0xe4>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d002      	beq.n	80036a2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800369c:	2301      	movs	r3, #1
 800369e:	603b      	str	r3, [r7, #0]
 80036a0:	e001      	b.n	80036a6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80036a2:	2300      	movs	r3, #0
 80036a4:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d142      	bne.n	8003732 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80036ac:	4a23      	ldr	r2, [pc, #140]	; (800373c <SetSysClock+0xe4>)
 80036ae:	4b23      	ldr	r3, [pc, #140]	; (800373c <SetSysClock+0xe4>)
 80036b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036b6:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80036b8:	4a21      	ldr	r2, [pc, #132]	; (8003740 <SetSysClock+0xe8>)
 80036ba:	4b21      	ldr	r3, [pc, #132]	; (8003740 <SetSysClock+0xe8>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036c2:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80036c4:	4a1d      	ldr	r2, [pc, #116]	; (800373c <SetSysClock+0xe4>)
 80036c6:	4b1d      	ldr	r3, [pc, #116]	; (800373c <SetSysClock+0xe4>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80036cc:	4a1b      	ldr	r2, [pc, #108]	; (800373c <SetSysClock+0xe4>)
 80036ce:	4b1b      	ldr	r3, [pc, #108]	; (800373c <SetSysClock+0xe4>)
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036d6:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80036d8:	4a18      	ldr	r2, [pc, #96]	; (800373c <SetSysClock+0xe4>)
 80036da:	4b18      	ldr	r3, [pc, #96]	; (800373c <SetSysClock+0xe4>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80036e2:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80036e4:	4b15      	ldr	r3, [pc, #84]	; (800373c <SetSysClock+0xe4>)
 80036e6:	4a17      	ldr	r2, [pc, #92]	; (8003744 <SetSysClock+0xec>)
 80036e8:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80036ea:	4a14      	ldr	r2, [pc, #80]	; (800373c <SetSysClock+0xe4>)
 80036ec:	4b13      	ldr	r3, [pc, #76]	; (800373c <SetSysClock+0xe4>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036f4:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80036f6:	bf00      	nop
 80036f8:	4b10      	ldr	r3, [pc, #64]	; (800373c <SetSysClock+0xe4>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d0f9      	beq.n	80036f8 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8003704:	4b10      	ldr	r3, [pc, #64]	; (8003748 <SetSysClock+0xf0>)
 8003706:	f240 6205 	movw	r2, #1541	; 0x605
 800370a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800370c:	4a0b      	ldr	r2, [pc, #44]	; (800373c <SetSysClock+0xe4>)
 800370e:	4b0b      	ldr	r3, [pc, #44]	; (800373c <SetSysClock+0xe4>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f023 0303 	bic.w	r3, r3, #3
 8003716:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8003718:	4a08      	ldr	r2, [pc, #32]	; (800373c <SetSysClock+0xe4>)
 800371a:	4b08      	ldr	r3, [pc, #32]	; (800373c <SetSysClock+0xe4>)
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	f043 0302 	orr.w	r3, r3, #2
 8003722:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8003724:	bf00      	nop
 8003726:	4b05      	ldr	r3, [pc, #20]	; (800373c <SetSysClock+0xe4>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 030c 	and.w	r3, r3, #12
 800372e:	2b08      	cmp	r3, #8
 8003730:	d1f9      	bne.n	8003726 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	bc80      	pop	{r7}
 800373a:	4770      	bx	lr
 800373c:	40023800 	.word	0x40023800
 8003740:	40007000 	.word	0x40007000
 8003744:	07405408 	.word	0x07405408
 8003748:	40023c00 	.word	0x40023c00

0800374c <min>:
// Light Down
float lightDownX[39] = {1.49216676, 1.51851678, 1.5579617, 1.64857316, 1.57100117, 1.34270084, 1.20389056, 1.31372344, 1.60960639, 1.69372451, 1.50360715, 1.40052497, 1.91936755, 2.08155727, 2.14409018, 1.94486308, 1.28940415, 0.881582916, 1.1271081, 1.22097564, 1.2776829, 1.29637802, 0.991464615, 1.20402527, 1.50281775, 1.37897241, 1.31928062, 1.39449644, 1.83114743, 1.72280324, 1.77596223, 1.78317356, 1.86322153, 2.09625506, 2.29837847, 2.3948648, 2.29740524, 2.27718377, 2.28102875};
float lightDownY[39] = {-9.08133316, -9.17093277, -9.19765282, -9.16235733, -8.8916502, -8.50715542, -8.13300896, -7.63710642, -7.43097448, -7.38268232, -7.17487764, -7.03241444, -6.91469002, -6.74528313, -6.63269806, -6.31388855, -6.22272205, -6.11690521, -5.66783381, -5.53948355, -5.46463871, -5.14824724, -4.86077309, -4.53954124, -4.26067877, -3.97847509, -3.66393256, -3.4347527, -3.40032697, -3.12122893, -2.94386029, -2.69970226, -2.65779161, -2.65245414, -2.61271787, -2.55790257, -2.47153187, -2.53107238, -2.52175069};
float lightDownZ[39] = {2.65483332, 2.29338336, 2.30436826, 2.57005787, 2.93304062, 3.61912847, 4.52538967, 4.88377285, 4.72064114, 4.36944866, 3.94361401, 3.63952971, 2.71867085, 1.83106959, 0.198748738, -1.95787585, -4.001513, -5.21005917, -6.43104124, -7.71172905, -8.63220978, -9.38454723, -9.78518295, -10.6116276, -11.1781397, -11.0646982, -10.7902889, -11.1232023, -11.5812416, -11.6138687, -11.3877077, -11.2623959, -11.2286768, -11.2020741, -11.021452, -10.7450161, -10.5185108, -10.2909575, -10.16467};

float min(float a, float b) {
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
	return a < b ? a : b;
 8003756:	6839      	ldr	r1, [r7, #0]
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f7fd fced 	bl	8001138 <__aeabi_fcmplt>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <min+0x1c>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	e000      	b.n	800376a <min+0x1e>
 8003768:	683b      	ldr	r3, [r7, #0]
}
 800376a:	4618      	mov	r0, r3
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop

08003774 <minArray>:

float max(float a, float b) {
	return a > b ? a : b;
}

float minArray(float *array, int begin, int end) {
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af00      	add	r7, sp, #0
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
	float min = array[begin];
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	4413      	add	r3, r2
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	617b      	str	r3, [r7, #20]
	for (int i = begin + 1; i < end; i++) {
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	3301      	adds	r3, #1
 8003790:	613b      	str	r3, [r7, #16]
 8003792:	e014      	b.n	80037be <minArray+0x4a>
		if(array[i] < min) { min = array[i]; }
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	68fa      	ldr	r2, [r7, #12]
 800379a:	4413      	add	r3, r2
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	6979      	ldr	r1, [r7, #20]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7fd fcc9 	bl	8001138 <__aeabi_fcmplt>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d005      	beq.n	80037b8 <minArray+0x44>
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	68fa      	ldr	r2, [r7, #12]
 80037b2:	4413      	add	r3, r2
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	617b      	str	r3, [r7, #20]
	return a > b ? a : b;
}

float minArray(float *array, int begin, int end) {
	float min = array[begin];
	for (int i = begin + 1; i < end; i++) {
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	3301      	adds	r3, #1
 80037bc:	613b      	str	r3, [r7, #16]
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	dbe6      	blt.n	8003794 <minArray+0x20>
		if(array[i] < min) { min = array[i]; }
	}
	return min;
 80037c6:	697b      	ldr	r3, [r7, #20]
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3718      	adds	r7, #24
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <maxArray>:

float maxArray(float *array, int begin, int end) {
 80037d0:	b590      	push	{r4, r7, lr}
 80037d2:	b089      	sub	sp, #36	; 0x24
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
	double max = array[begin];
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	4413      	add	r3, r2
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7fc fea6 	bl	8000538 <__aeabi_f2d>
 80037ec:	4603      	mov	r3, r0
 80037ee:	460c      	mov	r4, r1
 80037f0:	e9c7 3406 	strd	r3, r4, [r7, #24]
	for (int i = begin + 1; i < end; i++) {
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	3301      	adds	r3, #1
 80037f8:	617b      	str	r3, [r7, #20]
 80037fa:	e01d      	b.n	8003838 <maxArray+0x68>
		if(array[i] > max) { max = array[i]; }
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	4413      	add	r3, r2
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4618      	mov	r0, r3
 8003808:	f7fc fe96 	bl	8000538 <__aeabi_f2d>
 800380c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003810:	f7fd f976 	bl	8000b00 <__aeabi_dcmpgt>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00b      	beq.n	8003832 <maxArray+0x62>
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	4413      	add	r3, r2
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4618      	mov	r0, r3
 8003826:	f7fc fe87 	bl	8000538 <__aeabi_f2d>
 800382a:	4603      	mov	r3, r0
 800382c:	460c      	mov	r4, r1
 800382e:	e9c7 3406 	strd	r3, r4, [r7, #24]
	return min;
}

float maxArray(float *array, int begin, int end) {
	double max = array[begin];
	for (int i = begin + 1; i < end; i++) {
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	3301      	adds	r3, #1
 8003836:	617b      	str	r3, [r7, #20]
 8003838:	697a      	ldr	r2, [r7, #20]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	429a      	cmp	r2, r3
 800383e:	dbdd      	blt.n	80037fc <maxArray+0x2c>
		if(array[i] > max) { max = array[i]; }
	}
	return max;
 8003840:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003844:	f7fd f97c 	bl	8000b40 <__aeabi_d2f>
 8003848:	4603      	mov	r3, r0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3724      	adds	r7, #36	; 0x24
 800384e:	46bd      	mov	sp, r7
 8003850:	bd90      	pop	{r4, r7, pc}
 8003852:	bf00      	nop

08003854 <average>:

float average(float *array, int begin, int end) {
 8003854:	b580      	push	{r7, lr}
 8003856:	b086      	sub	sp, #24
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
	float sum = 0;
 8003860:	f04f 0300 	mov.w	r3, #0
 8003864:	617b      	str	r3, [r7, #20]
	int i;
	for(i = begin; i < end; i++) {
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	613b      	str	r3, [r7, #16]
 800386a:	e00d      	b.n	8003888 <average+0x34>
		sum += array[i];
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	009b      	lsls	r3, r3, #2
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	4413      	add	r3, r2
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4619      	mov	r1, r3
 8003878:	6978      	ldr	r0, [r7, #20]
 800387a:	f7fd f9b7 	bl	8000bec <__addsf3>
 800387e:	4603      	mov	r3, r0
 8003880:	617b      	str	r3, [r7, #20]
}

float average(float *array, int begin, int end) {
	float sum = 0;
	int i;
	for(i = begin; i < end; i++) {
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	3301      	adds	r3, #1
 8003886:	613b      	str	r3, [r7, #16]
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	429a      	cmp	r2, r3
 800388e:	dbed      	blt.n	800386c <average+0x18>
		sum += array[i];
	}
	return sum / (float) (end - begin);
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	4618      	mov	r0, r3
 8003898:	f7fd fa5c 	bl	8000d54 <__aeabi_i2f>
 800389c:	4603      	mov	r3, r0
 800389e:	4619      	mov	r1, r3
 80038a0:	6978      	ldr	r0, [r7, #20]
 80038a2:	f7fd fb5f 	bl	8000f64 <__aeabi_fdiv>
 80038a6:	4603      	mov	r3, r0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3718      	adds	r7, #24
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <dtwDistance1>:
		result[i - 1] = smoothed;
	}

}

double dtwDistance1(float *ax, float *ay, float *az, int sa, float *bx, float *by, float *bz, int sb, int window) {
 80038b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038b4:	b093      	sub	sp, #76	; 0x4c
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	61f8      	str	r0, [r7, #28]
 80038ba:	61b9      	str	r1, [r7, #24]
 80038bc:	617a      	str	r2, [r7, #20]
 80038be:	613b      	str	r3, [r7, #16]
 80038c0:	466b      	mov	r3, sp
 80038c2:	607b      	str	r3, [r7, #4]

	float acc[sb][sa];
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	461a      	mov	r2, r3
 80038c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80038ca:	4619      	mov	r1, r3
 80038cc:	4613      	mov	r3, r2
 80038ce:	3b01      	subs	r3, #1
 80038d0:	637b      	str	r3, [r7, #52]	; 0x34
 80038d2:	4613      	mov	r3, r2
 80038d4:	f04f 0400 	mov.w	r4, #0
 80038d8:	ea4f 1b44 	mov.w	fp, r4, lsl #5
 80038dc:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
 80038e0:	ea4f 1a43 	mov.w	sl, r3, lsl #5
 80038e4:	4613      	mov	r3, r2
 80038e6:	009c      	lsls	r4, r3, #2
 80038e8:	60f9      	str	r1, [r7, #12]
 80038ea:	460b      	mov	r3, r1
 80038ec:	3b01      	subs	r3, #1
 80038ee:	633b      	str	r3, [r7, #48]	; 0x30
 80038f0:	60ba      	str	r2, [r7, #8]
 80038f2:	4613      	mov	r3, r2
 80038f4:	4618      	mov	r0, r3
 80038f6:	f04f 0100 	mov.w	r1, #0
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	461a      	mov	r2, r3
 80038fe:	f04f 0300 	mov.w	r3, #0
 8003902:	fb02 fc01 	mul.w	ip, r2, r1
 8003906:	fb00 fe03 	mul.w	lr, r0, r3
 800390a:	44e6      	add	lr, ip
 800390c:	fba0 2302 	umull	r2, r3, r0, r2
 8003910:	eb0e 0103 	add.w	r1, lr, r3
 8003914:	460b      	mov	r3, r1
 8003916:	ea4f 1943 	mov.w	r9, r3, lsl #5
 800391a:	ea49 69d2 	orr.w	r9, r9, r2, lsr #27
 800391e:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	4618      	mov	r0, r3
 8003926:	f04f 0100 	mov.w	r1, #0
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	461a      	mov	r2, r3
 800392e:	f04f 0300 	mov.w	r3, #0
 8003932:	fb02 fc01 	mul.w	ip, r2, r1
 8003936:	fb00 fe03 	mul.w	lr, r0, r3
 800393a:	44e6      	add	lr, ip
 800393c:	fba0 2302 	umull	r2, r3, r0, r2
 8003940:	eb0e 0103 	add.w	r1, lr, r3
 8003944:	460b      	mov	r3, r1
 8003946:	015e      	lsls	r6, r3, #5
 8003948:	ea46 66d2 	orr.w	r6, r6, r2, lsr #27
 800394c:	0155      	lsls	r5, r2, #5
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	fb02 f303 	mul.w	r3, r2, r3
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	3303      	adds	r3, #3
 800395a:	3307      	adds	r3, #7
 800395c:	08db      	lsrs	r3, r3, #3
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	ebad 0d03 	sub.w	sp, sp, r3
 8003964:	466b      	mov	r3, sp
 8003966:	3303      	adds	r3, #3
 8003968:	089b      	lsrs	r3, r3, #2
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	62fb      	str	r3, [r7, #44]	; 0x2c
	float dist;

	acc[0][0] = pow(ax[0] - bx[0], 2.0) + pow(ay[0] - by[0], 2.0) + pow(az[0] - bz[0], 2.0);
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4619      	mov	r1, r3
 8003978:	4610      	mov	r0, r2
 800397a:	f7fd f935 	bl	8000be8 <__aeabi_fsub>
 800397e:	4603      	mov	r3, r0
 8003980:	4618      	mov	r0, r3
 8003982:	f7fc fdd9 	bl	8000538 <__aeabi_f2d>
 8003986:	f04f 0200 	mov.w	r2, #0
 800398a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800398e:	f002 fc4f 	bl	8006230 <pow>
 8003992:	4605      	mov	r5, r0
 8003994:	460e      	mov	r6, r1
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4619      	mov	r1, r3
 80039a0:	4610      	mov	r0, r2
 80039a2:	f7fd f921 	bl	8000be8 <__aeabi_fsub>
 80039a6:	4603      	mov	r3, r0
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7fc fdc5 	bl	8000538 <__aeabi_f2d>
 80039ae:	f04f 0200 	mov.w	r2, #0
 80039b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80039b6:	f002 fc3b 	bl	8006230 <pow>
 80039ba:	4602      	mov	r2, r0
 80039bc:	460b      	mov	r3, r1
 80039be:	4628      	mov	r0, r5
 80039c0:	4631      	mov	r1, r6
 80039c2:	f7fc fc5b 	bl	800027c <__adddf3>
 80039c6:	4602      	mov	r2, r0
 80039c8:	460b      	mov	r3, r1
 80039ca:	4615      	mov	r5, r2
 80039cc:	461e      	mov	r6, r3
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4619      	mov	r1, r3
 80039d8:	4610      	mov	r0, r2
 80039da:	f7fd f905 	bl	8000be8 <__aeabi_fsub>
 80039de:	4603      	mov	r3, r0
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7fc fda9 	bl	8000538 <__aeabi_f2d>
 80039e6:	f04f 0200 	mov.w	r2, #0
 80039ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80039ee:	f002 fc1f 	bl	8006230 <pow>
 80039f2:	4602      	mov	r2, r0
 80039f4:	460b      	mov	r3, r1
 80039f6:	4628      	mov	r0, r5
 80039f8:	4631      	mov	r1, r6
 80039fa:	f7fc fc3f 	bl	800027c <__adddf3>
 80039fe:	4602      	mov	r2, r0
 8003a00:	460b      	mov	r3, r1
 8003a02:	4610      	mov	r0, r2
 8003a04:	4619      	mov	r1, r3
 8003a06:	f7fd f89b 	bl	8000b40 <__aeabi_d2f>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a0e:	601a      	str	r2, [r3, #0]

	// Accumulated distance - Row 0
	for (int i = 1; i < sa; i++) {
 8003a10:	2301      	movs	r3, #1
 8003a12:	647b      	str	r3, [r7, #68]	; 0x44
 8003a14:	e06a      	b.n	8003aec <dtwDistance1+0x23c>
		dist = pow(ax[i] - bx[0], 2.0) + pow(ay[i] - by[0], 2.0) + pow(az[i] - bz[0], 2.0);
 8003a16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	69fa      	ldr	r2, [r7, #28]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4619      	mov	r1, r3
 8003a26:	4610      	mov	r0, r2
 8003a28:	f7fd f8de 	bl	8000be8 <__aeabi_fsub>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7fc fd82 	bl	8000538 <__aeabi_f2d>
 8003a34:	f04f 0200 	mov.w	r2, #0
 8003a38:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003a3c:	f002 fbf8 	bl	8006230 <pow>
 8003a40:	4605      	mov	r5, r0
 8003a42:	460e      	mov	r6, r1
 8003a44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	4413      	add	r3, r2
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4619      	mov	r1, r3
 8003a54:	4610      	mov	r0, r2
 8003a56:	f7fd f8c7 	bl	8000be8 <__aeabi_fsub>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7fc fd6b 	bl	8000538 <__aeabi_f2d>
 8003a62:	f04f 0200 	mov.w	r2, #0
 8003a66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003a6a:	f002 fbe1 	bl	8006230 <pow>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	460b      	mov	r3, r1
 8003a72:	4628      	mov	r0, r5
 8003a74:	4631      	mov	r1, r6
 8003a76:	f7fc fc01 	bl	800027c <__adddf3>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	460b      	mov	r3, r1
 8003a7e:	4615      	mov	r5, r2
 8003a80:	461e      	mov	r6, r3
 8003a82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	697a      	ldr	r2, [r7, #20]
 8003a88:	4413      	add	r3, r2
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4619      	mov	r1, r3
 8003a92:	4610      	mov	r0, r2
 8003a94:	f7fd f8a8 	bl	8000be8 <__aeabi_fsub>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7fc fd4c 	bl	8000538 <__aeabi_f2d>
 8003aa0:	f04f 0200 	mov.w	r2, #0
 8003aa4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003aa8:	f002 fbc2 	bl	8006230 <pow>
 8003aac:	4602      	mov	r2, r0
 8003aae:	460b      	mov	r3, r1
 8003ab0:	4628      	mov	r0, r5
 8003ab2:	4631      	mov	r1, r6
 8003ab4:	f7fc fbe2 	bl	800027c <__adddf3>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	460b      	mov	r3, r1
 8003abc:	4610      	mov	r0, r2
 8003abe:	4619      	mov	r1, r3
 8003ac0:	f7fd f83e 	bl	8000b40 <__aeabi_d2f>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	62bb      	str	r3, [r7, #40]	; 0x28
		acc[0][i] = acc[0][i - 1] + dist;
 8003ac8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003aca:	1e5a      	subs	r2, r3, #1
 8003acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ace:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ad2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7fd f889 	bl	8000bec <__addsf3>
 8003ada:	4603      	mov	r3, r0
 8003adc:	4619      	mov	r1, r3
 8003ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ae0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ae2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	float dist;

	acc[0][0] = pow(ax[0] - bx[0], 2.0) + pow(ay[0] - by[0], 2.0) + pow(az[0] - bz[0], 2.0);

	// Accumulated distance - Row 0
	for (int i = 1; i < sa; i++) {
 8003ae6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ae8:	3301      	adds	r3, #1
 8003aea:	647b      	str	r3, [r7, #68]	; 0x44
 8003aec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	429a      	cmp	r2, r3
 8003af2:	db90      	blt.n	8003a16 <dtwDistance1+0x166>
		dist = pow(ax[i] - bx[0], 2.0) + pow(ay[i] - by[0], 2.0) + pow(az[i] - bz[0], 2.0);
		acc[0][i] = acc[0][i - 1] + dist;
	}

	// Accumulated distance - Row 0
	for (int i = 1; i < sb; i++) {
 8003af4:	2301      	movs	r3, #1
 8003af6:	643b      	str	r3, [r7, #64]	; 0x40
 8003af8:	e06d      	b.n	8003bd6 <dtwDistance1+0x326>
		dist = pow(ax[0] - bx[i], 2.0) + pow(ay[0] - by[i], 2.0) + pow(az[0] - bz[i], 2.0);
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	6818      	ldr	r0, [r3, #0]
 8003afe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003b04:	4413      	add	r3, r2
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4619      	mov	r1, r3
 8003b0a:	f7fd f86d 	bl	8000be8 <__aeabi_fsub>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	4618      	mov	r0, r3
 8003b12:	f7fc fd11 	bl	8000538 <__aeabi_f2d>
 8003b16:	f04f 0200 	mov.w	r2, #0
 8003b1a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003b1e:	f002 fb87 	bl	8006230 <pow>
 8003b22:	4605      	mov	r5, r0
 8003b24:	460e      	mov	r6, r1
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	6818      	ldr	r0, [r3, #0]
 8003b2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003b30:	4413      	add	r3, r2
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4619      	mov	r1, r3
 8003b36:	f7fd f857 	bl	8000be8 <__aeabi_fsub>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7fc fcfb 	bl	8000538 <__aeabi_f2d>
 8003b42:	f04f 0200 	mov.w	r2, #0
 8003b46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003b4a:	f002 fb71 	bl	8006230 <pow>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	460b      	mov	r3, r1
 8003b52:	4628      	mov	r0, r5
 8003b54:	4631      	mov	r1, r6
 8003b56:	f7fc fb91 	bl	800027c <__adddf3>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	460b      	mov	r3, r1
 8003b5e:	4615      	mov	r5, r2
 8003b60:	461e      	mov	r6, r3
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	6818      	ldr	r0, [r3, #0]
 8003b66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003b6c:	4413      	add	r3, r2
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4619      	mov	r1, r3
 8003b72:	f7fd f839 	bl	8000be8 <__aeabi_fsub>
 8003b76:	4603      	mov	r3, r0
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f7fc fcdd 	bl	8000538 <__aeabi_f2d>
 8003b7e:	f04f 0200 	mov.w	r2, #0
 8003b82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003b86:	f002 fb53 	bl	8006230 <pow>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	460b      	mov	r3, r1
 8003b8e:	4628      	mov	r0, r5
 8003b90:	4631      	mov	r1, r6
 8003b92:	f7fc fb73 	bl	800027c <__adddf3>
 8003b96:	4602      	mov	r2, r0
 8003b98:	460b      	mov	r3, r1
 8003b9a:	4610      	mov	r0, r2
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	f7fc ffcf 	bl	8000b40 <__aeabi_d2f>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	62bb      	str	r3, [r7, #40]	; 0x28
		acc[i][0] = acc[i - 1][0] + dist;
 8003ba6:	08a5      	lsrs	r5, r4, #2
 8003ba8:	08a2      	lsrs	r2, r4, #2
 8003baa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bac:	1e59      	subs	r1, r3, #1
 8003bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bb0:	fb01 f202 	mul.w	r2, r1, r2
 8003bb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7fd f816 	bl	8000bec <__addsf3>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bc6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003bc8:	fb02 f205 	mul.w	r2, r2, r5
 8003bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		dist = pow(ax[i] - bx[0], 2.0) + pow(ay[i] - by[0], 2.0) + pow(az[i] - bz[0], 2.0);
		acc[0][i] = acc[0][i - 1] + dist;
	}

	// Accumulated distance - Row 0
	for (int i = 1; i < sb; i++) {
 8003bd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	643b      	str	r3, [r7, #64]	; 0x40
 8003bd6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003bd8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	db8d      	blt.n	8003afa <dtwDistance1+0x24a>
		acc[i][0] = acc[i - 1][0] + dist;
	}

	// Accumlated distance - Remaining
	float m;
	for (int i = 1; i < sb; i++) {
 8003bde:	2301      	movs	r3, #1
 8003be0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003be2:	e0a3      	b.n	8003d2c <dtwDistance1+0x47c>
		for (int j = 1; j < sa; j++) {
 8003be4:	2301      	movs	r3, #1
 8003be6:	63bb      	str	r3, [r7, #56]	; 0x38
 8003be8:	e098      	b.n	8003d1c <dtwDistance1+0x46c>
			dist = pow(ax[j] - bx[i], 2.0) + pow(ay[j] - by[i], 2.0) + pow(az[j] - bz[i], 2.0);
 8003bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	69fa      	ldr	r2, [r7, #28]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	6818      	ldr	r0, [r3, #0]
 8003bf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8003bfa:	4413      	add	r3, r2
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4619      	mov	r1, r3
 8003c00:	f7fc fff2 	bl	8000be8 <__aeabi_fsub>
 8003c04:	4603      	mov	r3, r0
 8003c06:	4618      	mov	r0, r3
 8003c08:	f7fc fc96 	bl	8000538 <__aeabi_f2d>
 8003c0c:	f04f 0200 	mov.w	r2, #0
 8003c10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c14:	f002 fb0c 	bl	8006230 <pow>
 8003c18:	4605      	mov	r5, r0
 8003c1a:	460e      	mov	r6, r1
 8003c1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	4413      	add	r3, r2
 8003c24:	6818      	ldr	r0, [r3, #0]
 8003c26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003c2c:	4413      	add	r3, r2
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4619      	mov	r1, r3
 8003c32:	f7fc ffd9 	bl	8000be8 <__aeabi_fsub>
 8003c36:	4603      	mov	r3, r0
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fc fc7d 	bl	8000538 <__aeabi_f2d>
 8003c3e:	f04f 0200 	mov.w	r2, #0
 8003c42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c46:	f002 faf3 	bl	8006230 <pow>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	460b      	mov	r3, r1
 8003c4e:	4628      	mov	r0, r5
 8003c50:	4631      	mov	r1, r6
 8003c52:	f7fc fb13 	bl	800027c <__adddf3>
 8003c56:	4602      	mov	r2, r0
 8003c58:	460b      	mov	r3, r1
 8003c5a:	4615      	mov	r5, r2
 8003c5c:	461e      	mov	r6, r3
 8003c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	4413      	add	r3, r2
 8003c66:	6818      	ldr	r0, [r3, #0]
 8003c68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003c6e:	4413      	add	r3, r2
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4619      	mov	r1, r3
 8003c74:	f7fc ffb8 	bl	8000be8 <__aeabi_fsub>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7fc fc5c 	bl	8000538 <__aeabi_f2d>
 8003c80:	f04f 0200 	mov.w	r2, #0
 8003c84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c88:	f002 fad2 	bl	8006230 <pow>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4628      	mov	r0, r5
 8003c92:	4631      	mov	r1, r6
 8003c94:	f7fc faf2 	bl	800027c <__adddf3>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	460b      	mov	r3, r1
 8003c9c:	4610      	mov	r0, r2
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	f7fc ff4e 	bl	8000b40 <__aeabi_d2f>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	62bb      	str	r3, [r7, #40]	; 0x28
			m = min(min(acc[i - 1][j - 1],
 8003ca8:	08a1      	lsrs	r1, r4, #2
 8003caa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cac:	1e58      	subs	r0, r3, #1
 8003cae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cb0:	1e5a      	subs	r2, r3, #1
 8003cb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cb4:	fb00 f101 	mul.w	r1, r0, r1
 8003cb8:	440a      	add	r2, r1
 8003cba:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003cbe:	08a2      	lsrs	r2, r4, #2
					acc[i - 1][j]),
 8003cc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cc2:	1e59      	subs	r1, r3, #1
	// Accumlated distance - Remaining
	float m;
	for (int i = 1; i < sb; i++) {
		for (int j = 1; j < sa; j++) {
			dist = pow(ax[j] - bx[i], 2.0) + pow(ay[j] - by[i], 2.0) + pow(az[j] - bz[i], 2.0);
			m = min(min(acc[i - 1][j - 1],
 8003cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cc6:	fb01 f102 	mul.w	r1, r1, r2
 8003cca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ccc:	440a      	add	r2, r1
 8003cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	f7ff fd3a 	bl	800374c <min>
 8003cd8:	4605      	mov	r5, r0
 8003cda:	08a1      	lsrs	r1, r4, #2
					acc[i - 1][j]),
					acc[i][j - 1]);
 8003cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cde:	1e5a      	subs	r2, r3, #1
	// Accumlated distance - Remaining
	float m;
	for (int i = 1; i < sb; i++) {
		for (int j = 1; j < sa; j++) {
			dist = pow(ax[j] - bx[i], 2.0) + pow(ay[j] - by[i], 2.0) + pow(az[j] - bz[i], 2.0);
			m = min(min(acc[i - 1][j - 1],
 8003ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ce2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003ce4:	fb00 f101 	mul.w	r1, r0, r1
 8003ce8:	440a      	add	r2, r1
 8003cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4628      	mov	r0, r5
 8003cf2:	f7ff fd2b 	bl	800374c <min>
 8003cf6:	6278      	str	r0, [r7, #36]	; 0x24
					acc[i - 1][j]),
					acc[i][j - 1]);
			acc[i][j] = m + dist;
 8003cf8:	08a5      	lsrs	r5, r4, #2
 8003cfa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003cfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003cfe:	f7fc ff75 	bl	8000bec <__addsf3>
 8003d02:	4603      	mov	r3, r0
 8003d04:	4618      	mov	r0, r3
 8003d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d08:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d0a:	fb02 f105 	mul.w	r1, r2, r5
 8003d0e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d10:	440a      	add	r2, r1
 8003d12:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
	}

	// Accumlated distance - Remaining
	float m;
	for (int i = 1; i < sb; i++) {
		for (int j = 1; j < sa; j++) {
 8003d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d18:	3301      	adds	r3, #1
 8003d1a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003d1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	f6ff af62 	blt.w	8003bea <dtwDistance1+0x33a>
		acc[i][0] = acc[i - 1][0] + dist;
	}

	// Accumlated distance - Remaining
	float m;
	for (int i = 1; i < sb; i++) {
 8003d26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d28:	3301      	adds	r3, #1
 8003d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d2e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003d30:	429a      	cmp	r2, r3
 8003d32:	f6ff af57 	blt.w	8003be4 <dtwDistance1+0x334>
					acc[i][j - 1]);
			acc[i][j] = m + dist;
		}
	}

	return sqrt(acc[sb - 1][sa - 1]);
 8003d36:	08a1      	lsrs	r1, r4, #2
 8003d38:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003d3a:	1e58      	subs	r0, r3, #1
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	1e5a      	subs	r2, r3, #1
 8003d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d42:	fb00 f101 	mul.w	r1, r0, r1
 8003d46:	440a      	add	r2, r1
 8003d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f7fc fbf3 	bl	8000538 <__aeabi_f2d>
 8003d52:	4603      	mov	r3, r0
 8003d54:	460c      	mov	r4, r1
 8003d56:	4618      	mov	r0, r3
 8003d58:	4621      	mov	r1, r4
 8003d5a:	f002 fbcf 	bl	80064fc <sqrt>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	460c      	mov	r4, r1
 8003d62:	f8d7 d004 	ldr.w	sp, [r7, #4]

}
 8003d66:	4618      	mov	r0, r3
 8003d68:	4621      	mov	r1, r4
 8003d6a:	374c      	adds	r7, #76	; 0x4c
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d72:	bf00      	nop

08003d74 <LBKeogh>:

	return sqrt(acc[sa - 1][sb - 1]);

}

float LBKeogh(float *x, int sx, float *y, int sy, int r) {
 8003d74:	b590      	push	{r4, r7, lr}
 8003d76:	b08f      	sub	sp, #60	; 0x3c
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
 8003d80:	603b      	str	r3, [r7, #0]

	double sum = 0;
 8003d82:	f04f 0300 	mov.w	r3, #0
 8003d86:	f04f 0400 	mov.w	r4, #0
 8003d8a:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	int li, mi;
	double lowerBound, upperBound;

	for (int i = 0; i < sx; i++) {
 8003d8e:	2300      	movs	r3, #0
 8003d90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d92:	e08d      	b.n	8003eb0 <LBKeogh+0x13c>

		li = (i - r) >= 0 ? (i - r) : 0;
 8003d94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003d9e:	62bb      	str	r3, [r7, #40]	; 0x28
		mi = (i + r) <= sy ? (i + r) : sy;
 8003da0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003da2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003da4:	441a      	add	r2, r3
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	4293      	cmp	r3, r2
 8003daa:	bfa8      	it	ge
 8003dac:	4613      	movge	r3, r2
 8003dae:	627b      	str	r3, [r7, #36]	; 0x24

		lowerBound = minArray(y, li, mi);
 8003db0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003db2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f7ff fcdd 	bl	8003774 <minArray>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7fc fbbb 	bl	8000538 <__aeabi_f2d>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	460c      	mov	r4, r1
 8003dc6:	e9c7 3406 	strd	r3, r4, [r7, #24]
		upperBound = maxArray(y, li, mi);
 8003dca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dcc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff fcfe 	bl	80037d0 <maxArray>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7fc fbae 	bl	8000538 <__aeabi_f2d>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	460c      	mov	r4, r1
 8003de0:	e9c7 3404 	strd	r3, r4, [r7, #16]

		if(x[i] > upperBound) {
 8003de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	4413      	add	r3, r2
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fc fba2 	bl	8000538 <__aeabi_f2d>
 8003df4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003df8:	f7fc fe82 	bl	8000b00 <__aeabi_dcmpgt>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d022      	beq.n	8003e48 <LBKeogh+0xd4>
			sum += pow(x[i] - upperBound, 2);
 8003e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	4413      	add	r3, r2
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f7fc fb93 	bl	8000538 <__aeabi_f2d>
 8003e12:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003e16:	f7fc fa2f 	bl	8000278 <__aeabi_dsub>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	460c      	mov	r4, r1
 8003e1e:	4618      	mov	r0, r3
 8003e20:	4621      	mov	r1, r4
 8003e22:	f04f 0200 	mov.w	r2, #0
 8003e26:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003e2a:	f002 fa01 	bl	8006230 <pow>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	460c      	mov	r4, r1
 8003e32:	461a      	mov	r2, r3
 8003e34:	4623      	mov	r3, r4
 8003e36:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003e3a:	f7fc fa1f 	bl	800027c <__adddf3>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	460c      	mov	r4, r1
 8003e42:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
 8003e46:	e030      	b.n	8003eaa <LBKeogh+0x136>
		} else if(x[i] < lowerBound) {
 8003e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	4413      	add	r3, r2
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7fc fb70 	bl	8000538 <__aeabi_f2d>
 8003e58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e5c:	f7fc fe32 	bl	8000ac4 <__aeabi_dcmplt>
 8003e60:	4603      	mov	r3, r0
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d021      	beq.n	8003eaa <LBKeogh+0x136>
			sum += pow(x[i] - lowerBound, 2);
 8003e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	68fa      	ldr	r2, [r7, #12]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7fc fb61 	bl	8000538 <__aeabi_f2d>
 8003e76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e7a:	f7fc f9fd 	bl	8000278 <__aeabi_dsub>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	460c      	mov	r4, r1
 8003e82:	4618      	mov	r0, r3
 8003e84:	4621      	mov	r1, r4
 8003e86:	f04f 0200 	mov.w	r2, #0
 8003e8a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003e8e:	f002 f9cf 	bl	8006230 <pow>
 8003e92:	4603      	mov	r3, r0
 8003e94:	460c      	mov	r4, r1
 8003e96:	461a      	mov	r2, r3
 8003e98:	4623      	mov	r3, r4
 8003e9a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003e9e:	f7fc f9ed 	bl	800027c <__adddf3>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	460c      	mov	r4, r1
 8003ea6:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

	double sum = 0;
	int li, mi;
	double lowerBound, upperBound;

	for (int i = 0; i < sx; i++) {
 8003eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eac:	3301      	adds	r3, #1
 8003eae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003eb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	f6ff af6d 	blt.w	8003d94 <LBKeogh+0x20>
			sum += pow(x[i] - lowerBound, 2);
		}

	}

	return sqrt(sum);
 8003eba:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003ebe:	f002 fb1d 	bl	80064fc <sqrt>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	460c      	mov	r4, r1
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	4621      	mov	r1, r4
 8003eca:	f7fc fe39 	bl	8000b40 <__aeabi_d2f>
 8003ece:	4603      	mov	r3, r0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	373c      	adds	r7, #60	; 0x3c
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd90      	pop	{r4, r7, pc}

08003ed8 <LBKeogh3D>:

float LBKeogh3D(float *ax, float *ay, float *az, int sa, float *bx, float *by, float *bz, int sb, int r) {
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b08a      	sub	sp, #40	; 0x28
 8003edc:	af02      	add	r7, sp, #8
 8003ede:	60f8      	str	r0, [r7, #12]
 8003ee0:	60b9      	str	r1, [r7, #8]
 8003ee2:	607a      	str	r2, [r7, #4]
 8003ee4:	603b      	str	r3, [r7, #0]
	float lx = LBKeogh(ax, sa, bx, sb, r);
 8003ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ee8:	9300      	str	r3, [sp, #0]
 8003eea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003eee:	6839      	ldr	r1, [r7, #0]
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f7ff ff3f 	bl	8003d74 <LBKeogh>
 8003ef6:	61f8      	str	r0, [r7, #28]
	float ly = LBKeogh(ay, sa, by, sb, r);
 8003ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003efa:	9300      	str	r3, [sp, #0]
 8003efc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003efe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f00:	6839      	ldr	r1, [r7, #0]
 8003f02:	68b8      	ldr	r0, [r7, #8]
 8003f04:	f7ff ff36 	bl	8003d74 <LBKeogh>
 8003f08:	61b8      	str	r0, [r7, #24]
	float lz = LBKeogh(az, sa, bz, sb, r);
 8003f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f0c:	9300      	str	r3, [sp, #0]
 8003f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f12:	6839      	ldr	r1, [r7, #0]
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f7ff ff2d 	bl	8003d74 <LBKeogh>
 8003f1a:	6178      	str	r0, [r7, #20]
	return lx + ly + lz;
 8003f1c:	69b9      	ldr	r1, [r7, #24]
 8003f1e:	69f8      	ldr	r0, [r7, #28]
 8003f20:	f7fc fe64 	bl	8000bec <__addsf3>
 8003f24:	4603      	mov	r3, r0
 8003f26:	6979      	ldr	r1, [r7, #20]
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7fc fe5f 	bl	8000bec <__addsf3>
 8003f2e:	4603      	mov	r3, r0
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3720      	adds	r7, #32
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bd80      	pop	{r7, pc}

08003f38 <knn>:

int knn(float inputX[], float inputY[], float inputZ[], int size, float *dist) {
 8003f38:	b590      	push	{r4, r7, lr}
 8003f3a:	b0a1      	sub	sp, #132	; 0x84
 8003f3c:	af06      	add	r7, sp, #24
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	603b      	str	r3, [r7, #0]

	int answer;
	float distance = INFINITY;
 8003f46:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 8003f4a:	65bb      	str	r3, [r7, #88]	; 0x58
	float minDistance = INFINITY;
 8003f4c:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 8003f50:	663b      	str	r3, [r7, #96]	; 0x60
	int lbr = 30;
 8003f52:	231e      	movs	r3, #30
 8003f54:	657b      	str	r3, [r7, #84]	; 0x54

	float* pointersX[NUMBER_OF_GESTURES] = {doorOpenX, doorCloseX, lightUpX, lightDownX};
 8003f56:	4b4b      	ldr	r3, [pc, #300]	; (8004084 <knn+0x14c>)
 8003f58:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8003f5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f5e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float* pointersY[NUMBER_OF_GESTURES] = {doorOpenY, doorCloseY, lightUpY, lightDownY};
 8003f62:	4b49      	ldr	r3, [pc, #292]	; (8004088 <knn+0x150>)
 8003f64:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8003f68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f6a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float* pointersZ[NUMBER_OF_GESTURES] = {doorOpenZ, doorCloseZ, lightUpZ, lightDownZ};
 8003f6e:	4b47      	ldr	r3, [pc, #284]	; (800408c <knn+0x154>)
 8003f70:	f107 0420 	add.w	r4, r7, #32
 8003f74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f76:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	int sizes[NUMBER_OF_GESTURES] = {36, 36, 36, 39};
 8003f7a:	4b45      	ldr	r3, [pc, #276]	; (8004090 <knn+0x158>)
 8003f7c:	f107 0410 	add.w	r4, r7, #16
 8003f80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003f82:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	int window = 4; // Does not matter for DTW1
 8003f86:	2304      	movs	r3, #4
 8003f88:	653b      	str	r3, [r7, #80]	; 0x50

	for(int i = 0; i < NUMBER_OF_GESTURES; i++) {
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f8e:	e06d      	b.n	800406c <knn+0x134>
		if(LBKeogh3D(inputX, inputY, inputZ, size, pointersX[i], pointersY[i], pointersZ[i], sizes[i], lbr) < minDistance) {
 8003f90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003f98:	4413      	add	r3, r2
 8003f9a:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8003f9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003fa6:	440b      	add	r3, r1
 8003fa8:	f853 1c38 	ldr.w	r1, [r3, #-56]
 8003fac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8003fb4:	4403      	add	r3, r0
 8003fb6:	f853 0c48 	ldr.w	r0, [r3, #-72]
 8003fba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8003fc2:	4423      	add	r3, r4
 8003fc4:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8003fc8:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 8003fca:	9404      	str	r4, [sp, #16]
 8003fcc:	9303      	str	r3, [sp, #12]
 8003fce:	9002      	str	r0, [sp, #8]
 8003fd0:	9101      	str	r1, [sp, #4]
 8003fd2:	9200      	str	r2, [sp, #0]
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	68b9      	ldr	r1, [r7, #8]
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f7ff ff7c 	bl	8003ed8 <LBKeogh3D>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7fd f8a7 	bl	8001138 <__aeabi_fcmplt>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d03a      	beq.n	8004066 <knn+0x12e>
			distance = dtwDistance1(inputX, inputY, inputZ, size, pointersX[i], pointersY[i], pointersZ[i], sizes[i], window);
 8003ff0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003ff8:	4413      	add	r3, r2
 8003ffa:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8003ffe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8004006:	440b      	add	r3, r1
 8004008:	f853 1c38 	ldr.w	r1, [r3, #-56]
 800400c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8004014:	4403      	add	r3, r0
 8004016:	f853 0c48 	ldr.w	r0, [r3, #-72]
 800401a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8004022:	4423      	add	r3, r4
 8004024:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8004028:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 800402a:	9404      	str	r4, [sp, #16]
 800402c:	9303      	str	r3, [sp, #12]
 800402e:	9002      	str	r0, [sp, #8]
 8004030:	9101      	str	r1, [sp, #4]
 8004032:	9200      	str	r2, [sp, #0]
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	68b9      	ldr	r1, [r7, #8]
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f7ff fc38 	bl	80038b0 <dtwDistance1>
 8004040:	4603      	mov	r3, r0
 8004042:	460c      	mov	r4, r1
 8004044:	4618      	mov	r0, r3
 8004046:	4621      	mov	r1, r4
 8004048:	f7fc fd7a 	bl	8000b40 <__aeabi_d2f>
 800404c:	4603      	mov	r3, r0
 800404e:	65bb      	str	r3, [r7, #88]	; 0x58
			if(distance < minDistance) {
 8004050:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004052:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004054:	f7fd f870 	bl	8001138 <__aeabi_fcmplt>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d003      	beq.n	8004066 <knn+0x12e>
				minDistance = distance;
 800405e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004060:	663b      	str	r3, [r7, #96]	; 0x60
				answer = i;
 8004062:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004064:	667b      	str	r3, [r7, #100]	; 0x64
	float* pointersZ[NUMBER_OF_GESTURES] = {doorOpenZ, doorCloseZ, lightUpZ, lightDownZ};

	int sizes[NUMBER_OF_GESTURES] = {36, 36, 36, 39};
	int window = 4; // Does not matter for DTW1

	for(int i = 0; i < NUMBER_OF_GESTURES; i++) {
 8004066:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004068:	3301      	adds	r3, #1
 800406a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800406c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800406e:	2b03      	cmp	r3, #3
 8004070:	dd8e      	ble.n	8003f90 <knn+0x58>
				answer = i;
			}
		}
	}

	*dist = minDistance;
 8004072:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004074:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004076:	601a      	str	r2, [r3, #0]

	return answer;
 8004078:	6e7b      	ldr	r3, [r7, #100]	; 0x64

}
 800407a:	4618      	mov	r0, r3
 800407c:	376c      	adds	r7, #108	; 0x6c
 800407e:	46bd      	mov	sp, r7
 8004080:	bd90      	pop	{r4, r7, pc}
 8004082:	bf00      	nop
 8004084:	08007338 	.word	0x08007338
 8004088:	08007348 	.word	0x08007348
 800408c:	08007358 	.word	0x08007358
 8004090:	08007368 	.word	0x08007368

08004094 <newLinkedList>:
 *      Author: Alan
 */

#include "LinkedList.h"

LinkedList * newLinkedList() {
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
    LinkedList *list = (LinkedList *) malloc(sizeof(LinkedList));
 800409a:	2008      	movs	r0, #8
 800409c:	f001 fc96 	bl	80059cc <malloc>
 80040a0:	4603      	mov	r3, r0
 80040a2:	607b      	str	r3, [r7, #4]
    list->value = 0.0;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f04f 0200 	mov.w	r2, #0
 80040aa:	601a      	str	r2, [r3, #0]
    list->next = NULL;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	605a      	str	r2, [r3, #4]
    return list;
 80040b2:	687b      	ldr	r3, [r7, #4]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3708      	adds	r7, #8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <prependToLinkedList>:
        head = head->next;
    }
    printf("\n");
}

void prependToLinkedList(LinkedList *head, float value) {
 80040bc:	b580      	push	{r7, lr}
 80040be:	b084      	sub	sp, #16
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]

    if(!head) { return; }
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d00d      	beq.n	80040e8 <prependToLinkedList+0x2c>

    LinkedList *new = newLinkedList();
 80040cc:	f7ff ffe2 	bl	8004094 <newLinkedList>
 80040d0:	60f8      	str	r0, [r7, #12]
    new->value = value;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	683a      	ldr	r2, [r7, #0]
 80040d6:	601a      	str	r2, [r3, #0]
    new->next = head->next;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	605a      	str	r2, [r3, #4]
    head->next = new;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	605a      	str	r2, [r3, #4]
 80040e6:	e000      	b.n	80040ea <prependToLinkedList+0x2e>
    printf("\n");
}

void prependToLinkedList(LinkedList *head, float value) {

    if(!head) { return; }
 80040e8:	bf00      	nop
    LinkedList *new = newLinkedList();
    new->value = value;
    new->next = head->next;
    head->next = new;

}
 80040ea:	3710      	adds	r7, #16
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <arrayFromLinkedList>:
    new->value = value;
    head->next = new;

}

void arrayFromLinkedList(LinkedList *head, float *destination, int size) {
 80040f0:	b480      	push	{r7}
 80040f2:	b085      	sub	sp, #20
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]

    if(!head) { return; }
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d015      	beq.n	800412e <arrayFromLinkedList+0x3e>

    while (head->next && size > 0) {
 8004102:	e00c      	b.n	800411e <arrayFromLinkedList+0x2e>
        head = head->next;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	60fb      	str	r3, [r7, #12]
        destination[--size] = head->value;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	3b01      	subs	r3, #1
 800410e:	607b      	str	r3, [r7, #4]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	68ba      	ldr	r2, [r7, #8]
 8004116:	4413      	add	r3, r2
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	6812      	ldr	r2, [r2, #0]
 800411c:	601a      	str	r2, [r3, #0]

void arrayFromLinkedList(LinkedList *head, float *destination, int size) {

    if(!head) { return; }

    while (head->next && size > 0) {
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d004      	beq.n	8004130 <arrayFromLinkedList+0x40>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	dceb      	bgt.n	8004104 <arrayFromLinkedList+0x14>
 800412c:	e000      	b.n	8004130 <arrayFromLinkedList+0x40>

}

void arrayFromLinkedList(LinkedList *head, float *destination, int size) {

    if(!head) { return; }
 800412e:	bf00      	nop
    while (head->next && size > 0) {
        head = head->next;
        destination[--size] = head->value;
    }

}
 8004130:	3714      	adds	r7, #20
 8004132:	46bd      	mov	sp, r7
 8004134:	bc80      	pop	{r7}
 8004136:	4770      	bx	lr

08004138 <freeLinkedList>:

void freeLinkedList(LinkedList *head) {
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]

    if(!head) { return; }
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d014      	beq.n	8004170 <freeLinkedList+0x38>

    LinkedList *current;
    current = head;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	60fb      	str	r3, [r7, #12]
    head = head->next;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	607b      	str	r3, [r7, #4]
    current->next = NULL;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2200      	movs	r2, #0
 8004154:	605a      	str	r2, [r3, #4]

    while (head) {
 8004156:	e007      	b.n	8004168 <freeLinkedList+0x30>
        current = head;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	60fb      	str	r3, [r7, #12]
        head = head->next;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	607b      	str	r3, [r7, #4]
        free(current);
 8004162:	68f8      	ldr	r0, [r7, #12]
 8004164:	f001 fc3a 	bl	80059dc <free>
    LinkedList *current;
    current = head;
    head = head->next;
    current->next = NULL;

    while (head) {
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1f4      	bne.n	8004158 <freeLinkedList+0x20>
 800416e:	e000      	b.n	8004172 <freeLinkedList+0x3a>

}

void freeLinkedList(LinkedList *head) {

    if(!head) { return; }
 8004170:	bf00      	nop
        current = head;
        head = head->next;
        free(current);
    }

}
 8004172:	3710      	adds	r7, #16
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <Delayms>:
 * @param  Delays for specific amount of milliseconds
 * @param  millis: Time in milliseconds for delay
 * @retval None
 * @note   Declared as static inline
 */
static __INLINE void Delayms(uint32_t millis) {
 8004178:	b480      	push	{r7}
 800417a:	b085      	sub	sp, #20
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
	volatile uint32_t timer = TM_Time;
 8004180:	4b11      	ldr	r3, [pc, #68]	; (80041c8 <Delayms+0x50>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004186:	f3ef 8305 	mrs	r3, IPSR
 800418a:	60fb      	str	r3, [r7, #12]
  return(result);
 800418c:	68fb      	ldr	r3, [r7, #12]

	/* Called from thread */
	if (!__get_IPSR()) {
 800418e:	2b00      	cmp	r3, #0
 8004190:	d111      	bne.n	80041b6 <Delayms+0x3e>
		/* Wait for timer to count milliseconds */
		while ((TM_Time - timer) < millis) {
 8004192:	bf00      	nop
 8004194:	4b0c      	ldr	r3, [pc, #48]	; (80041c8 <Delayms+0x50>)
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	1ad2      	subs	r2, r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	429a      	cmp	r2, r3
 80041a0:	d3f8      	bcc.n	8004194 <Delayms+0x1c>
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
				millis--;
			}
		}
	}
}
 80041a2:	e00b      	b.n	80041bc <Delayms+0x44>
#endif
		}
	} else {
		/* Called from interrupt */
		while (millis) {
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 80041a4:	4b09      	ldr	r3, [pc, #36]	; (80041cc <Delayms+0x54>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d002      	beq.n	80041b6 <Delayms+0x3e>
				millis--;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	3b01      	subs	r3, #1
 80041b4:	607b      	str	r3, [r7, #4]
			__WFI();
#endif
		}
	} else {
		/* Called from interrupt */
		while (millis) {
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d1f3      	bne.n	80041a4 <Delayms+0x2c>
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
				millis--;
			}
		}
	}
}
 80041bc:	bf00      	nop
 80041be:	3714      	adds	r7, #20
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bc80      	pop	{r7}
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	20000794 	.word	0x20000794
 80041cc:	e000e010 	.word	0xe000e010

080041d0 <main>:
void recognizeGesture(LinkedList *signalX, LinkedList *signalY, LinkedList *signalZ, int size);


float variance(float *array, int begin, int end);

int main(void) {
 80041d0:	b5b0      	push	{r4, r5, r7, lr}
 80041d2:	b0ca      	sub	sp, #296	; 0x128
 80041d4:	af00      	add	r7, sp, #0

	setup();
 80041d6:	f000 fc73 	bl	8004ac0 <setup>

	int count = 0;
 80041da:	2300      	movs	r3, #0
 80041dc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124

	// Signals
	LinkedList *signalX = newLinkedList();
 80041e0:	f7ff ff58 	bl	8004094 <newLinkedList>
 80041e4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
	LinkedList *signalY = newLinkedList();
 80041e8:	f7ff ff54 	bl	8004094 <newLinkedList>
 80041ec:	f8c7 00f8 	str.w	r0, [r7, #248]	; 0xf8
	LinkedList *signalZ = newLinkedList();
 80041f0:	f7ff ff50 	bl	8004094 <newLinkedList>
 80041f4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4

	float x, y, z;
	float ax[AVG_SIZE], ay[AVG_SIZE], az[AVG_SIZE];
	float ex[SIZE], ey[SIZE], ez[SIZE];
	float vx[SIZE], vy[SIZE], vz[SIZE];
	int moving = 0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0

	float fx, fy, fz;
	float fvx, fvy, fvz;

	fvx = 1;
 80041fe:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004202:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	fvy = 1;
 8004206:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800420a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	fvz = 1;
 800420e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004212:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	int v = 0;
 8004216:	2300      	movs	r3, #0
 8004218:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108

	// Getting values for the initial average
	for(int i = 0; i < AVG_SIZE; i++) {
 800421c:	2300      	movs	r3, #0
 800421e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004222:	e036      	b.n	8004292 <main+0xc2>
		TM_LIS302DL_LIS3DSH_ReadAxes(&Axes_Data);
 8004224:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8004228:	4618      	mov	r0, r3
 800422a:	f7fe fbc7 	bl	80029bc <TM_LIS302DL_LIS3DSH_ReadAxes>
		ax[i] = (float) Axes_Data.X;
 800422e:	f9b7 30dc 	ldrsh.w	r3, [r7, #220]	; 0xdc
 8004232:	4618      	mov	r0, r3
 8004234:	f7fc fd8e 	bl	8000d54 <__aeabi_i2f>
 8004238:	4602      	mov	r2, r0
 800423a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	f507 7194 	add.w	r1, r7, #296	; 0x128
 8004244:	440b      	add	r3, r1
 8004246:	f843 2c64 	str.w	r2, [r3, #-100]
		ay[i] = (float) Axes_Data.Y;
 800424a:	f9b7 30de 	ldrsh.w	r3, [r7, #222]	; 0xde
 800424e:	4618      	mov	r0, r3
 8004250:	f7fc fd80 	bl	8000d54 <__aeabi_i2f>
 8004254:	4602      	mov	r2, r0
 8004256:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	f507 7194 	add.w	r1, r7, #296	; 0x128
 8004260:	440b      	add	r3, r1
 8004262:	f843 2c7c 	str.w	r2, [r3, #-124]
		az[i] = (float) Axes_Data.Z;
 8004266:	f9b7 30e0 	ldrsh.w	r3, [r7, #224]	; 0xe0
 800426a:	4618      	mov	r0, r3
 800426c:	f7fc fd72 	bl	8000d54 <__aeabi_i2f>
 8004270:	4602      	mov	r2, r0
 8004272:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	f507 7194 	add.w	r1, r7, #296	; 0x128
 800427c:	440b      	add	r3, r1
 800427e:	f843 2c94 	str.w	r2, [r3, #-148]
		Delayms(SAMPLEPERIOD);
 8004282:	2014      	movs	r0, #20
 8004284:	f7ff ff78 	bl	8004178 <Delayms>
	fvz = 1;

	int v = 0;

	// Getting values for the initial average
	for(int i = 0; i < AVG_SIZE; i++) {
 8004288:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800428c:	3301      	adds	r3, #1
 800428e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004292:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004296:	2b05      	cmp	r3, #5
 8004298:	ddc4      	ble.n	8004224 <main+0x54>
		az[i] = (float) Axes_Data.Z;
		Delayms(SAMPLEPERIOD);
	}

	// Calculating the average
	fx = average(ax, 0, AVG_SIZE);
 800429a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800429e:	2206      	movs	r2, #6
 80042a0:	2100      	movs	r1, #0
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7ff fad6 	bl	8003854 <average>
 80042a8:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120
	fy = average(ay, 0, AVG_SIZE);
 80042ac:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80042b0:	2206      	movs	r2, #6
 80042b2:	2100      	movs	r1, #0
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff facd 	bl	8003854 <average>
 80042ba:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c
	fz = average(az, 0, AVG_SIZE);
 80042be:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80042c2:	2206      	movs	r2, #6
 80042c4:	2100      	movs	r1, #0
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7ff fac4 	bl	8003854 <average>
 80042cc:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

	while(1) {

		 while(!TM_DISCO_ButtonPressed());
 80042d0:	bf00      	nop
 80042d2:	4bd9      	ldr	r3, [pc, #868]	; (8004638 <main+0x468>)
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d0f9      	beq.n	80042d2 <main+0x102>
		    infraPair();
 80042de:	f7fd ffd9 	bl	8002294 <infraPair>


		// Getting accelerometer values
		TM_LIS302DL_LIS3DSH_ReadAxes(&Axes_Data);
 80042e2:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7fe fb68 	bl	80029bc <TM_LIS302DL_LIS3DSH_ReadAxes>

		x = (float) Axes_Data.X;
 80042ec:	f9b7 30dc 	ldrsh.w	r3, [r7, #220]	; 0xdc
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7fc fd2f 	bl	8000d54 <__aeabi_i2f>
 80042f6:	4603      	mov	r3, r0
 80042f8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
		y = (float) Axes_Data.Y;
 80042fc:	f9b7 30de 	ldrsh.w	r3, [r7, #222]	; 0xde
 8004300:	4618      	mov	r0, r3
 8004302:	f7fc fd27 	bl	8000d54 <__aeabi_i2f>
 8004306:	4603      	mov	r3, r0
 8004308:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
		z = (float) Axes_Data.Z;
 800430c:	f9b7 30e0 	ldrsh.w	r3, [r7, #224]	; 0xe0
 8004310:	4618      	mov	r0, r3
 8004312:	f7fc fd1f 	bl	8000d54 <__aeabi_i2f>
 8004316:	4603      	mov	r3, r0
 8004318:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

		Delayms(SAMPLEPERIOD);
 800431c:	2014      	movs	r0, #20
 800431e:	f7ff ff2b 	bl	8004178 <Delayms>

		// Calculating EWMA
		ex[v] = EWMA_ALPHA * x + (1.0 - EWMA_ALPHA) * fx;
 8004322:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 8004326:	f7fc f907 	bl	8000538 <__aeabi_f2d>
 800432a:	a3bf      	add	r3, pc, #764	; (adr r3, 8004628 <main+0x458>)
 800432c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004330:	f7fc f956 	bl	80005e0 <__aeabi_dmul>
 8004334:	4603      	mov	r3, r0
 8004336:	460c      	mov	r4, r1
 8004338:	4625      	mov	r5, r4
 800433a:	461c      	mov	r4, r3
 800433c:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8004340:	f7fc f8fa 	bl	8000538 <__aeabi_f2d>
 8004344:	a3ba      	add	r3, pc, #744	; (adr r3, 8004630 <main+0x460>)
 8004346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800434a:	f7fc f949 	bl	80005e0 <__aeabi_dmul>
 800434e:	4602      	mov	r2, r0
 8004350:	460b      	mov	r3, r1
 8004352:	4620      	mov	r0, r4
 8004354:	4629      	mov	r1, r5
 8004356:	f7fb ff91 	bl	800027c <__adddf3>
 800435a:	4603      	mov	r3, r0
 800435c:	460c      	mov	r4, r1
 800435e:	4618      	mov	r0, r3
 8004360:	4621      	mov	r1, r4
 8004362:	f7fc fbed 	bl	8000b40 <__aeabi_d2f>
 8004366:	4602      	mov	r2, r0
 8004368:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	f507 7194 	add.w	r1, r7, #296	; 0x128
 8004372:	440b      	add	r3, r1
 8004374:	f843 2cac 	str.w	r2, [r3, #-172]
		fx = ex[v];
 8004378:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8004382:	4413      	add	r3, r2
 8004384:	f853 3cac 	ldr.w	r3, [r3, #-172]
 8004388:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
		ey[v] = EWMA_ALPHA * y + (1.0 - EWMA_ALPHA) * fy;
 800438c:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 8004390:	f7fc f8d2 	bl	8000538 <__aeabi_f2d>
 8004394:	a3a4      	add	r3, pc, #656	; (adr r3, 8004628 <main+0x458>)
 8004396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439a:	f7fc f921 	bl	80005e0 <__aeabi_dmul>
 800439e:	4603      	mov	r3, r0
 80043a0:	460c      	mov	r4, r1
 80043a2:	4625      	mov	r5, r4
 80043a4:	461c      	mov	r4, r3
 80043a6:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 80043aa:	f7fc f8c5 	bl	8000538 <__aeabi_f2d>
 80043ae:	a3a0      	add	r3, pc, #640	; (adr r3, 8004630 <main+0x460>)
 80043b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b4:	f7fc f914 	bl	80005e0 <__aeabi_dmul>
 80043b8:	4602      	mov	r2, r0
 80043ba:	460b      	mov	r3, r1
 80043bc:	4620      	mov	r0, r4
 80043be:	4629      	mov	r1, r5
 80043c0:	f7fb ff5c 	bl	800027c <__adddf3>
 80043c4:	4603      	mov	r3, r0
 80043c6:	460c      	mov	r4, r1
 80043c8:	4618      	mov	r0, r3
 80043ca:	4621      	mov	r1, r4
 80043cc:	f7fc fbb8 	bl	8000b40 <__aeabi_d2f>
 80043d0:	4602      	mov	r2, r0
 80043d2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	f507 7194 	add.w	r1, r7, #296	; 0x128
 80043dc:	440b      	add	r3, r1
 80043de:	f843 2cc4 	str.w	r2, [r3, #-196]
		fy = ey[v];
 80043e2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80043ec:	4413      	add	r3, r2
 80043ee:	f853 3cc4 	ldr.w	r3, [r3, #-196]
 80043f2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
		ez[v] = EWMA_ALPHA * z + (1.0 - EWMA_ALPHA) * fz;
 80043f6:	f8d7 00e4 	ldr.w	r0, [r7, #228]	; 0xe4
 80043fa:	f7fc f89d 	bl	8000538 <__aeabi_f2d>
 80043fe:	a38a      	add	r3, pc, #552	; (adr r3, 8004628 <main+0x458>)
 8004400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004404:	f7fc f8ec 	bl	80005e0 <__aeabi_dmul>
 8004408:	4603      	mov	r3, r0
 800440a:	460c      	mov	r4, r1
 800440c:	4625      	mov	r5, r4
 800440e:	461c      	mov	r4, r3
 8004410:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 8004414:	f7fc f890 	bl	8000538 <__aeabi_f2d>
 8004418:	a385      	add	r3, pc, #532	; (adr r3, 8004630 <main+0x460>)
 800441a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441e:	f7fc f8df 	bl	80005e0 <__aeabi_dmul>
 8004422:	4602      	mov	r2, r0
 8004424:	460b      	mov	r3, r1
 8004426:	4620      	mov	r0, r4
 8004428:	4629      	mov	r1, r5
 800442a:	f7fb ff27 	bl	800027c <__adddf3>
 800442e:	4603      	mov	r3, r0
 8004430:	460c      	mov	r4, r1
 8004432:	4618      	mov	r0, r3
 8004434:	4621      	mov	r1, r4
 8004436:	f7fc fb83 	bl	8000b40 <__aeabi_d2f>
 800443a:	4602      	mov	r2, r0
 800443c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	f507 7194 	add.w	r1, r7, #296	; 0x128
 8004446:	440b      	add	r3, r1
 8004448:	f843 2cdc 	str.w	r2, [r3, #-220]
		fz = ez[v];
 800444c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8004456:	4413      	add	r3, r2
 8004458:	f853 3cdc 	ldr.w	r3, [r3, #-220]
 800445c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

		// Calculating variance
		vx[v] = variance(ex, 0, v + 1);
 8004460:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800446a:	2100      	movs	r1, #0
 800446c:	4618      	mov	r0, r3
 800446e:	f000 fad9 	bl	8004a24 <variance>
 8004472:	4602      	mov	r2, r0
 8004474:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	f507 7194 	add.w	r1, r7, #296	; 0x128
 800447e:	440b      	add	r3, r1
 8004480:	f843 2cf4 	str.w	r2, [r3, #-244]
		vy[v] = variance(ey, 0, v + 1);
 8004484:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004488:	1c5a      	adds	r2, r3, #1
 800448a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800448e:	2100      	movs	r1, #0
 8004490:	4618      	mov	r0, r3
 8004492:	f000 fac7 	bl	8004a24 <variance>
 8004496:	4601      	mov	r1, r0
 8004498:	f107 031c 	add.w	r3, r7, #28
 800449c:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80044a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		vz[v] = variance(ez, 0, v + 1);
 80044a4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80044a8:	1c5a      	adds	r2, r3, #1
 80044aa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80044ae:	2100      	movs	r1, #0
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 fab7 	bl	8004a24 <variance>
 80044b6:	4601      	mov	r1, r0
 80044b8:	1d3b      	adds	r3, r7, #4
 80044ba:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80044be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		// Calculating EWMA for variance
		vx[v] = EWMA_ALPHA * vx[v] + (1.0 - EWMA_ALPHA) * fvx;
 80044c2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80044cc:	4413      	add	r3, r2
 80044ce:	f853 3cf4 	ldr.w	r3, [r3, #-244]
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7fc f830 	bl	8000538 <__aeabi_f2d>
 80044d8:	a353      	add	r3, pc, #332	; (adr r3, 8004628 <main+0x458>)
 80044da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044de:	f7fc f87f 	bl	80005e0 <__aeabi_dmul>
 80044e2:	4603      	mov	r3, r0
 80044e4:	460c      	mov	r4, r1
 80044e6:	4625      	mov	r5, r4
 80044e8:	461c      	mov	r4, r3
 80044ea:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 80044ee:	f7fc f823 	bl	8000538 <__aeabi_f2d>
 80044f2:	a34f      	add	r3, pc, #316	; (adr r3, 8004630 <main+0x460>)
 80044f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f8:	f7fc f872 	bl	80005e0 <__aeabi_dmul>
 80044fc:	4602      	mov	r2, r0
 80044fe:	460b      	mov	r3, r1
 8004500:	4620      	mov	r0, r4
 8004502:	4629      	mov	r1, r5
 8004504:	f7fb feba 	bl	800027c <__adddf3>
 8004508:	4603      	mov	r3, r0
 800450a:	460c      	mov	r4, r1
 800450c:	4618      	mov	r0, r3
 800450e:	4621      	mov	r1, r4
 8004510:	f7fc fb16 	bl	8000b40 <__aeabi_d2f>
 8004514:	4602      	mov	r2, r0
 8004516:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	f507 7194 	add.w	r1, r7, #296	; 0x128
 8004520:	440b      	add	r3, r1
 8004522:	f843 2cf4 	str.w	r2, [r3, #-244]
		fvx = vx[v];
 8004526:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800452a:	009b      	lsls	r3, r3, #2
 800452c:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8004530:	4413      	add	r3, r2
 8004532:	f853 3cf4 	ldr.w	r3, [r3, #-244]
 8004536:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
		vy[v] = EWMA_ALPHA * vy[v] + (1.0 - EWMA_ALPHA) * fvy;
 800453a:	f107 031c 	add.w	r3, r7, #28
 800453e:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8004542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004546:	4618      	mov	r0, r3
 8004548:	f7fb fff6 	bl	8000538 <__aeabi_f2d>
 800454c:	a336      	add	r3, pc, #216	; (adr r3, 8004628 <main+0x458>)
 800454e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004552:	f7fc f845 	bl	80005e0 <__aeabi_dmul>
 8004556:	4603      	mov	r3, r0
 8004558:	460c      	mov	r4, r1
 800455a:	4625      	mov	r5, r4
 800455c:	461c      	mov	r4, r3
 800455e:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 8004562:	f7fb ffe9 	bl	8000538 <__aeabi_f2d>
 8004566:	a332      	add	r3, pc, #200	; (adr r3, 8004630 <main+0x460>)
 8004568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456c:	f7fc f838 	bl	80005e0 <__aeabi_dmul>
 8004570:	4602      	mov	r2, r0
 8004572:	460b      	mov	r3, r1
 8004574:	4620      	mov	r0, r4
 8004576:	4629      	mov	r1, r5
 8004578:	f7fb fe80 	bl	800027c <__adddf3>
 800457c:	4603      	mov	r3, r0
 800457e:	460c      	mov	r4, r1
 8004580:	4618      	mov	r0, r3
 8004582:	4621      	mov	r1, r4
 8004584:	f7fc fadc 	bl	8000b40 <__aeabi_d2f>
 8004588:	4601      	mov	r1, r0
 800458a:	f107 031c 	add.w	r3, r7, #28
 800458e:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8004592:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		fvy = vy[v];
 8004596:	f107 031c 	add.w	r3, r7, #28
 800459a:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800459e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045a2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		vz[v] = EWMA_ALPHA * vz[v] + (1.0 - EWMA_ALPHA) * fvz;
 80045a6:	1d3b      	adds	r3, r7, #4
 80045a8:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80045ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f7fb ffc1 	bl	8000538 <__aeabi_f2d>
 80045b6:	a31c      	add	r3, pc, #112	; (adr r3, 8004628 <main+0x458>)
 80045b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045bc:	f7fc f810 	bl	80005e0 <__aeabi_dmul>
 80045c0:	4603      	mov	r3, r0
 80045c2:	460c      	mov	r4, r1
 80045c4:	4625      	mov	r5, r4
 80045c6:	461c      	mov	r4, r3
 80045c8:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 80045cc:	f7fb ffb4 	bl	8000538 <__aeabi_f2d>
 80045d0:	a317      	add	r3, pc, #92	; (adr r3, 8004630 <main+0x460>)
 80045d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d6:	f7fc f803 	bl	80005e0 <__aeabi_dmul>
 80045da:	4602      	mov	r2, r0
 80045dc:	460b      	mov	r3, r1
 80045de:	4620      	mov	r0, r4
 80045e0:	4629      	mov	r1, r5
 80045e2:	f7fb fe4b 	bl	800027c <__adddf3>
 80045e6:	4603      	mov	r3, r0
 80045e8:	460c      	mov	r4, r1
 80045ea:	4618      	mov	r0, r3
 80045ec:	4621      	mov	r1, r4
 80045ee:	f7fc faa7 	bl	8000b40 <__aeabi_d2f>
 80045f2:	4601      	mov	r1, r0
 80045f4:	1d3b      	adds	r3, r7, #4
 80045f6:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 80045fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		fvz = vz[v];
 80045fe:	1d3b      	adds	r3, r7, #4
 8004600:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8004604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004608:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

		// Filled up the arrays
		if((v + 1) < SIZE) {
 800460c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004610:	3301      	adds	r3, #1
 8004612:	2b05      	cmp	r3, #5
 8004614:	dc12      	bgt.n	800463c <main+0x46c>
			v++;
 8004616:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800461a:	3301      	adds	r3, #1
 800461c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8004620:	e656      	b.n	80042d0 <main+0x100>
 8004622:	bf00      	nop
 8004624:	f3af 8000 	nop.w
 8004628:	33333333 	.word	0x33333333
 800462c:	3fd33333 	.word	0x3fd33333
 8004630:	66666666 	.word	0x66666666
 8004634:	3fe66666 	.word	0x3fe66666
 8004638:	40020000 	.word	0x40020000
		} else {

			// Checking movement
			moving = (vx[v] > OFFSET) || (vy[v] > OFFSET) || (vz[v] > OFFSET);
 800463c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8004646:	4413      	add	r3, r2
 8004648:	f853 3cf4 	ldr.w	r3, [r3, #-244]
 800464c:	4979      	ldr	r1, [pc, #484]	; (8004834 <main+0x664>)
 800464e:	4618      	mov	r0, r3
 8004650:	f7fc fd90 	bl	8001174 <__aeabi_fcmpgt>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d118      	bne.n	800468c <main+0x4bc>
 800465a:	f107 031c 	add.w	r3, r7, #28
 800465e:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8004662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004666:	4973      	ldr	r1, [pc, #460]	; (8004834 <main+0x664>)
 8004668:	4618      	mov	r0, r3
 800466a:	f7fc fd83 	bl	8001174 <__aeabi_fcmpgt>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d10b      	bne.n	800468c <main+0x4bc>
 8004674:	1d3b      	adds	r3, r7, #4
 8004676:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 800467a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800467e:	496d      	ldr	r1, [pc, #436]	; (8004834 <main+0x664>)
 8004680:	4618      	mov	r0, r3
 8004682:	f7fc fd77 	bl	8001174 <__aeabi_fcmpgt>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d001      	beq.n	8004690 <main+0x4c0>
 800468c:	2301      	movs	r3, #1
 800468e:	e000      	b.n	8004692 <main+0x4c2>
 8004690:	2300      	movs	r3, #0
 8004692:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
			if(moving) {
 8004696:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d03b      	beq.n	8004716 <main+0x546>
				prependToLinkedList(signalX, ex[v] / ACCELEROMETER_DATA_DIVIDER);
 800469e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80046a8:	4413      	add	r3, r2
 80046aa:	f853 3cac 	ldr.w	r3, [r3, #-172]
 80046ae:	4962      	ldr	r1, [pc, #392]	; (8004838 <main+0x668>)
 80046b0:	4618      	mov	r0, r3
 80046b2:	f7fc fc57 	bl	8000f64 <__aeabi_fdiv>
 80046b6:	4603      	mov	r3, r0
 80046b8:	4619      	mov	r1, r3
 80046ba:	f8d7 00fc 	ldr.w	r0, [r7, #252]	; 0xfc
 80046be:	f7ff fcfd 	bl	80040bc <prependToLinkedList>
				prependToLinkedList(signalY, ey[v] / ACCELEROMETER_DATA_DIVIDER);
 80046c2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80046cc:	4413      	add	r3, r2
 80046ce:	f853 3cc4 	ldr.w	r3, [r3, #-196]
 80046d2:	4959      	ldr	r1, [pc, #356]	; (8004838 <main+0x668>)
 80046d4:	4618      	mov	r0, r3
 80046d6:	f7fc fc45 	bl	8000f64 <__aeabi_fdiv>
 80046da:	4603      	mov	r3, r0
 80046dc:	4619      	mov	r1, r3
 80046de:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 80046e2:	f7ff fceb 	bl	80040bc <prependToLinkedList>
				prependToLinkedList(signalZ, ez[v] / ACCELEROMETER_DATA_DIVIDER);
 80046e6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80046f0:	4413      	add	r3, r2
 80046f2:	f853 3cdc 	ldr.w	r3, [r3, #-220]
 80046f6:	4950      	ldr	r1, [pc, #320]	; (8004838 <main+0x668>)
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7fc fc33 	bl	8000f64 <__aeabi_fdiv>
 80046fe:	4603      	mov	r3, r0
 8004700:	4619      	mov	r1, r3
 8004702:	f8d7 00f4 	ldr.w	r0, [r7, #244]	; 0xf4
 8004706:	f7ff fcd9 	bl	80040bc <prependToLinkedList>
				count++;
 800470a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800470e:	3301      	adds	r3, #1
 8004710:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004714:	e024      	b.n	8004760 <main+0x590>
				//				TM_DISCO_LedOn(LED_GREEN);
			} else {
				if(count >= MIN_SAMPLES && count <= MAX_SAMPLES) {
 8004716:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800471a:	2b0e      	cmp	r3, #14
 800471c:	dd0d      	ble.n	800473a <main+0x56a>
 800471e:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004722:	2b28      	cmp	r3, #40	; 0x28
 8004724:	dc09      	bgt.n	800473a <main+0x56a>
					recognizeGesture(signalX, signalY, signalZ, count);
 8004726:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800472a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800472e:	f8d7 10f8 	ldr.w	r1, [r7, #248]	; 0xf8
 8004732:	f8d7 00fc 	ldr.w	r0, [r7, #252]	; 0xfc
 8004736:	f000 f881 	bl	800483c <recognizeGesture>
				}
				if(count > 0) {
 800473a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800473e:	2b00      	cmp	r3, #0
 8004740:	dd0e      	ble.n	8004760 <main+0x590>
					freeLinkedList(signalX);
 8004742:	f8d7 00fc 	ldr.w	r0, [r7, #252]	; 0xfc
 8004746:	f7ff fcf7 	bl	8004138 <freeLinkedList>
					freeLinkedList(signalY);
 800474a:	f8d7 00f8 	ldr.w	r0, [r7, #248]	; 0xf8
 800474e:	f7ff fcf3 	bl	8004138 <freeLinkedList>
					freeLinkedList(signalZ);
 8004752:	f8d7 00f4 	ldr.w	r0, [r7, #244]	; 0xf4
 8004756:	f7ff fcef 	bl	8004138 <freeLinkedList>
					count = 0;
 800475a:	2300      	movs	r3, #0
 800475c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
					//					TM_DISCO_LedOff(LED_GREEN);
				}
			}

			// Pushing guys left
			for(int i = 1; i < SIZE; i++) {
 8004760:	2301      	movs	r3, #1
 8004762:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8004766:	e060      	b.n	800482a <main+0x65a>
				ex[i - 1] = ex[i];
 8004768:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800476c:	1e59      	subs	r1, r3, #1
 800476e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8004778:	4413      	add	r3, r2
 800477a:	f853 2cac 	ldr.w	r2, [r3, #-172]
 800477e:	008b      	lsls	r3, r1, #2
 8004780:	f507 7194 	add.w	r1, r7, #296	; 0x128
 8004784:	440b      	add	r3, r1
 8004786:	f843 2cac 	str.w	r2, [r3, #-172]
				ey[i - 1] = ey[i];
 800478a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800478e:	1e59      	subs	r1, r3, #1
 8004790:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	f507 7294 	add.w	r2, r7, #296	; 0x128
 800479a:	4413      	add	r3, r2
 800479c:	f853 2cc4 	ldr.w	r2, [r3, #-196]
 80047a0:	008b      	lsls	r3, r1, #2
 80047a2:	f507 7194 	add.w	r1, r7, #296	; 0x128
 80047a6:	440b      	add	r3, r1
 80047a8:	f843 2cc4 	str.w	r2, [r3, #-196]
				ez[i - 1] = ez[i];
 80047ac:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80047b0:	1e59      	subs	r1, r3, #1
 80047b2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80047bc:	4413      	add	r3, r2
 80047be:	f853 2cdc 	ldr.w	r2, [r3, #-220]
 80047c2:	008b      	lsls	r3, r1, #2
 80047c4:	f507 7194 	add.w	r1, r7, #296	; 0x128
 80047c8:	440b      	add	r3, r1
 80047ca:	f843 2cdc 	str.w	r2, [r3, #-220]
				vx[i - 1] = vx[i];
 80047ce:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80047d2:	1e59      	subs	r1, r3, #1
 80047d4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80047de:	4413      	add	r3, r2
 80047e0:	f853 2cf4 	ldr.w	r2, [r3, #-244]
 80047e4:	008b      	lsls	r3, r1, #2
 80047e6:	f507 7194 	add.w	r1, r7, #296	; 0x128
 80047ea:	440b      	add	r3, r1
 80047ec:	f843 2cf4 	str.w	r2, [r3, #-244]
				vy[i - 1] = vy[i];
 80047f0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80047f4:	1e5a      	subs	r2, r3, #1
 80047f6:	f107 031c 	add.w	r3, r7, #28
 80047fa:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 80047fe:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8004802:	f107 031c 	add.w	r3, r7, #28
 8004806:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				vz[i - 1] = vz[i];
 800480a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800480e:	1e5a      	subs	r2, r3, #1
 8004810:	1d3b      	adds	r3, r7, #4
 8004812:	f8d7 1100 	ldr.w	r1, [r7, #256]	; 0x100
 8004816:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800481a:	1d3b      	adds	r3, r7, #4
 800481c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
					//					TM_DISCO_LedOff(LED_GREEN);
				}
			}

			// Pushing guys left
			for(int i = 1; i < SIZE; i++) {
 8004820:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004824:	3301      	adds	r3, #1
 8004826:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800482a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800482e:	2b05      	cmp	r3, #5
 8004830:	dd9a      	ble.n	8004768 <main+0x598>
				vz[i - 1] = vz[i];
			}

		}

	}
 8004832:	e54d      	b.n	80042d0 <main+0x100>
 8004834:	45610000 	.word	0x45610000
 8004838:	42c80000 	.word	0x42c80000

0800483c <recognizeGesture>:

}

void recognizeGesture(LinkedList *signalX, LinkedList *signalY, LinkedList *signalZ, int size) {
 800483c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004840:	b09b      	sub	sp, #108	; 0x6c
 8004842:	af02      	add	r7, sp, #8
 8004844:	62f8      	str	r0, [r7, #44]	; 0x2c
 8004846:	62b9      	str	r1, [r7, #40]	; 0x28
 8004848:	627a      	str	r2, [r7, #36]	; 0x24
 800484a:	623b      	str	r3, [r7, #32]
 800484c:	466b      	mov	r3, sp
 800484e:	607b      	str	r3, [r7, #4]

	// Allocating arrays for the smoothed signals
	float x[size], y[size], z[size];
 8004850:	6a3a      	ldr	r2, [r7, #32]
 8004852:	1e53      	subs	r3, r2, #1
 8004854:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004856:	4613      	mov	r3, r2
 8004858:	f04f 0400 	mov.w	r4, #0
 800485c:	0161      	lsls	r1, r4, #5
 800485e:	61f9      	str	r1, [r7, #28]
 8004860:	69f9      	ldr	r1, [r7, #28]
 8004862:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 8004866:	61f9      	str	r1, [r7, #28]
 8004868:	015b      	lsls	r3, r3, #5
 800486a:	61bb      	str	r3, [r7, #24]
 800486c:	4613      	mov	r3, r2
 800486e:	f04f 0400 	mov.w	r4, #0
 8004872:	0161      	lsls	r1, r4, #5
 8004874:	6179      	str	r1, [r7, #20]
 8004876:	6979      	ldr	r1, [r7, #20]
 8004878:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 800487c:	6179      	str	r1, [r7, #20]
 800487e:	015b      	lsls	r3, r3, #5
 8004880:	613b      	str	r3, [r7, #16]
 8004882:	4613      	mov	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	3303      	adds	r3, #3
 8004888:	3307      	adds	r3, #7
 800488a:	08db      	lsrs	r3, r3, #3
 800488c:	00db      	lsls	r3, r3, #3
 800488e:	ebad 0d03 	sub.w	sp, sp, r3
 8004892:	ab02      	add	r3, sp, #8
 8004894:	3303      	adds	r3, #3
 8004896:	089b      	lsrs	r3, r3, #2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	65bb      	str	r3, [r7, #88]	; 0x58
 800489c:	6a3a      	ldr	r2, [r7, #32]
 800489e:	1e53      	subs	r3, r2, #1
 80048a0:	657b      	str	r3, [r7, #84]	; 0x54
 80048a2:	4613      	mov	r3, r2
 80048a4:	f04f 0400 	mov.w	r4, #0
 80048a8:	0161      	lsls	r1, r4, #5
 80048aa:	60f9      	str	r1, [r7, #12]
 80048ac:	68f9      	ldr	r1, [r7, #12]
 80048ae:	ea41 61d3 	orr.w	r1, r1, r3, lsr #27
 80048b2:	60f9      	str	r1, [r7, #12]
 80048b4:	015b      	lsls	r3, r3, #5
 80048b6:	60bb      	str	r3, [r7, #8]
 80048b8:	4613      	mov	r3, r2
 80048ba:	f04f 0400 	mov.w	r4, #0
 80048be:	ea4f 1b44 	mov.w	fp, r4, lsl #5
 80048c2:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
 80048c6:	ea4f 1a43 	mov.w	sl, r3, lsl #5
 80048ca:	4613      	mov	r3, r2
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	3303      	adds	r3, #3
 80048d0:	3307      	adds	r3, #7
 80048d2:	08db      	lsrs	r3, r3, #3
 80048d4:	00db      	lsls	r3, r3, #3
 80048d6:	ebad 0d03 	sub.w	sp, sp, r3
 80048da:	ab02      	add	r3, sp, #8
 80048dc:	3303      	adds	r3, #3
 80048de:	089b      	lsrs	r3, r3, #2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	653b      	str	r3, [r7, #80]	; 0x50
 80048e4:	6a3a      	ldr	r2, [r7, #32]
 80048e6:	1e53      	subs	r3, r2, #1
 80048e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048ea:	4613      	mov	r3, r2
 80048ec:	f04f 0400 	mov.w	r4, #0
 80048f0:	ea4f 1944 	mov.w	r9, r4, lsl #5
 80048f4:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
 80048f8:	ea4f 1843 	mov.w	r8, r3, lsl #5
 80048fc:	4613      	mov	r3, r2
 80048fe:	f04f 0400 	mov.w	r4, #0
 8004902:	0166      	lsls	r6, r4, #5
 8004904:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
 8004908:	015d      	lsls	r5, r3, #5
 800490a:	4613      	mov	r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	3303      	adds	r3, #3
 8004910:	3307      	adds	r3, #7
 8004912:	08db      	lsrs	r3, r3, #3
 8004914:	00db      	lsls	r3, r3, #3
 8004916:	ebad 0d03 	sub.w	sp, sp, r3
 800491a:	ab02      	add	r3, sp, #8
 800491c:	3303      	adds	r3, #3
 800491e:	089b      	lsrs	r3, r3, #2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	64bb      	str	r3, [r7, #72]	; 0x48
	float dist;
	int klass;

	// Filling up the temporary raw signal arrays
	arrayFromLinkedList(signalX, x, size);
 8004924:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004926:	6a3a      	ldr	r2, [r7, #32]
 8004928:	4619      	mov	r1, r3
 800492a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800492c:	f7ff fbe0 	bl	80040f0 <arrayFromLinkedList>
	arrayFromLinkedList(signalY, y, size);
 8004930:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004932:	6a3a      	ldr	r2, [r7, #32]
 8004934:	4619      	mov	r1, r3
 8004936:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004938:	f7ff fbda 	bl	80040f0 <arrayFromLinkedList>
	arrayFromLinkedList(signalZ, z, size);
 800493c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800493e:	6a3a      	ldr	r2, [r7, #32]
 8004940:	4619      	mov	r1, r3
 8004942:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004944:	f7ff fbd4 	bl	80040f0 <arrayFromLinkedList>

	klass = knn(x, y, z, size, &dist);
 8004948:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800494a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800494c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800494e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	6a3b      	ldr	r3, [r7, #32]
 8004956:	f7ff faef 	bl	8003f38 <knn>
 800495a:	6478      	str	r0, [r7, #68]	; 0x44

	char str[10];
	sprintf(str, "%i", (int) dist);
 800495c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800495e:	4618      	mov	r0, r3
 8004960:	f7fc fc12 	bl	8001188 <__aeabi_f2iz>
 8004964:	4602      	mov	r2, r0
 8004966:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800496a:	4929      	ldr	r1, [pc, #164]	; (8004a10 <recognizeGesture+0x1d4>)
 800496c:	4618      	mov	r0, r3
 800496e:	f001 f8f9 	bl	8005b64 <siprintf>
	USART_puts(USART1, str);
 8004972:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004976:	4619      	mov	r1, r3
 8004978:	4826      	ldr	r0, [pc, #152]	; (8004a14 <recognizeGesture+0x1d8>)
 800497a:	f7fd fcfd 	bl	8002378 <USART_puts>
	// Checking for NaN and long distances
	if(klass != klass) {
		return;
	}

	if(klass < 2 && dist > MAX_DISTANCE_DOOR) {
 800497e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004980:	2b01      	cmp	r3, #1
 8004982:	dc09      	bgt.n	8004998 <recognizeGesture+0x15c>
 8004984:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004986:	4924      	ldr	r1, [pc, #144]	; (8004a18 <recognizeGesture+0x1dc>)
 8004988:	4618      	mov	r0, r3
 800498a:	f7fc fbf3 	bl	8001174 <__aeabi_fcmpgt>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d001      	beq.n	8004998 <recognizeGesture+0x15c>
 8004994:	2300      	movs	r3, #0
		return;
 8004996:	e033      	b.n	8004a00 <recognizeGesture+0x1c4>
	} else if(klass >= 2 && dist > MAX_DISTANCE_LIGHT) {
 8004998:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800499a:	2b01      	cmp	r3, #1
 800499c:	dd09      	ble.n	80049b2 <recognizeGesture+0x176>
 800499e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049a0:	491e      	ldr	r1, [pc, #120]	; (8004a1c <recognizeGesture+0x1e0>)
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7fc fbe6 	bl	8001174 <__aeabi_fcmpgt>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d001      	beq.n	80049b2 <recognizeGesture+0x176>
 80049ae:	2300      	movs	r3, #0
		return;
 80049b0:	e026      	b.n	8004a00 <recognizeGesture+0x1c4>
	}

	if(klass == 0) { // Door Open
 80049b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d104      	bne.n	80049c2 <recognizeGesture+0x186>
		TM_DISCO_LedOn(LED_RED);
 80049b8:	4b19      	ldr	r3, [pc, #100]	; (8004a20 <recognizeGesture+0x1e4>)
 80049ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80049be:	831a      	strh	r2, [r3, #24]
 80049c0:	e016      	b.n	80049f0 <recognizeGesture+0x1b4>
		//			USART_puts(USART1, "0");
	} else if(klass == 1) { // Door Close
 80049c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d104      	bne.n	80049d2 <recognizeGesture+0x196>
		TM_DISCO_LedOn(LED_GREEN);
 80049c8:	4b15      	ldr	r3, [pc, #84]	; (8004a20 <recognizeGesture+0x1e4>)
 80049ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80049ce:	831a      	strh	r2, [r3, #24]
 80049d0:	e00e      	b.n	80049f0 <recognizeGesture+0x1b4>
		//			USART_puts(USART1, "1");
	} else if(klass == 2) { // Light Up
 80049d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049d4:	2b02      	cmp	r3, #2
 80049d6:	d104      	bne.n	80049e2 <recognizeGesture+0x1a6>
		TM_DISCO_LedOn(LED_ORANGE);
 80049d8:	4b11      	ldr	r3, [pc, #68]	; (8004a20 <recognizeGesture+0x1e4>)
 80049da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80049de:	831a      	strh	r2, [r3, #24]
 80049e0:	e006      	b.n	80049f0 <recognizeGesture+0x1b4>
		//			USART_puts(USART1, "2");
	} else if(klass == 3) { // Light Down
 80049e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049e4:	2b03      	cmp	r3, #3
 80049e6:	d103      	bne.n	80049f0 <recognizeGesture+0x1b4>
		TM_DISCO_LedOn(LED_BLUE);
 80049e8:	4b0d      	ldr	r3, [pc, #52]	; (8004a20 <recognizeGesture+0x1e4>)
 80049ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80049ee:	831a      	strh	r2, [r3, #24]
		//			USART_puts(USART1, "3");
	}

	Delayms(100);
 80049f0:	2064      	movs	r0, #100	; 0x64
 80049f2:	f7ff fbc1 	bl	8004178 <Delayms>
	TM_DISCO_LedOff(LED_GREEN | LED_RED | LED_ORANGE | LED_BLUE);
 80049f6:	4b0a      	ldr	r3, [pc, #40]	; (8004a20 <recognizeGesture+0x1e4>)
 80049f8:	f44f 4270 	mov.w	r2, #61440	; 0xf000
 80049fc:	835a      	strh	r2, [r3, #26]
 80049fe:	2301      	movs	r3, #1
 8004a00:	f8d7 d004 	ldr.w	sp, [r7, #4]
 8004a04:	2b01      	cmp	r3, #1

}
 8004a06:	3764      	adds	r7, #100	; 0x64
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a0e:	bf00      	nop
 8004a10:	08007378 	.word	0x08007378
 8004a14:	40011000 	.word	0x40011000
 8004a18:	41900000 	.word	0x41900000
 8004a1c:	41f00000 	.word	0x41f00000
 8004a20:	40020c00 	.word	0x40020c00

08004a24 <variance>:

float variance(float *array, int begin, int end) {
 8004a24:	b5b0      	push	{r4, r5, r7, lr}
 8004a26:	b088      	sub	sp, #32
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
	float avg = average(array, begin, end);
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	68b9      	ldr	r1, [r7, #8]
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	f7fe ff0d 	bl	8003854 <average>
 8004a3a:	6178      	str	r0, [r7, #20]
	float sum = 0.0;
 8004a3c:	f04f 0300 	mov.w	r3, #0
 8004a40:	61fb      	str	r3, [r7, #28]
	for(int i = begin; i < end; i++) {
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	61bb      	str	r3, [r7, #24]
 8004a46:	e026      	b.n	8004a96 <variance+0x72>
		sum += pow(array[i] - avg, 2.0);
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	4413      	add	r3, r2
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	6979      	ldr	r1, [r7, #20]
 8004a54:	4618      	mov	r0, r3
 8004a56:	f7fc f8c7 	bl	8000be8 <__aeabi_fsub>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f7fb fd6b 	bl	8000538 <__aeabi_f2d>
 8004a62:	f04f 0200 	mov.w	r2, #0
 8004a66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004a6a:	f001 fbe1 	bl	8006230 <pow>
 8004a6e:	4604      	mov	r4, r0
 8004a70:	460d      	mov	r5, r1
 8004a72:	69f8      	ldr	r0, [r7, #28]
 8004a74:	f7fb fd60 	bl	8000538 <__aeabi_f2d>
 8004a78:	4622      	mov	r2, r4
 8004a7a:	462b      	mov	r3, r5
 8004a7c:	f7fb fbfe 	bl	800027c <__adddf3>
 8004a80:	4603      	mov	r3, r0
 8004a82:	460c      	mov	r4, r1
 8004a84:	4618      	mov	r0, r3
 8004a86:	4621      	mov	r1, r4
 8004a88:	f7fc f85a 	bl	8000b40 <__aeabi_d2f>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	61fb      	str	r3, [r7, #28]
}

float variance(float *array, int begin, int end) {
	float avg = average(array, begin, end);
	float sum = 0.0;
	for(int i = begin; i < end; i++) {
 8004a90:	69bb      	ldr	r3, [r7, #24]
 8004a92:	3301      	adds	r3, #1
 8004a94:	61bb      	str	r3, [r7, #24]
 8004a96:	69ba      	ldr	r2, [r7, #24]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	dbd4      	blt.n	8004a48 <variance+0x24>
		sum += pow(array[i] - avg, 2.0);
	}
	return sum / ((end - begin)) ;
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7fc f955 	bl	8000d54 <__aeabi_i2f>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	4619      	mov	r1, r3
 8004aae:	69f8      	ldr	r0, [r7, #28]
 8004ab0:	f7fc fa58 	bl	8000f64 <__aeabi_fdiv>
 8004ab4:	4603      	mov	r3, r0
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3720      	adds	r7, #32
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bdb0      	pop	{r4, r5, r7, pc}
 8004abe:	bf00      	nop

08004ac0 <setup>:

void setup() {
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
	SystemInit();
 8004ac4:	f7fe fd9a 	bl	80035fc <SystemInit>
	TM_DELAY_Init();
 8004ac8:	f7fd fd72 	bl	80025b0 <TM_DELAY_Init>
	TM_DISCO_LedInit();
 8004acc:	f7fd fd98 	bl	8002600 <TM_DISCO_LedInit>
	TM_LIS302DL_LIS3DSH_Init(TM_LIS3DSH_Sensitivity_2G, TM_LIS3DSH_Filter_50Hz);
 8004ad0:	2103      	movs	r1, #3
 8004ad2:	2000      	movs	r0, #0
 8004ad4:	f7fd ff42 	bl	800295c <TM_LIS302DL_LIS3DSH_Init>
	TM_DISCO_ButtonInit();
 8004ad8:	f7fd fdaa 	bl	8002630 <TM_DISCO_ButtonInit>
	initINFRA();
 8004adc:	f7fd fbd4 	bl	8002288 <initINFRA>
	init_USART1(9600);
 8004ae0:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8004ae4:	f7fd fbec 	bl	80022c0 <init_USART1>
}
 8004ae8:	bf00      	nop
 8004aea:	bd80      	pop	{r7, pc}

08004aec <EVAL_AUDIO_TransferComplete_CallBack>:

/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
 8004af4:	6039      	str	r1, [r7, #0]
	/* TODO, implement your code here */
	return;
 8004af6:	bf00      	nop
}
 8004af8:	370c      	adds	r7, #12
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bc80      	pop	{r7}
 8004afe:	4770      	bx	lr

08004b00 <EVAL_AUDIO_GetSampleCallBack>:

/*
 * Callback used by stm324xg_eval_audio_codec.c.
 * Refer to stm324xg_eval_audio_codec.h for more info.
 */
uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8004b00:	b480      	push	{r7}
 8004b02:	af00      	add	r7, sp, #0
	/* TODO, implement your code here */
	return -1;
 8004b04:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bc80      	pop	{r7}
 8004b0e:	4770      	bx	lr

08004b10 <irsnd_on>:
 *  Switch PWM on
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
static void
irsnd_on (void)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	af00      	add	r7, sp, #0
    if (! irsnd_is_on)
 8004b14:	4b0b      	ldr	r3, [pc, #44]	; (8004b44 <irsnd_on+0x34>)
 8004b16:	781b      	ldrb	r3, [r3, #0]
 8004b18:	b2db      	uxtb	r3, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d110      	bne.n	8004b40 <irsnd_on+0x30>
    {
#ifndef DEBUG
#  if defined(PIC_C18)                                  // PIC C18
        IRSND_PIN = 0; // output mode -> enable PWM outout pin (0=PWM on, 1=PWM off)
#  elif defined (ARM_STM32)                             // STM32
        TIM_SelectOCxM(IRSND_TIMER, IRSND_TIMER_CHANNEL, TIM_OCMode_PWM1); // enable PWM as OC-mode
 8004b1e:	2260      	movs	r2, #96	; 0x60
 8004b20:	2100      	movs	r1, #0
 8004b22:	4809      	ldr	r0, [pc, #36]	; (8004b48 <irsnd_on+0x38>)
 8004b24:	f7fd f86e 	bl	8001c04 <TIM_SelectOCxM>
        TIM_CCxCmd(IRSND_TIMER, IRSND_TIMER_CHANNEL, TIM_CCx_Enable);      // enable OC-output (is being disabled in TIM_SelectOCxM())
 8004b28:	2201      	movs	r2, #1
 8004b2a:	2100      	movs	r1, #0
 8004b2c:	4806      	ldr	r0, [pc, #24]	; (8004b48 <irsnd_on+0x38>)
 8004b2e:	f7fd f8eb 	bl	8001d08 <TIM_CCxCmd>
        TIM_Cmd(IRSND_TIMER, ENABLE);                   // enable counter
 8004b32:	2101      	movs	r1, #1
 8004b34:	4804      	ldr	r0, [pc, #16]	; (8004b48 <irsnd_on+0x38>)
 8004b36:	f7fc ffcb 	bl	8001ad0 <TIM_Cmd>
        {
            (*irsnd_callback_ptr) (TRUE);
        }
#endif // IRSND_USE_CALLBACK == 1

        irsnd_is_on = TRUE;
 8004b3a:	4b02      	ldr	r3, [pc, #8]	; (8004b44 <irsnd_on+0x34>)
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	701a      	strb	r2, [r3, #0]
    }
}
 8004b40:	bf00      	nop
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	200007df 	.word	0x200007df
 8004b48:	40014400 	.word	0x40014400

08004b4c <irsnd_off>:
 *  @details  Switches PWM off
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
static void
irsnd_off (void)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	af00      	add	r7, sp, #0
    if (irsnd_is_on)
 8004b50:	4b0d      	ldr	r3, [pc, #52]	; (8004b88 <irsnd_off+0x3c>)
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d014      	beq.n	8004b84 <irsnd_off+0x38>
#ifndef DEBUG
    
#  if defined(PIC_C18)                                  // PIC C18
        IRSND_PIN = 1; //input mode -> disbale PWM output pin (0=PWM on, 1=PWM off)
#  elif defined (ARM_STM32)                             // STM32
        TIM_Cmd(IRSND_TIMER, DISABLE);                  // disable counter
 8004b5a:	2100      	movs	r1, #0
 8004b5c:	480b      	ldr	r0, [pc, #44]	; (8004b8c <irsnd_off+0x40>)
 8004b5e:	f7fc ffb7 	bl	8001ad0 <TIM_Cmd>
        TIM_SelectOCxM(IRSND_TIMER, IRSND_TIMER_CHANNEL, TIM_ForcedAction_InActive);   // force output inactive
 8004b62:	2240      	movs	r2, #64	; 0x40
 8004b64:	2100      	movs	r1, #0
 8004b66:	4809      	ldr	r0, [pc, #36]	; (8004b8c <irsnd_off+0x40>)
 8004b68:	f7fd f84c 	bl	8001c04 <TIM_SelectOCxM>
        TIM_CCxCmd(IRSND_TIMER, IRSND_TIMER_CHANNEL, TIM_CCx_Enable);      // enable OC-output (is being disabled in TIM_SelectOCxM())
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	2100      	movs	r1, #0
 8004b70:	4806      	ldr	r0, [pc, #24]	; (8004b8c <irsnd_off+0x40>)
 8004b72:	f7fd f8c9 	bl	8001d08 <TIM_CCxCmd>
        TIM_SetCounter(IRSND_TIMER, 0);                 // reset counter value
 8004b76:	2100      	movs	r1, #0
 8004b78:	4804      	ldr	r0, [pc, #16]	; (8004b8c <irsnd_off+0x40>)
 8004b7a:	f7fc ff6d 	bl	8001a58 <TIM_SetCounter>
        {
           (*irsnd_callback_ptr) (FALSE);
        }
#endif // IRSND_USE_CALLBACK == 1

        irsnd_is_on = FALSE;
 8004b7e:	4b02      	ldr	r3, [pc, #8]	; (8004b88 <irsnd_off+0x3c>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	701a      	strb	r2, [r3, #0]
    }
}
 8004b84:	bf00      	nop
 8004b86:	bd80      	pop	{r7, pc}
 8004b88:	200007df 	.word	0x200007df
 8004b8c:	40014400 	.word	0x40014400

08004b90 <irsnd_set_freq>:
 *  @details  sets pwm frequency
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
static void
irsnd_set_freq (IRSND_FREQ_TYPE freq)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
         OpenPWM(freq); 
         SetDCPWM( (uint16_t) freq * 2); // freq*2 = Duty cycles 50%
#  elif defined (ARM_STM32)                                                                 // STM32
         static uint32_t      TimeBaseFreq = 0;

         if (TimeBaseFreq == 0)
 8004b98:	4b15      	ldr	r3, [pc, #84]	; (8004bf0 <irsnd_set_freq+0x60>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d110      	bne.n	8004bc2 <irsnd_set_freq+0x32>
         {
            RCC_ClocksTypeDef        RCC_ClocksStructure;
            /* Get system clocks and store timer clock in variable */
            RCC_GetClocksFreq(&RCC_ClocksStructure);
 8004ba0:	f107 0308 	add.w	r3, r7, #8
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f7fc fd57 	bl	8001658 <RCC_GetClocksFreq>
            else
            {
               TimeBaseFreq = RCC_ClocksStructure.PCLK1_Frequency * 2;
            }
#    else
            if (RCC_ClocksStructure.PCLK2_Frequency == RCC_ClocksStructure.HCLK_Frequency)
 8004baa:	697a      	ldr	r2, [r7, #20]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d103      	bne.n	8004bba <irsnd_set_freq+0x2a>
            {
               TimeBaseFreq = RCC_ClocksStructure.PCLK2_Frequency;
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	4a0e      	ldr	r2, [pc, #56]	; (8004bf0 <irsnd_set_freq+0x60>)
 8004bb6:	6013      	str	r3, [r2, #0]
 8004bb8:	e003      	b.n	8004bc2 <irsnd_set_freq+0x32>
            }
            else
            {
               TimeBaseFreq = RCC_ClocksStructure.PCLK2_Frequency * 2;
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	005b      	lsls	r3, r3, #1
 8004bbe:	4a0c      	ldr	r2, [pc, #48]	; (8004bf0 <irsnd_set_freq+0x60>)
 8004bc0:	6013      	str	r3, [r2, #0]
            }
#    endif
         }

         freq = TimeBaseFreq/freq;
 8004bc2:	4b0b      	ldr	r3, [pc, #44]	; (8004bf0 <irsnd_set_freq+0x60>)
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bcc:	607b      	str	r3, [r7, #4]

         /* Set frequency */
         TIM_SetAutoreload(IRSND_TIMER, freq - 1);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	3b01      	subs	r3, #1
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	4807      	ldr	r0, [pc, #28]	; (8004bf4 <irsnd_set_freq+0x64>)
 8004bd6:	f7fc ff4d 	bl	8001a74 <TIM_SetAutoreload>
         /* Set duty cycle */
         TIM_SetCompare1(IRSND_TIMER, (freq + 1) / 2);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	085b      	lsrs	r3, r3, #1
 8004be0:	4619      	mov	r1, r3
 8004be2:	4804      	ldr	r0, [pc, #16]	; (8004bf4 <irsnd_set_freq+0x64>)
 8004be4:	f7fd f866 	bl	8001cb4 <TIM_SetCompare1>
#    else
#      error wrong value of IRSND_OCx
#    endif
#  endif //PIC_C18
#endif // DEBUG
}
 8004be8:	bf00      	nop
 8004bea:	3718      	adds	r7, #24
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	200007e4 	.word	0x200007e4
 8004bf4:	40014400 	.word	0x40014400

08004bf8 <irsnd_init>:
 *  @details  Configures 0CR0A, 0CR0B and 0CR2B as PWM channels
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
void
irsnd_init (void)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b08a      	sub	sp, #40	; 0x28
 8004bfc:	af00      	add	r7, sp, #0
#    if defined (ARM_STM32L1XX)
        RCC_AHBPeriphClockCmd(IRSND_PORT_RCC, ENABLE);
#    elif defined (ARM_STM32F10X)
        RCC_APB2PeriphClockCmd(IRSND_PORT_RCC, ENABLE);
#    elif defined (ARM_STM32F4XX)
        RCC_AHB1PeriphClockCmd(IRSND_PORT_RCC, ENABLE);
 8004bfe:	2101      	movs	r1, #1
 8004c00:	2002      	movs	r0, #2
 8004c02:	f7fc fdd3 	bl	80017ac <RCC_AHB1PeriphClockCmd>
#    endif

        /* GPIO Configuration */
        GPIO_InitStructure.GPIO_Pin = IRSND_BIT;
 8004c06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c0a:	623b      	str	r3, [r7, #32]
#    if defined (ARM_STM32L1XX) || defined (ARM_STM32F4XX)
        GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8004c12:	2300      	movs	r3, #0
 8004c14:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        GPIO_Init(IRSND_PORT, &GPIO_InitStructure);
 8004c24:	f107 0320 	add.w	r3, r7, #32
 8004c28:	4619      	mov	r1, r3
 8004c2a:	481c      	ldr	r0, [pc, #112]	; (8004c9c <irsnd_init+0xa4>)
 8004c2c:	f7fc fc3e 	bl	80014ac <GPIO_Init>
        GPIO_PinAFConfig(IRSND_PORT, (uint8_t)IRSND_BIT_NUMBER, IRSND_GPIO_AF);
 8004c30:	2203      	movs	r2, #3
 8004c32:	2108      	movs	r1, #8
 8004c34:	4819      	ldr	r0, [pc, #100]	; (8004c9c <irsnd_init+0xa4>)
 8004c36:	f7fc fcc7 	bl	80015c8 <GPIO_PinAFConfig>

        /* TIMx clock enable */
#    if ((IRSND_TIMER_NUMBER >= 2) && (IRSND_TIMER_NUMBER <= 5)) || ((IRSND_TIMER_NUMBER >= 12) && (IRSND_TIMER_NUMBER <= 14))
        RCC_APB1PeriphClockCmd(IRSND_TIMER_RCC, ENABLE);
#    else
        RCC_APB2PeriphClockCmd(IRSND_TIMER_RCC, ENABLE);
 8004c3a:	2101      	movs	r1, #1
 8004c3c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004c40:	f7fc fdf0 	bl	8001824 <RCC_APB2PeriphClockCmd>
#    endif

        /* Time base configuration */
        TIM_TimeBaseStructure.TIM_Period = -1;     // set dummy value (don't set to 0), will be initialized later
 8004c44:	f04f 33ff 	mov.w	r3, #4294967295
 8004c48:	61bb      	str	r3, [r7, #24]
        TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	82bb      	strh	r3, [r7, #20]
        TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	83bb      	strh	r3, [r7, #28]
        TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8004c52:	2300      	movs	r3, #0
 8004c54:	82fb      	strh	r3, [r7, #22]
        TIM_TimeBaseInit(IRSND_TIMER, &TIM_TimeBaseStructure);
 8004c56:	f107 0314 	add.w	r3, r7, #20
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	4810      	ldr	r0, [pc, #64]	; (8004ca0 <irsnd_init+0xa8>)
 8004c5e:	f7fc fe91 	bl	8001984 <TIM_TimeBaseInit>

        /* PWM1 Mode configuration */
        TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8004c62:	2360      	movs	r3, #96	; 0x60
 8004c64:	803b      	strh	r3, [r7, #0]
        TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8004c66:	2301      	movs	r3, #1
 8004c68:	807b      	strh	r3, [r7, #2]
        TIM_OCInitStructure.TIM_Pulse = 0;         // will be initialized later
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60bb      	str	r3, [r7, #8]
        TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	81bb      	strh	r3, [r7, #12]
        TIM_OC1Init(IRSND_TIMER, &TIM_OCInitStructure);
 8004c72:	463b      	mov	r3, r7
 8004c74:	4619      	mov	r1, r3
 8004c76:	480a      	ldr	r0, [pc, #40]	; (8004ca0 <irsnd_init+0xa8>)
 8004c78:	f7fc ff4a 	bl	8001b10 <TIM_OC1Init>

        /* Preload configuration */
        TIM_ARRPreloadConfig(IRSND_TIMER, ENABLE);
 8004c7c:	2101      	movs	r1, #1
 8004c7e:	4808      	ldr	r0, [pc, #32]	; (8004ca0 <irsnd_init+0xa8>)
 8004c80:	f7fc ff06 	bl	8001a90 <TIM_ARRPreloadConfig>
        TIM_OC1PreloadConfig(IRSND_TIMER, TIM_OCPreload_Enable);
 8004c84:	2108      	movs	r1, #8
 8004c86:	4806      	ldr	r0, [pc, #24]	; (8004ca0 <irsnd_init+0xa8>)
 8004c88:	f7fd f822 	bl	8001cd0 <TIM_OC1PreloadConfig>

        irsnd_set_freq (IRSND_FREQ_36_KHZ);                                         // set default frequency
 8004c8c:	f648 40a0 	movw	r0, #36000	; 0x8ca0
 8004c90:	f7ff ff7e 	bl	8004b90 <irsnd_set_freq>
#      error wrong value of IRSND_OCx
#    endif
        irsnd_set_freq (IRSND_FREQ_36_KHZ);                                         // default frequency
#  endif //PIC_C18
#endif // DEBUG
}
 8004c94:	bf00      	nop
 8004c96:	3728      	adds	r7, #40	; 0x28
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	40020400 	.word	0x40020400
 8004ca0:	40014400 	.word	0x40014400

08004ca4 <bitsrevervse>:
    return irsnd_busy;
}

static uint16_t
bitsrevervse (uint16_t x, uint8_t len)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b085      	sub	sp, #20
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	4603      	mov	r3, r0
 8004cac:	460a      	mov	r2, r1
 8004cae:	80fb      	strh	r3, [r7, #6]
 8004cb0:	4613      	mov	r3, r2
 8004cb2:	717b      	strb	r3, [r7, #5]
    uint16_t    xx = 0;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	81fb      	strh	r3, [r7, #14]

    while(len)
 8004cb8:	e011      	b.n	8004cde <bitsrevervse+0x3a>
    {
        xx <<= 1;
 8004cba:	89fb      	ldrh	r3, [r7, #14]
 8004cbc:	005b      	lsls	r3, r3, #1
 8004cbe:	81fb      	strh	r3, [r7, #14]
        if (x & 1)
 8004cc0:	88fb      	ldrh	r3, [r7, #6]
 8004cc2:	f003 0301 	and.w	r3, r3, #1
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d003      	beq.n	8004cd2 <bitsrevervse+0x2e>
        {
            xx |= 1;
 8004cca:	89fb      	ldrh	r3, [r7, #14]
 8004ccc:	f043 0301 	orr.w	r3, r3, #1
 8004cd0:	81fb      	strh	r3, [r7, #14]
        }
        x >>= 1;
 8004cd2:	88fb      	ldrh	r3, [r7, #6]
 8004cd4:	085b      	lsrs	r3, r3, #1
 8004cd6:	80fb      	strh	r3, [r7, #6]
        len--;
 8004cd8:	797b      	ldrb	r3, [r7, #5]
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	717b      	strb	r3, [r7, #5]
static uint16_t
bitsrevervse (uint16_t x, uint8_t len)
{
    uint16_t    xx = 0;

    while(len)
 8004cde:	797b      	ldrb	r3, [r7, #5]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d1ea      	bne.n	8004cba <bitsrevervse+0x16>
            xx |= 1;
        }
        x >>= 1;
        len--;
    }
    return xx;
 8004ce4:	89fb      	ldrh	r3, [r7, #14]
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3714      	adds	r7, #20
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bc80      	pop	{r7}
 8004cee:	4770      	bx	lr

08004cf0 <irsnd_send_data>:
static uint8_t  sircs_additional_bitlen;
#endif // IRSND_SUPPORT_SIRCS_PROTOCOL == 1

uint8_t
irsnd_send_data (IRMP_DATA * irmp_data_p, uint8_t do_wait)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	70fb      	strb	r3, [r7, #3]
    static uint8_t  toggle_bit_thomson;
#endif
    uint16_t        address;
    uint16_t        command;

    if (do_wait)
 8004cfc:	78fb      	ldrb	r3, [r7, #3]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d006      	beq.n	8004d10 <irsnd_send_data+0x20>
    {
        while (irsnd_busy)
 8004d02:	bf00      	nop
 8004d04:	4b95      	ldr	r3, [pc, #596]	; (8004f5c <irsnd_send_data+0x26c>)
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1fa      	bne.n	8004d04 <irsnd_send_data+0x14>
 8004d0e:	e006      	b.n	8004d1e <irsnd_send_data+0x2e>
        {
            // do nothing;
        }
    }
    else if (irsnd_busy)
 8004d10:	4b92      	ldr	r3, [pc, #584]	; (8004f5c <irsnd_send_data+0x26c>)
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <irsnd_send_data+0x2e>
    {
        return (FALSE);
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	e220      	b.n	8005160 <irsnd_send_data+0x470>
    }

    irsnd_protocol  = irmp_data_p->protocol;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	781a      	ldrb	r2, [r3, #0]
 8004d22:	4b8f      	ldr	r3, [pc, #572]	; (8004f60 <irsnd_send_data+0x270>)
 8004d24:	701a      	strb	r2, [r3, #0]
    irsnd_repeat    = irmp_data_p->flags & IRSND_REPETITION_MASK;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	799b      	ldrb	r3, [r3, #6]
 8004d2a:	f003 030f 	and.w	r3, r3, #15
 8004d2e:	b2da      	uxtb	r2, r3
 8004d30:	4b8c      	ldr	r3, [pc, #560]	; (8004f64 <irsnd_send_data+0x274>)
 8004d32:	701a      	strb	r2, [r3, #0]

    switch (irsnd_protocol)
 8004d34:	4b8a      	ldr	r3, [pc, #552]	; (8004f60 <irsnd_send_data+0x270>)
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	2b0a      	cmp	r3, #10
 8004d3e:	f200 820b 	bhi.w	8005158 <irsnd_send_data+0x468>
 8004d42:	a201      	add	r2, pc, #4	; (adr r2, 8004d48 <irsnd_send_data+0x58>)
 8004d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d48:	08004d75 	.word	0x08004d75
 8004d4c:	08004e6d 	.word	0x08004e6d
 8004d50:	08004ec5 	.word	0x08004ec5
 8004d54:	08004fc1 	.word	0x08004fc1
 8004d58:	08005017 	.word	0x08005017
 8004d5c:	08005159 	.word	0x08005159
 8004d60:	08005159 	.word	0x08005159
 8004d64:	080050f5 	.word	0x080050f5
 8004d68:	08005159 	.word	0x08005159
 8004d6c:	08004f71 	.word	0x08004f71
 8004d70:	08004e03 	.word	0x08004e03
        case IRMP_SIRCS_PROTOCOL:
        {
            // uint8_t  sircs_additional_command_len;
            uint8_t  sircs_additional_address_len;

            sircs_additional_bitlen = (irmp_data_p->address & 0xFF00) >> 8;                             // additional bitlen
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	885b      	ldrh	r3, [r3, #2]
 8004d78:	0a1b      	lsrs	r3, r3, #8
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	b2da      	uxtb	r2, r3
 8004d7e:	4b7a      	ldr	r3, [pc, #488]	; (8004f68 <irsnd_send_data+0x278>)
 8004d80:	701a      	strb	r2, [r3, #0]

            if (sircs_additional_bitlen > 15 - SIRCS_MINIMUM_DATA_LEN)
 8004d82:	4b79      	ldr	r3, [pc, #484]	; (8004f68 <irsnd_send_data+0x278>)
 8004d84:	781b      	ldrb	r3, [r3, #0]
 8004d86:	2b03      	cmp	r3, #3
 8004d88:	d904      	bls.n	8004d94 <irsnd_send_data+0xa4>
            {
                // sircs_additional_command_len = 15 - SIRCS_MINIMUM_DATA_LEN;
                sircs_additional_address_len = sircs_additional_bitlen - (15 - SIRCS_MINIMUM_DATA_LEN);
 8004d8a:	4b77      	ldr	r3, [pc, #476]	; (8004f68 <irsnd_send_data+0x278>)
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	3b03      	subs	r3, #3
 8004d90:	75fb      	strb	r3, [r7, #23]
 8004d92:	e001      	b.n	8004d98 <irsnd_send_data+0xa8>
            }
            else
            {
                // sircs_additional_command_len = sircs_additional_bitlen;
                sircs_additional_address_len = 0;
 8004d94:	2300      	movs	r3, #0
 8004d96:	75fb      	strb	r3, [r7, #23]
            }

            command = bitsrevervse (irmp_data_p->command, 15);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	889b      	ldrh	r3, [r3, #4]
 8004d9c:	210f      	movs	r1, #15
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f7ff ff80 	bl	8004ca4 <bitsrevervse>
 8004da4:	4603      	mov	r3, r0
 8004da6:	82bb      	strh	r3, [r7, #20]

            irsnd_buffer[0] = (command & 0x7F80) >> 7;                                                  // CCCCCCCC
 8004da8:	8abb      	ldrh	r3, [r7, #20]
 8004daa:	11db      	asrs	r3, r3, #7
 8004dac:	b2da      	uxtb	r2, r3
 8004dae:	4b6f      	ldr	r3, [pc, #444]	; (8004f6c <irsnd_send_data+0x27c>)
 8004db0:	701a      	strb	r2, [r3, #0]
            irsnd_buffer[1] = (command & 0x007F) << 1;                                                  // CCCC****
 8004db2:	8abb      	ldrh	r3, [r7, #20]
 8004db4:	005b      	lsls	r3, r3, #1
 8004db6:	b2da      	uxtb	r2, r3
 8004db8:	4b6c      	ldr	r3, [pc, #432]	; (8004f6c <irsnd_send_data+0x27c>)
 8004dba:	705a      	strb	r2, [r3, #1]

            if (sircs_additional_address_len > 0)
 8004dbc:	7dfb      	ldrb	r3, [r7, #23]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d01b      	beq.n	8004dfa <irsnd_send_data+0x10a>
            {
                address = bitsrevervse (irmp_data_p->address, 5);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	885b      	ldrh	r3, [r3, #2]
 8004dc6:	2105      	movs	r1, #5
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f7ff ff6b 	bl	8004ca4 <bitsrevervse>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	827b      	strh	r3, [r7, #18]
                irsnd_buffer[1] |= (address & 0x0010) >> 4;
 8004dd2:	4b66      	ldr	r3, [pc, #408]	; (8004f6c <irsnd_send_data+0x27c>)
 8004dd4:	785b      	ldrb	r3, [r3, #1]
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	b25a      	sxtb	r2, r3
 8004dda:	8a7b      	ldrh	r3, [r7, #18]
 8004ddc:	111b      	asrs	r3, r3, #4
 8004dde:	b25b      	sxtb	r3, r3
 8004de0:	f003 0301 	and.w	r3, r3, #1
 8004de4:	b25b      	sxtb	r3, r3
 8004de6:	4313      	orrs	r3, r2
 8004de8:	b25b      	sxtb	r3, r3
 8004dea:	b2da      	uxtb	r2, r3
 8004dec:	4b5f      	ldr	r3, [pc, #380]	; (8004f6c <irsnd_send_data+0x27c>)
 8004dee:	705a      	strb	r2, [r3, #1]
                irsnd_buffer[2] =  (address & 0x000F) << 4;
 8004df0:	8a7b      	ldrh	r3, [r7, #18]
 8004df2:	011b      	lsls	r3, r3, #4
 8004df4:	b2da      	uxtb	r2, r3
 8004df6:	4b5d      	ldr	r3, [pc, #372]	; (8004f6c <irsnd_send_data+0x27c>)
 8004df8:	709a      	strb	r2, [r3, #2]
            }
            irsnd_busy      = TRUE;
 8004dfa:	4b58      	ldr	r3, [pc, #352]	; (8004f5c <irsnd_send_data+0x26c>)
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	701a      	strb	r2, [r3, #0]
            break;
 8004e00:	e1ab      	b.n	800515a <irsnd_send_data+0x46a>
        }
#endif
#if IRSND_SUPPORT_NEC_PROTOCOL == 1
        case IRMP_APPLE_PROTOCOL:
        {
            command = irmp_data_p->command | (irmp_data_p->address << 8);                               // store address as ID in upper byte of command
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	889b      	ldrh	r3, [r3, #4]
 8004e06:	b21a      	sxth	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	885b      	ldrh	r3, [r3, #2]
 8004e0c:	021b      	lsls	r3, r3, #8
 8004e0e:	b21b      	sxth	r3, r3
 8004e10:	4313      	orrs	r3, r2
 8004e12:	b21b      	sxth	r3, r3
 8004e14:	82bb      	strh	r3, [r7, #20]
            address = 0x87EE;                                                                           // set fixed NEC-lookalike address (customer ID of apple)
 8004e16:	f248 73ee 	movw	r3, #34798	; 0x87ee
 8004e1a:	827b      	strh	r3, [r7, #18]

            address = bitsrevervse (address, NEC_ADDRESS_LEN);
 8004e1c:	8a7b      	ldrh	r3, [r7, #18]
 8004e1e:	2110      	movs	r1, #16
 8004e20:	4618      	mov	r0, r3
 8004e22:	f7ff ff3f 	bl	8004ca4 <bitsrevervse>
 8004e26:	4603      	mov	r3, r0
 8004e28:	827b      	strh	r3, [r7, #18]
            command = bitsrevervse (command, NEC_COMMAND_LEN);
 8004e2a:	8abb      	ldrh	r3, [r7, #20]
 8004e2c:	2110      	movs	r1, #16
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7ff ff38 	bl	8004ca4 <bitsrevervse>
 8004e34:	4603      	mov	r3, r0
 8004e36:	82bb      	strh	r3, [r7, #20]

            irsnd_protocol = IRMP_NEC_PROTOCOL;                                                         // APPLE protocol is NEC with id instead of inverted command
 8004e38:	4b49      	ldr	r3, [pc, #292]	; (8004f60 <irsnd_send_data+0x270>)
 8004e3a:	2202      	movs	r2, #2
 8004e3c:	701a      	strb	r2, [r3, #0]

            irsnd_buffer[0] = (address & 0xFF00) >> 8;                                                          // AAAAAAAA
 8004e3e:	8a7b      	ldrh	r3, [r7, #18]
 8004e40:	0a1b      	lsrs	r3, r3, #8
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	b2da      	uxtb	r2, r3
 8004e46:	4b49      	ldr	r3, [pc, #292]	; (8004f6c <irsnd_send_data+0x27c>)
 8004e48:	701a      	strb	r2, [r3, #0]
            irsnd_buffer[1] = (address & 0x00FF);                                                               // AAAAAAAA
 8004e4a:	8a7b      	ldrh	r3, [r7, #18]
 8004e4c:	b2da      	uxtb	r2, r3
 8004e4e:	4b47      	ldr	r3, [pc, #284]	; (8004f6c <irsnd_send_data+0x27c>)
 8004e50:	705a      	strb	r2, [r3, #1]
            irsnd_buffer[2] = (command & 0xFF00) >> 8;                                                          // CCCCCCCC
 8004e52:	8abb      	ldrh	r3, [r7, #20]
 8004e54:	0a1b      	lsrs	r3, r3, #8
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	b2da      	uxtb	r2, r3
 8004e5a:	4b44      	ldr	r3, [pc, #272]	; (8004f6c <irsnd_send_data+0x27c>)
 8004e5c:	709a      	strb	r2, [r3, #2]
            irsnd_buffer[3] = 0x8B;                                                                             // 10001011 (id)
 8004e5e:	4b43      	ldr	r3, [pc, #268]	; (8004f6c <irsnd_send_data+0x27c>)
 8004e60:	228b      	movs	r2, #139	; 0x8b
 8004e62:	70da      	strb	r2, [r3, #3]
            irsnd_busy      = TRUE;
 8004e64:	4b3d      	ldr	r3, [pc, #244]	; (8004f5c <irsnd_send_data+0x26c>)
 8004e66:	2201      	movs	r2, #1
 8004e68:	701a      	strb	r2, [r3, #0]
            break;
 8004e6a:	e176      	b.n	800515a <irsnd_send_data+0x46a>
        }
        case IRMP_NEC_PROTOCOL:
        {
            address = bitsrevervse (irmp_data_p->address, NEC_ADDRESS_LEN);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	885b      	ldrh	r3, [r3, #2]
 8004e70:	2110      	movs	r1, #16
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7ff ff16 	bl	8004ca4 <bitsrevervse>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	827b      	strh	r3, [r7, #18]
            command = bitsrevervse (irmp_data_p->command, NEC_COMMAND_LEN);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	889b      	ldrh	r3, [r3, #4]
 8004e80:	2110      	movs	r1, #16
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7ff ff0e 	bl	8004ca4 <bitsrevervse>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	82bb      	strh	r3, [r7, #20]

            irsnd_buffer[0] = (address & 0xFF00) >> 8;                                                          // AAAAAAAA
 8004e8c:	8a7b      	ldrh	r3, [r7, #18]
 8004e8e:	0a1b      	lsrs	r3, r3, #8
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	b2da      	uxtb	r2, r3
 8004e94:	4b35      	ldr	r3, [pc, #212]	; (8004f6c <irsnd_send_data+0x27c>)
 8004e96:	701a      	strb	r2, [r3, #0]
            irsnd_buffer[1] = (address & 0x00FF);                                                               // AAAAAAAA
 8004e98:	8a7b      	ldrh	r3, [r7, #18]
 8004e9a:	b2da      	uxtb	r2, r3
 8004e9c:	4b33      	ldr	r3, [pc, #204]	; (8004f6c <irsnd_send_data+0x27c>)
 8004e9e:	705a      	strb	r2, [r3, #1]
            irsnd_buffer[2] = (command & 0xFF00) >> 8;                                                          // CCCCCCCC
 8004ea0:	8abb      	ldrh	r3, [r7, #20]
 8004ea2:	0a1b      	lsrs	r3, r3, #8
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	4b30      	ldr	r3, [pc, #192]	; (8004f6c <irsnd_send_data+0x27c>)
 8004eaa:	709a      	strb	r2, [r3, #2]
            irsnd_buffer[3] = ~((command & 0xFF00) >> 8);                                                       // cccccccc
 8004eac:	8abb      	ldrh	r3, [r7, #20]
 8004eae:	0a1b      	lsrs	r3, r3, #8
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	43db      	mvns	r3, r3
 8004eb6:	b2da      	uxtb	r2, r3
 8004eb8:	4b2c      	ldr	r3, [pc, #176]	; (8004f6c <irsnd_send_data+0x27c>)
 8004eba:	70da      	strb	r2, [r3, #3]
            irsnd_busy      = TRUE;
 8004ebc:	4b27      	ldr	r3, [pc, #156]	; (8004f5c <irsnd_send_data+0x26c>)
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	701a      	strb	r2, [r3, #0]
            break;
 8004ec2:	e14a      	b.n	800515a <irsnd_send_data+0x46a>
        }
#endif
#if IRSND_SUPPORT_SAMSUNG_PROTOCOL == 1
        case IRMP_SAMSUNG_PROTOCOL:
        {
            address = bitsrevervse (irmp_data_p->address, SAMSUNG_ADDRESS_LEN);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	885b      	ldrh	r3, [r3, #2]
 8004ec8:	2110      	movs	r1, #16
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7ff feea 	bl	8004ca4 <bitsrevervse>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	827b      	strh	r3, [r7, #18]
            command = bitsrevervse (irmp_data_p->command, SAMSUNG_COMMAND_LEN);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	889b      	ldrh	r3, [r3, #4]
 8004ed8:	2110      	movs	r1, #16
 8004eda:	4618      	mov	r0, r3
 8004edc:	f7ff fee2 	bl	8004ca4 <bitsrevervse>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	82bb      	strh	r3, [r7, #20]

            irsnd_buffer[0] =  (address & 0xFF00) >> 8;                                                         // AAAAAAAA
 8004ee4:	8a7b      	ldrh	r3, [r7, #18]
 8004ee6:	0a1b      	lsrs	r3, r3, #8
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	b2da      	uxtb	r2, r3
 8004eec:	4b1f      	ldr	r3, [pc, #124]	; (8004f6c <irsnd_send_data+0x27c>)
 8004eee:	701a      	strb	r2, [r3, #0]
            irsnd_buffer[1] =  (address & 0x00FF);                                                              // AAAAAAAA
 8004ef0:	8a7b      	ldrh	r3, [r7, #18]
 8004ef2:	b2da      	uxtb	r2, r3
 8004ef4:	4b1d      	ldr	r3, [pc, #116]	; (8004f6c <irsnd_send_data+0x27c>)
 8004ef6:	705a      	strb	r2, [r3, #1]
            irsnd_buffer[2] =  (command & 0x00F0) | ((command & 0xF000) >> 12);                                 // IIIICCCC
 8004ef8:	8abb      	ldrh	r3, [r7, #20]
 8004efa:	b25b      	sxtb	r3, r3
 8004efc:	f023 030f 	bic.w	r3, r3, #15
 8004f00:	b25a      	sxtb	r2, r3
 8004f02:	8abb      	ldrh	r3, [r7, #20]
 8004f04:	0b1b      	lsrs	r3, r3, #12
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	b25b      	sxtb	r3, r3
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	b25b      	sxtb	r3, r3
 8004f0e:	b2da      	uxtb	r2, r3
 8004f10:	4b16      	ldr	r3, [pc, #88]	; (8004f6c <irsnd_send_data+0x27c>)
 8004f12:	709a      	strb	r2, [r3, #2]
            irsnd_buffer[3] = ((command & 0x0F00) >> 4) | ((~(command & 0xF000) >> 12) & 0x0F);                 // CCCCcccc
 8004f14:	8abb      	ldrh	r3, [r7, #20]
 8004f16:	111b      	asrs	r3, r3, #4
 8004f18:	b25b      	sxtb	r3, r3
 8004f1a:	f023 030f 	bic.w	r3, r3, #15
 8004f1e:	b25a      	sxtb	r2, r3
 8004f20:	8abb      	ldrh	r3, [r7, #20]
 8004f22:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004f26:	43db      	mvns	r3, r3
 8004f28:	131b      	asrs	r3, r3, #12
 8004f2a:	b25b      	sxtb	r3, r3
 8004f2c:	f003 030f 	and.w	r3, r3, #15
 8004f30:	b25b      	sxtb	r3, r3
 8004f32:	4313      	orrs	r3, r2
 8004f34:	b25b      	sxtb	r3, r3
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	4b0c      	ldr	r3, [pc, #48]	; (8004f6c <irsnd_send_data+0x27c>)
 8004f3a:	70da      	strb	r2, [r3, #3]
            irsnd_buffer[4] = (~(command & 0x0F00) >> 4) & 0xF0;                                                // cccc0000
 8004f3c:	8abb      	ldrh	r3, [r7, #20]
 8004f3e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004f42:	43db      	mvns	r3, r3
 8004f44:	111b      	asrs	r3, r3, #4
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	f023 030f 	bic.w	r3, r3, #15
 8004f4c:	b2da      	uxtb	r2, r3
 8004f4e:	4b07      	ldr	r3, [pc, #28]	; (8004f6c <irsnd_send_data+0x27c>)
 8004f50:	711a      	strb	r2, [r3, #4]
            irsnd_busy      = TRUE;
 8004f52:	4b02      	ldr	r3, [pc, #8]	; (8004f5c <irsnd_send_data+0x26c>)
 8004f54:	2201      	movs	r2, #1
 8004f56:	701a      	strb	r2, [r3, #0]
            break;
 8004f58:	e0ff      	b.n	800515a <irsnd_send_data+0x46a>
 8004f5a:	bf00      	nop
 8004f5c:	200007d4 	.word	0x200007d4
 8004f60:	200007d5 	.word	0x200007d5
 8004f64:	200007de 	.word	0x200007de
 8004f68:	200007e0 	.word	0x200007e0
 8004f6c:	200007d8 	.word	0x200007d8
        }
        case IRMP_SAMSUNG32_PROTOCOL:
        {
            address = bitsrevervse (irmp_data_p->address, SAMSUNG_ADDRESS_LEN);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	885b      	ldrh	r3, [r3, #2]
 8004f74:	2110      	movs	r1, #16
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7ff fe94 	bl	8004ca4 <bitsrevervse>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	827b      	strh	r3, [r7, #18]
            command = bitsrevervse (irmp_data_p->command, SAMSUNG32_COMMAND_LEN);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	889b      	ldrh	r3, [r3, #4]
 8004f84:	2110      	movs	r1, #16
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7ff fe8c 	bl	8004ca4 <bitsrevervse>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	82bb      	strh	r3, [r7, #20]

            irsnd_buffer[0] = (address & 0xFF00) >> 8;                                                          // AAAAAAAA
 8004f90:	8a7b      	ldrh	r3, [r7, #18]
 8004f92:	0a1b      	lsrs	r3, r3, #8
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	b2da      	uxtb	r2, r3
 8004f98:	4b73      	ldr	r3, [pc, #460]	; (8005168 <irsnd_send_data+0x478>)
 8004f9a:	701a      	strb	r2, [r3, #0]
            irsnd_buffer[1] = (address & 0x00FF);                                                               // AAAAAAAA
 8004f9c:	8a7b      	ldrh	r3, [r7, #18]
 8004f9e:	b2da      	uxtb	r2, r3
 8004fa0:	4b71      	ldr	r3, [pc, #452]	; (8005168 <irsnd_send_data+0x478>)
 8004fa2:	705a      	strb	r2, [r3, #1]
            irsnd_buffer[2] = (command & 0xFF00) >> 8;                                                          // CCCCCCCC
 8004fa4:	8abb      	ldrh	r3, [r7, #20]
 8004fa6:	0a1b      	lsrs	r3, r3, #8
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	b2da      	uxtb	r2, r3
 8004fac:	4b6e      	ldr	r3, [pc, #440]	; (8005168 <irsnd_send_data+0x478>)
 8004fae:	709a      	strb	r2, [r3, #2]
            irsnd_buffer[3] = (command & 0x00FF);                                                               // CCCCCCCC
 8004fb0:	8abb      	ldrh	r3, [r7, #20]
 8004fb2:	b2da      	uxtb	r2, r3
 8004fb4:	4b6c      	ldr	r3, [pc, #432]	; (8005168 <irsnd_send_data+0x478>)
 8004fb6:	70da      	strb	r2, [r3, #3]
            irsnd_busy      = TRUE;
 8004fb8:	4b6c      	ldr	r3, [pc, #432]	; (800516c <irsnd_send_data+0x47c>)
 8004fba:	2201      	movs	r2, #1
 8004fbc:	701a      	strb	r2, [r3, #0]
            break;
 8004fbe:	e0cc      	b.n	800515a <irsnd_send_data+0x46a>
        }
#endif
#if IRSND_SUPPORT_MATSUSHITA_PROTOCOL == 1
        case IRMP_MATSUSHITA_PROTOCOL:
        {
            address = bitsrevervse (irmp_data_p->address, MATSUSHITA_ADDRESS_LEN);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	885b      	ldrh	r3, [r3, #2]
 8004fc4:	210c      	movs	r1, #12
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7ff fe6c 	bl	8004ca4 <bitsrevervse>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	827b      	strh	r3, [r7, #18]
            command = bitsrevervse (irmp_data_p->command, MATSUSHITA_COMMAND_LEN);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	889b      	ldrh	r3, [r3, #4]
 8004fd4:	210c      	movs	r1, #12
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7ff fe64 	bl	8004ca4 <bitsrevervse>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	82bb      	strh	r3, [r7, #20]

            irsnd_buffer[0] = (command & 0x0FF0) >> 4;                                                          // CCCCCCCC
 8004fe0:	8abb      	ldrh	r3, [r7, #20]
 8004fe2:	111b      	asrs	r3, r3, #4
 8004fe4:	b2da      	uxtb	r2, r3
 8004fe6:	4b60      	ldr	r3, [pc, #384]	; (8005168 <irsnd_send_data+0x478>)
 8004fe8:	701a      	strb	r2, [r3, #0]
            irsnd_buffer[1] = ((command & 0x000F) << 4) | ((address & 0x0F00) >> 8);                            // CCCCAAAA
 8004fea:	8abb      	ldrh	r3, [r7, #20]
 8004fec:	011b      	lsls	r3, r3, #4
 8004fee:	b25a      	sxtb	r2, r3
 8004ff0:	8a7b      	ldrh	r3, [r7, #18]
 8004ff2:	121b      	asrs	r3, r3, #8
 8004ff4:	b25b      	sxtb	r3, r3
 8004ff6:	f003 030f 	and.w	r3, r3, #15
 8004ffa:	b25b      	sxtb	r3, r3
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	b25b      	sxtb	r3, r3
 8005000:	b2da      	uxtb	r2, r3
 8005002:	4b59      	ldr	r3, [pc, #356]	; (8005168 <irsnd_send_data+0x478>)
 8005004:	705a      	strb	r2, [r3, #1]
            irsnd_buffer[2] = (address & 0x00FF);                                                               // AAAAAAAA
 8005006:	8a7b      	ldrh	r3, [r7, #18]
 8005008:	b2da      	uxtb	r2, r3
 800500a:	4b57      	ldr	r3, [pc, #348]	; (8005168 <irsnd_send_data+0x478>)
 800500c:	709a      	strb	r2, [r3, #2]
            irsnd_busy      = TRUE;
 800500e:	4b57      	ldr	r3, [pc, #348]	; (800516c <irsnd_send_data+0x47c>)
 8005010:	2201      	movs	r2, #1
 8005012:	701a      	strb	r2, [r3, #0]
            break;
 8005014:	e0a1      	b.n	800515a <irsnd_send_data+0x46a>
        case IRMP_KASEIKYO_PROTOCOL:
        {
            uint8_t xor_value;
            uint16_t genre2;

            address = bitsrevervse (irmp_data_p->address, KASEIKYO_ADDRESS_LEN);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	885b      	ldrh	r3, [r3, #2]
 800501a:	2110      	movs	r1, #16
 800501c:	4618      	mov	r0, r3
 800501e:	f7ff fe41 	bl	8004ca4 <bitsrevervse>
 8005022:	4603      	mov	r3, r0
 8005024:	827b      	strh	r3, [r7, #18]
            command = bitsrevervse (irmp_data_p->command, KASEIKYO_COMMAND_LEN + 4);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	889b      	ldrh	r3, [r3, #4]
 800502a:	2110      	movs	r1, #16
 800502c:	4618      	mov	r0, r3
 800502e:	f7ff fe39 	bl	8004ca4 <bitsrevervse>
 8005032:	4603      	mov	r3, r0
 8005034:	82bb      	strh	r3, [r7, #20]
            genre2 = bitsrevervse ((irmp_data_p->flags & ~IRSND_REPETITION_MASK) >> 4, 4);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	799b      	ldrb	r3, [r3, #6]
 800503a:	111b      	asrs	r3, r3, #4
 800503c:	b29b      	uxth	r3, r3
 800503e:	2104      	movs	r1, #4
 8005040:	4618      	mov	r0, r3
 8005042:	f7ff fe2f 	bl	8004ca4 <bitsrevervse>
 8005046:	4603      	mov	r3, r0
 8005048:	823b      	strh	r3, [r7, #16]

            xor_value = ((address & 0x000F) ^ ((address & 0x00F0) >> 4) ^ ((address & 0x0F00) >> 8) ^ ((address & 0xF000) >> 12)) & 0x0F;
 800504a:	8a7b      	ldrh	r3, [r7, #18]
 800504c:	b25a      	sxtb	r2, r3
 800504e:	8a7b      	ldrh	r3, [r7, #18]
 8005050:	111b      	asrs	r3, r3, #4
 8005052:	b25b      	sxtb	r3, r3
 8005054:	4053      	eors	r3, r2
 8005056:	b25a      	sxtb	r2, r3
 8005058:	8a7b      	ldrh	r3, [r7, #18]
 800505a:	121b      	asrs	r3, r3, #8
 800505c:	b25b      	sxtb	r3, r3
 800505e:	4053      	eors	r3, r2
 8005060:	b25b      	sxtb	r3, r3
 8005062:	f003 030f 	and.w	r3, r3, #15
 8005066:	b25a      	sxtb	r2, r3
 8005068:	8a7b      	ldrh	r3, [r7, #18]
 800506a:	0b1b      	lsrs	r3, r3, #12
 800506c:	b29b      	uxth	r3, r3
 800506e:	b25b      	sxtb	r3, r3
 8005070:	4053      	eors	r3, r2
 8005072:	b25b      	sxtb	r3, r3
 8005074:	b2db      	uxtb	r3, r3
 8005076:	f003 030f 	and.w	r3, r3, #15
 800507a:	73fb      	strb	r3, [r7, #15]

            irsnd_buffer[0] = (address & 0xFF00) >> 8;                                                          // AAAAAAAA
 800507c:	8a7b      	ldrh	r3, [r7, #18]
 800507e:	0a1b      	lsrs	r3, r3, #8
 8005080:	b29b      	uxth	r3, r3
 8005082:	b2da      	uxtb	r2, r3
 8005084:	4b38      	ldr	r3, [pc, #224]	; (8005168 <irsnd_send_data+0x478>)
 8005086:	701a      	strb	r2, [r3, #0]
            irsnd_buffer[1] = (address & 0x00FF);                                                               // AAAAAAAA
 8005088:	8a7b      	ldrh	r3, [r7, #18]
 800508a:	b2da      	uxtb	r2, r3
 800508c:	4b36      	ldr	r3, [pc, #216]	; (8005168 <irsnd_send_data+0x478>)
 800508e:	705a      	strb	r2, [r3, #1]
            irsnd_buffer[2] = xor_value << 4 | (command & 0x000F);                                              // XXXXCCCC
 8005090:	7bfb      	ldrb	r3, [r7, #15]
 8005092:	011b      	lsls	r3, r3, #4
 8005094:	b25a      	sxtb	r2, r3
 8005096:	8abb      	ldrh	r3, [r7, #20]
 8005098:	b25b      	sxtb	r3, r3
 800509a:	f003 030f 	and.w	r3, r3, #15
 800509e:	b25b      	sxtb	r3, r3
 80050a0:	4313      	orrs	r3, r2
 80050a2:	b25b      	sxtb	r3, r3
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	4b30      	ldr	r3, [pc, #192]	; (8005168 <irsnd_send_data+0x478>)
 80050a8:	709a      	strb	r2, [r3, #2]
            irsnd_buffer[3] = (genre2 << 4) | (command & 0xF000) >> 12;                                         // ggggCCCC
 80050aa:	8a3b      	ldrh	r3, [r7, #16]
 80050ac:	011b      	lsls	r3, r3, #4
 80050ae:	b25a      	sxtb	r2, r3
 80050b0:	8abb      	ldrh	r3, [r7, #20]
 80050b2:	0b1b      	lsrs	r3, r3, #12
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	b25b      	sxtb	r3, r3
 80050b8:	4313      	orrs	r3, r2
 80050ba:	b25b      	sxtb	r3, r3
 80050bc:	b2da      	uxtb	r2, r3
 80050be:	4b2a      	ldr	r3, [pc, #168]	; (8005168 <irsnd_send_data+0x478>)
 80050c0:	70da      	strb	r2, [r3, #3]
            irsnd_buffer[4] = (command & 0x0FF0) >> 4;                                                          // CCCCCCCC
 80050c2:	8abb      	ldrh	r3, [r7, #20]
 80050c4:	111b      	asrs	r3, r3, #4
 80050c6:	b2da      	uxtb	r2, r3
 80050c8:	4b27      	ldr	r3, [pc, #156]	; (8005168 <irsnd_send_data+0x478>)
 80050ca:	711a      	strb	r2, [r3, #4]

            xor_value = irsnd_buffer[2] ^ irsnd_buffer[3] ^ irsnd_buffer[4];
 80050cc:	4b26      	ldr	r3, [pc, #152]	; (8005168 <irsnd_send_data+0x478>)
 80050ce:	789b      	ldrb	r3, [r3, #2]
 80050d0:	b2da      	uxtb	r2, r3
 80050d2:	4b25      	ldr	r3, [pc, #148]	; (8005168 <irsnd_send_data+0x478>)
 80050d4:	78db      	ldrb	r3, [r3, #3]
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	4053      	eors	r3, r2
 80050da:	b2da      	uxtb	r2, r3
 80050dc:	4b22      	ldr	r3, [pc, #136]	; (8005168 <irsnd_send_data+0x478>)
 80050de:	791b      	ldrb	r3, [r3, #4]
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	4053      	eors	r3, r2
 80050e4:	73fb      	strb	r3, [r7, #15]

            irsnd_buffer[5] = xor_value;
 80050e6:	4a20      	ldr	r2, [pc, #128]	; (8005168 <irsnd_send_data+0x478>)
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
 80050ea:	7153      	strb	r3, [r2, #5]
            irsnd_busy      = TRUE;
 80050ec:	4b1f      	ldr	r3, [pc, #124]	; (800516c <irsnd_send_data+0x47c>)
 80050ee:	2201      	movs	r2, #1
 80050f0:	701a      	strb	r2, [r3, #0]
            break;
 80050f2:	e032      	b.n	800515a <irsnd_send_data+0x46a>
        }
#endif
#if IRSND_SUPPORT_DENON_PROTOCOL == 1
        case IRMP_DENON_PROTOCOL:
        {
            irsnd_buffer[0] = ((irmp_data_p->address & 0x1F) << 3) | ((irmp_data_p->command & 0x0380) >> 7);    // AAAAACCC (1st frame)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	885b      	ldrh	r3, [r3, #2]
 80050f8:	00db      	lsls	r3, r3, #3
 80050fa:	b25a      	sxtb	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	889b      	ldrh	r3, [r3, #4]
 8005100:	11db      	asrs	r3, r3, #7
 8005102:	b25b      	sxtb	r3, r3
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	b25b      	sxtb	r3, r3
 800510a:	4313      	orrs	r3, r2
 800510c:	b25b      	sxtb	r3, r3
 800510e:	b2da      	uxtb	r2, r3
 8005110:	4b15      	ldr	r3, [pc, #84]	; (8005168 <irsnd_send_data+0x478>)
 8005112:	701a      	strb	r2, [r3, #0]
            irsnd_buffer[1] = (irmp_data_p->command & 0x7F) << 1;                                               // CCCCCCC
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	889b      	ldrh	r3, [r3, #4]
 8005118:	005b      	lsls	r3, r3, #1
 800511a:	b2da      	uxtb	r2, r3
 800511c:	4b12      	ldr	r3, [pc, #72]	; (8005168 <irsnd_send_data+0x478>)
 800511e:	705a      	strb	r2, [r3, #1]
            irsnd_buffer[2] = ((irmp_data_p->address & 0x1F) << 3) | (((~irmp_data_p->command) & 0x0380) >> 7); // AAAAAccc (2nd frame)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	885b      	ldrh	r3, [r3, #2]
 8005124:	00db      	lsls	r3, r3, #3
 8005126:	b25a      	sxtb	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	889b      	ldrh	r3, [r3, #4]
 800512c:	43db      	mvns	r3, r3
 800512e:	11db      	asrs	r3, r3, #7
 8005130:	b25b      	sxtb	r3, r3
 8005132:	f003 0307 	and.w	r3, r3, #7
 8005136:	b25b      	sxtb	r3, r3
 8005138:	4313      	orrs	r3, r2
 800513a:	b25b      	sxtb	r3, r3
 800513c:	b2da      	uxtb	r2, r3
 800513e:	4b0a      	ldr	r3, [pc, #40]	; (8005168 <irsnd_send_data+0x478>)
 8005140:	709a      	strb	r2, [r3, #2]
            irsnd_buffer[3] = (~(irmp_data_p->command) & 0x7F) << 1;                                            // ccccccc
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	889b      	ldrh	r3, [r3, #4]
 8005146:	43db      	mvns	r3, r3
 8005148:	005b      	lsls	r3, r3, #1
 800514a:	b2da      	uxtb	r2, r3
 800514c:	4b06      	ldr	r3, [pc, #24]	; (8005168 <irsnd_send_data+0x478>)
 800514e:	70da      	strb	r2, [r3, #3]
            irsnd_busy      = TRUE;
 8005150:	4b06      	ldr	r3, [pc, #24]	; (800516c <irsnd_send_data+0x47c>)
 8005152:	2201      	movs	r2, #1
 8005154:	701a      	strb	r2, [r3, #0]
            break;
 8005156:	e000      	b.n	800515a <irsnd_send_data+0x46a>
            break;
        }
#endif
        default:
        {
            break;
 8005158:	bf00      	nop
        }
    }

    return irsnd_busy;
 800515a:	4b04      	ldr	r3, [pc, #16]	; (800516c <irsnd_send_data+0x47c>)
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	b2db      	uxtb	r3, r3
}
 8005160:	4618      	mov	r0, r3
 8005162:	3718      	adds	r7, #24
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	200007d8 	.word	0x200007d8
 800516c:	200007d4 	.word	0x200007d4

08005170 <irsnd_ISR>:
 *  @details  ISR routine, called 10000 times per second
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
uint8_t
irsnd_ISR (void)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b082      	sub	sp, #8
 8005174:	af00      	add	r7, sp, #0
    static uint8_t              last_bit_value;
#endif
    static uint8_t              pulse_len = 0xFF;
    static IRSND_PAUSE_LEN      pause_len = 0xFF;

    if (irsnd_busy)
 8005176:	4ba0      	ldr	r3, [pc, #640]	; (80053f8 <irsnd_ISR+0x288>)
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	b2db      	uxtb	r3, r3
 800517c:	2b00      	cmp	r3, #0
 800517e:	f000 837c 	beq.w	800587a <irsnd_ISR+0x70a>
    {
        if (current_bit == 0xFF && new_frame)                                       // start of transmission...
 8005182:	4b9e      	ldr	r3, [pc, #632]	; (80053fc <irsnd_ISR+0x28c>)
 8005184:	781b      	ldrb	r3, [r3, #0]
 8005186:	2bff      	cmp	r3, #255	; 0xff
 8005188:	f040 81e9 	bne.w	800555e <irsnd_ISR+0x3ee>
 800518c:	4b9c      	ldr	r3, [pc, #624]	; (8005400 <irsnd_ISR+0x290>)
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	f000 81e4 	beq.w	800555e <irsnd_ISR+0x3ee>
        {
            if (auto_repetition_counter > 0)
 8005196:	4b9b      	ldr	r3, [pc, #620]	; (8005404 <irsnd_ISR+0x294>)
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d029      	beq.n	80051f2 <irsnd_ISR+0x82>
            {
                auto_repetition_pause_counter++;
 800519e:	4b9a      	ldr	r3, [pc, #616]	; (8005408 <irsnd_ISR+0x298>)
 80051a0:	881b      	ldrh	r3, [r3, #0]
 80051a2:	3301      	adds	r3, #1
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	4b98      	ldr	r3, [pc, #608]	; (8005408 <irsnd_ISR+0x298>)
 80051a8:	801a      	strh	r2, [r3, #0]

#if IRSND_SUPPORT_DENON_PROTOCOL == 1
                if (repeat_frame_pause_len > 0)                                     // frame repeat distance counts from beginning of 1st frame!
 80051aa:	4b98      	ldr	r3, [pc, #608]	; (800540c <irsnd_ISR+0x29c>)
 80051ac:	881b      	ldrh	r3, [r3, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d005      	beq.n	80051be <irsnd_ISR+0x4e>
                {
                    repeat_frame_pause_len--;
 80051b2:	4b96      	ldr	r3, [pc, #600]	; (800540c <irsnd_ISR+0x29c>)
 80051b4:	881b      	ldrh	r3, [r3, #0]
 80051b6:	3b01      	subs	r3, #1
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	4b94      	ldr	r3, [pc, #592]	; (800540c <irsnd_ISR+0x29c>)
 80051bc:	801a      	strh	r2, [r3, #0]
                }
#endif

                if (auto_repetition_pause_counter >= auto_repetition_pause_len)
 80051be:	4b92      	ldr	r3, [pc, #584]	; (8005408 <irsnd_ISR+0x298>)
 80051c0:	881a      	ldrh	r2, [r3, #0]
 80051c2:	4b93      	ldr	r3, [pc, #588]	; (8005410 <irsnd_ISR+0x2a0>)
 80051c4:	881b      	ldrh	r3, [r3, #0]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d30f      	bcc.n	80051ea <irsnd_ISR+0x7a>
                {
                    auto_repetition_pause_counter = 0;
 80051ca:	4b8f      	ldr	r3, [pc, #572]	; (8005408 <irsnd_ISR+0x298>)
 80051cc:	2200      	movs	r2, #0
 80051ce:	801a      	strh	r2, [r3, #0]

#if IRSND_SUPPORT_DENON_PROTOCOL == 1
                    if (irsnd_protocol == IRMP_DENON_PROTOCOL)                              // n'th denon frame
 80051d0:	4b90      	ldr	r3, [pc, #576]	; (8005414 <irsnd_ISR+0x2a4>)
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b08      	cmp	r3, #8
 80051d8:	f040 81c1 	bne.w	800555e <irsnd_ISR+0x3ee>
                    {
                        current_bit = 16;
 80051dc:	4b87      	ldr	r3, [pc, #540]	; (80053fc <irsnd_ISR+0x28c>)
 80051de:	2210      	movs	r2, #16
 80051e0:	701a      	strb	r2, [r3, #0]
                        complete_data_len   = 2 * DENON_COMPLETE_DATA_LEN + 1;
 80051e2:	4b8d      	ldr	r3, [pc, #564]	; (8005418 <irsnd_ISR+0x2a8>)
 80051e4:	221f      	movs	r2, #31
 80051e6:	701a      	strb	r2, [r3, #0]
 80051e8:	e1b9      	b.n	800555e <irsnd_ISR+0x3ee>
                    else
                    {
                        putchar ('1');
                    }
#endif
                    return irsnd_busy;
 80051ea:	4b83      	ldr	r3, [pc, #524]	; (80053f8 <irsnd_ISR+0x288>)
 80051ec:	781b      	ldrb	r3, [r3, #0]
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	e346      	b.n	8005880 <irsnd_ISR+0x710>
                }
            }
#if 0
            else if (repeat_counter > 0 && packet_repeat_pause_counter < repeat_frame_pause_len)
#else
            else if (packet_repeat_pause_counter < repeat_frame_pause_len)
 80051f2:	4b8a      	ldr	r3, [pc, #552]	; (800541c <irsnd_ISR+0x2ac>)
 80051f4:	881a      	ldrh	r2, [r3, #0]
 80051f6:	4b85      	ldr	r3, [pc, #532]	; (800540c <irsnd_ISR+0x29c>)
 80051f8:	881b      	ldrh	r3, [r3, #0]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d209      	bcs.n	8005212 <irsnd_ISR+0xa2>
#endif
            {
                packet_repeat_pause_counter++;
 80051fe:	4b87      	ldr	r3, [pc, #540]	; (800541c <irsnd_ISR+0x2ac>)
 8005200:	881b      	ldrh	r3, [r3, #0]
 8005202:	3301      	adds	r3, #1
 8005204:	b29a      	uxth	r2, r3
 8005206:	4b85      	ldr	r3, [pc, #532]	; (800541c <irsnd_ISR+0x2ac>)
 8005208:	801a      	strh	r2, [r3, #0]
                else
                {
                    putchar ('1');
                }
#endif
                return irsnd_busy;
 800520a:	4b7b      	ldr	r3, [pc, #492]	; (80053f8 <irsnd_ISR+0x288>)
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	b2db      	uxtb	r3, r3
 8005210:	e336      	b.n	8005880 <irsnd_ISR+0x710>
            }
            else
            {
                if (send_trailer)
 8005212:	4b83      	ldr	r3, [pc, #524]	; (8005420 <irsnd_ISR+0x2b0>)
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d009      	beq.n	800522e <irsnd_ISR+0xbe>
                {
                    irsnd_busy = FALSE;
 800521a:	4b77      	ldr	r3, [pc, #476]	; (80053f8 <irsnd_ISR+0x288>)
 800521c:	2200      	movs	r2, #0
 800521e:	701a      	strb	r2, [r3, #0]
                    send_trailer = FALSE;
 8005220:	4b7f      	ldr	r3, [pc, #508]	; (8005420 <irsnd_ISR+0x2b0>)
 8005222:	2200      	movs	r2, #0
 8005224:	701a      	strb	r2, [r3, #0]
                    return irsnd_busy;
 8005226:	4b74      	ldr	r3, [pc, #464]	; (80053f8 <irsnd_ISR+0x288>)
 8005228:	781b      	ldrb	r3, [r3, #0]
 800522a:	b2db      	uxtb	r3, r3
 800522c:	e328      	b.n	8005880 <irsnd_ISR+0x710>
                }
                
                n_repeat_frames             = irsnd_repeat;
 800522e:	4b7d      	ldr	r3, [pc, #500]	; (8005424 <irsnd_ISR+0x2b4>)
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	b2da      	uxtb	r2, r3
 8005234:	4b7c      	ldr	r3, [pc, #496]	; (8005428 <irsnd_ISR+0x2b8>)
 8005236:	701a      	strb	r2, [r3, #0]

                if (n_repeat_frames == IRSND_ENDLESS_REPETITION)
 8005238:	4b7b      	ldr	r3, [pc, #492]	; (8005428 <irsnd_ISR+0x2b8>)
 800523a:	781b      	ldrb	r3, [r3, #0]
 800523c:	2b0f      	cmp	r3, #15
 800523e:	d102      	bne.n	8005246 <irsnd_ISR+0xd6>
                {
                    n_repeat_frames = 255;
 8005240:	4b79      	ldr	r3, [pc, #484]	; (8005428 <irsnd_ISR+0x2b8>)
 8005242:	22ff      	movs	r2, #255	; 0xff
 8005244:	701a      	strb	r2, [r3, #0]
                }

                packet_repeat_pause_counter = 0;
 8005246:	4b75      	ldr	r3, [pc, #468]	; (800541c <irsnd_ISR+0x2ac>)
 8005248:	2200      	movs	r2, #0
 800524a:	801a      	strh	r2, [r3, #0]
                pulse_counter               = 0;
 800524c:	4b77      	ldr	r3, [pc, #476]	; (800542c <irsnd_ISR+0x2bc>)
 800524e:	2200      	movs	r2, #0
 8005250:	701a      	strb	r2, [r3, #0]
                pause_counter               = 0;
 8005252:	4b77      	ldr	r3, [pc, #476]	; (8005430 <irsnd_ISR+0x2c0>)
 8005254:	2200      	movs	r2, #0
 8005256:	701a      	strb	r2, [r3, #0]

                switch (irsnd_protocol)
 8005258:	4b6e      	ldr	r3, [pc, #440]	; (8005414 <irsnd_ISR+0x2a4>)
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	b2db      	uxtb	r3, r3
 800525e:	3b01      	subs	r3, #1
 8005260:	2b09      	cmp	r3, #9
 8005262:	f200 8178 	bhi.w	8005556 <irsnd_ISR+0x3e6>
 8005266:	a201      	add	r2, pc, #4	; (adr r2, 800526c <irsnd_ISR+0xfc>)
 8005268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800526c:	08005295 	.word	0x08005295
 8005270:	080052f7 	.word	0x080052f7
 8005274:	0800535b 	.word	0x0800535b
 8005278:	0800545d 	.word	0x0800545d
 800527c:	080054ab 	.word	0x080054ab
 8005280:	08005557 	.word	0x08005557
 8005284:	08005557 	.word	0x08005557
 8005288:	08005507 	.word	0x08005507
 800528c:	08005557 	.word	0x08005557
 8005290:	080053a9 	.word	0x080053a9
                {
#if IRSND_SUPPORT_SIRCS_PROTOCOL == 1
                    case IRMP_SIRCS_PROTOCOL:
                    {
                        startbit_pulse_len          = SIRCS_START_BIT_PULSE_LEN;
 8005294:	4b67      	ldr	r3, [pc, #412]	; (8005434 <irsnd_ISR+0x2c4>)
 8005296:	2224      	movs	r2, #36	; 0x24
 8005298:	701a      	strb	r2, [r3, #0]
                        startbit_pause_len          = SIRCS_START_BIT_PAUSE_LEN - 1;
 800529a:	4b67      	ldr	r3, [pc, #412]	; (8005438 <irsnd_ISR+0x2c8>)
 800529c:	2208      	movs	r2, #8
 800529e:	701a      	strb	r2, [r3, #0]
                        pulse_1_len                 = SIRCS_1_PULSE_LEN;
 80052a0:	4b66      	ldr	r3, [pc, #408]	; (800543c <irsnd_ISR+0x2cc>)
 80052a2:	2212      	movs	r2, #18
 80052a4:	701a      	strb	r2, [r3, #0]
                        pause_1_len                 = SIRCS_PAUSE_LEN - 1;
 80052a6:	4b66      	ldr	r3, [pc, #408]	; (8005440 <irsnd_ISR+0x2d0>)
 80052a8:	2208      	movs	r2, #8
 80052aa:	701a      	strb	r2, [r3, #0]
                        pulse_0_len                 = SIRCS_0_PULSE_LEN;
 80052ac:	4b65      	ldr	r3, [pc, #404]	; (8005444 <irsnd_ISR+0x2d4>)
 80052ae:	2209      	movs	r2, #9
 80052b0:	701a      	strb	r2, [r3, #0]
                        pause_0_len                 = SIRCS_PAUSE_LEN - 1;
 80052b2:	4b65      	ldr	r3, [pc, #404]	; (8005448 <irsnd_ISR+0x2d8>)
 80052b4:	2208      	movs	r2, #8
 80052b6:	701a      	strb	r2, [r3, #0]
                        has_stop_bit                = SIRCS_STOP_BIT;
 80052b8:	4b64      	ldr	r3, [pc, #400]	; (800544c <irsnd_ISR+0x2dc>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	701a      	strb	r2, [r3, #0]
                        complete_data_len           = SIRCS_MINIMUM_DATA_LEN + sircs_additional_bitlen;
 80052be:	4b64      	ldr	r3, [pc, #400]	; (8005450 <irsnd_ISR+0x2e0>)
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	330c      	adds	r3, #12
 80052c4:	b2da      	uxtb	r2, r3
 80052c6:	4b54      	ldr	r3, [pc, #336]	; (8005418 <irsnd_ISR+0x2a8>)
 80052c8:	701a      	strb	r2, [r3, #0]
                        n_auto_repetitions          = (repeat_counter == 0) ? SIRCS_FRAMES : 1;     // 3 frames auto repetition if first frame
 80052ca:	4b62      	ldr	r3, [pc, #392]	; (8005454 <irsnd_ISR+0x2e4>)
 80052cc:	781b      	ldrb	r3, [r3, #0]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d101      	bne.n	80052d6 <irsnd_ISR+0x166>
 80052d2:	2203      	movs	r2, #3
 80052d4:	e000      	b.n	80052d8 <irsnd_ISR+0x168>
 80052d6:	2201      	movs	r2, #1
 80052d8:	4b5f      	ldr	r3, [pc, #380]	; (8005458 <irsnd_ISR+0x2e8>)
 80052da:	701a      	strb	r2, [r3, #0]
                        auto_repetition_pause_len   = SIRCS_AUTO_REPETITION_PAUSE_LEN;              // 25ms pause
 80052dc:	4b4c      	ldr	r3, [pc, #304]	; (8005410 <irsnd_ISR+0x2a0>)
 80052de:	f240 1277 	movw	r2, #375	; 0x177
 80052e2:	801a      	strh	r2, [r3, #0]
                        repeat_frame_pause_len      = SIRCS_FRAME_REPEAT_PAUSE_LEN;
 80052e4:	4b49      	ldr	r3, [pc, #292]	; (800540c <irsnd_ISR+0x29c>)
 80052e6:	f240 1277 	movw	r2, #375	; 0x177
 80052ea:	801a      	strh	r2, [r3, #0]
                        irsnd_set_freq (IRSND_FREQ_40_KHZ);
 80052ec:	f649 4040 	movw	r0, #40000	; 0x9c40
 80052f0:	f7ff fc4e 	bl	8004b90 <irsnd_set_freq>
                        break;
 80052f4:	e133      	b.n	800555e <irsnd_ISR+0x3ee>
                    }
#endif
#if IRSND_SUPPORT_NEC_PROTOCOL == 1
                    case IRMP_NEC_PROTOCOL:
                    {
                        startbit_pulse_len          = NEC_START_BIT_PULSE_LEN;
 80052f6:	4b4f      	ldr	r3, [pc, #316]	; (8005434 <irsnd_ISR+0x2c4>)
 80052f8:	2287      	movs	r2, #135	; 0x87
 80052fa:	701a      	strb	r2, [r3, #0]

                        if (repeat_counter > 0)
 80052fc:	4b55      	ldr	r3, [pc, #340]	; (8005454 <irsnd_ISR+0x2e4>)
 80052fe:	781b      	ldrb	r3, [r3, #0]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d006      	beq.n	8005312 <irsnd_ISR+0x1a2>
                        {
                            startbit_pause_len      = NEC_REPEAT_START_BIT_PAUSE_LEN - 1;
 8005304:	4b4c      	ldr	r3, [pc, #304]	; (8005438 <irsnd_ISR+0x2c8>)
 8005306:	2221      	movs	r2, #33	; 0x21
 8005308:	701a      	strb	r2, [r3, #0]
                            complete_data_len       = 0;
 800530a:	4b43      	ldr	r3, [pc, #268]	; (8005418 <irsnd_ISR+0x2a8>)
 800530c:	2200      	movs	r2, #0
 800530e:	701a      	strb	r2, [r3, #0]
 8005310:	e005      	b.n	800531e <irsnd_ISR+0x1ae>
                        }
                        else
                        {
                            startbit_pause_len      = NEC_START_BIT_PAUSE_LEN - 1;
 8005312:	4b49      	ldr	r3, [pc, #292]	; (8005438 <irsnd_ISR+0x2c8>)
 8005314:	2243      	movs	r2, #67	; 0x43
 8005316:	701a      	strb	r2, [r3, #0]
                            complete_data_len       = NEC_COMPLETE_DATA_LEN;
 8005318:	4b3f      	ldr	r3, [pc, #252]	; (8005418 <irsnd_ISR+0x2a8>)
 800531a:	2220      	movs	r2, #32
 800531c:	701a      	strb	r2, [r3, #0]
                        }

                        pulse_1_len                 = NEC_PULSE_LEN;
 800531e:	4b47      	ldr	r3, [pc, #284]	; (800543c <irsnd_ISR+0x2cc>)
 8005320:	2208      	movs	r2, #8
 8005322:	701a      	strb	r2, [r3, #0]
                        pause_1_len                 = NEC_1_PAUSE_LEN - 1;
 8005324:	4b46      	ldr	r3, [pc, #280]	; (8005440 <irsnd_ISR+0x2d0>)
 8005326:	2218      	movs	r2, #24
 8005328:	701a      	strb	r2, [r3, #0]
                        pulse_0_len                 = NEC_PULSE_LEN;
 800532a:	4b46      	ldr	r3, [pc, #280]	; (8005444 <irsnd_ISR+0x2d4>)
 800532c:	2208      	movs	r2, #8
 800532e:	701a      	strb	r2, [r3, #0]
                        pause_0_len                 = NEC_0_PAUSE_LEN - 1;
 8005330:	4b45      	ldr	r3, [pc, #276]	; (8005448 <irsnd_ISR+0x2d8>)
 8005332:	2207      	movs	r2, #7
 8005334:	701a      	strb	r2, [r3, #0]
                        has_stop_bit                = NEC_STOP_BIT;
 8005336:	4b45      	ldr	r3, [pc, #276]	; (800544c <irsnd_ISR+0x2dc>)
 8005338:	2201      	movs	r2, #1
 800533a:	701a      	strb	r2, [r3, #0]
                        n_auto_repetitions          = 1;                                            // 1 frame
 800533c:	4b46      	ldr	r3, [pc, #280]	; (8005458 <irsnd_ISR+0x2e8>)
 800533e:	2201      	movs	r2, #1
 8005340:	701a      	strb	r2, [r3, #0]
                        auto_repetition_pause_len   = 0;
 8005342:	4b33      	ldr	r3, [pc, #204]	; (8005410 <irsnd_ISR+0x2a0>)
 8005344:	2200      	movs	r2, #0
 8005346:	801a      	strh	r2, [r3, #0]
                        repeat_frame_pause_len      = NEC_FRAME_REPEAT_PAUSE_LEN;
 8005348:	4b30      	ldr	r3, [pc, #192]	; (800540c <irsnd_ISR+0x29c>)
 800534a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800534e:	801a      	strh	r2, [r3, #0]
                        irsnd_set_freq (IRSND_FREQ_38_KHZ);
 8005350:	f249 4070 	movw	r0, #38000	; 0x9470
 8005354:	f7ff fc1c 	bl	8004b90 <irsnd_set_freq>
                        break;
 8005358:	e101      	b.n	800555e <irsnd_ISR+0x3ee>
                    }
#endif
#if IRSND_SUPPORT_SAMSUNG_PROTOCOL == 1
                    case IRMP_SAMSUNG_PROTOCOL:
                    {
                        startbit_pulse_len          = SAMSUNG_START_BIT_PULSE_LEN;
 800535a:	4b36      	ldr	r3, [pc, #216]	; (8005434 <irsnd_ISR+0x2c4>)
 800535c:	2244      	movs	r2, #68	; 0x44
 800535e:	701a      	strb	r2, [r3, #0]
                        startbit_pause_len          = SAMSUNG_START_BIT_PAUSE_LEN - 1;
 8005360:	4b35      	ldr	r3, [pc, #212]	; (8005438 <irsnd_ISR+0x2c8>)
 8005362:	2243      	movs	r2, #67	; 0x43
 8005364:	701a      	strb	r2, [r3, #0]
                        pulse_1_len                 = SAMSUNG_PULSE_LEN;
 8005366:	4b35      	ldr	r3, [pc, #212]	; (800543c <irsnd_ISR+0x2cc>)
 8005368:	2208      	movs	r2, #8
 800536a:	701a      	strb	r2, [r3, #0]
                        pause_1_len                 = SAMSUNG_1_PAUSE_LEN - 1;
 800536c:	4b34      	ldr	r3, [pc, #208]	; (8005440 <irsnd_ISR+0x2d0>)
 800536e:	2218      	movs	r2, #24
 8005370:	701a      	strb	r2, [r3, #0]
                        pulse_0_len                 = SAMSUNG_PULSE_LEN;
 8005372:	4b34      	ldr	r3, [pc, #208]	; (8005444 <irsnd_ISR+0x2d4>)
 8005374:	2208      	movs	r2, #8
 8005376:	701a      	strb	r2, [r3, #0]
                        pause_0_len                 = SAMSUNG_0_PAUSE_LEN - 1;
 8005378:	4b33      	ldr	r3, [pc, #204]	; (8005448 <irsnd_ISR+0x2d8>)
 800537a:	2207      	movs	r2, #7
 800537c:	701a      	strb	r2, [r3, #0]
                        has_stop_bit                = SAMSUNG_STOP_BIT;
 800537e:	4b33      	ldr	r3, [pc, #204]	; (800544c <irsnd_ISR+0x2dc>)
 8005380:	2201      	movs	r2, #1
 8005382:	701a      	strb	r2, [r3, #0]
                        complete_data_len           = SAMSUNG_COMPLETE_DATA_LEN;
 8005384:	4b24      	ldr	r3, [pc, #144]	; (8005418 <irsnd_ISR+0x2a8>)
 8005386:	2225      	movs	r2, #37	; 0x25
 8005388:	701a      	strb	r2, [r3, #0]
                        n_auto_repetitions          = 1;                                            // 1 frame
 800538a:	4b33      	ldr	r3, [pc, #204]	; (8005458 <irsnd_ISR+0x2e8>)
 800538c:	2201      	movs	r2, #1
 800538e:	701a      	strb	r2, [r3, #0]
                        auto_repetition_pause_len   = 0;
 8005390:	4b1f      	ldr	r3, [pc, #124]	; (8005410 <irsnd_ISR+0x2a0>)
 8005392:	2200      	movs	r2, #0
 8005394:	801a      	strh	r2, [r3, #0]
                        repeat_frame_pause_len      = SAMSUNG_FRAME_REPEAT_PAUSE_LEN;
 8005396:	4b1d      	ldr	r3, [pc, #116]	; (800540c <irsnd_ISR+0x29c>)
 8005398:	f240 1277 	movw	r2, #375	; 0x177
 800539c:	801a      	strh	r2, [r3, #0]
                        irsnd_set_freq (IRSND_FREQ_38_KHZ);
 800539e:	f249 4070 	movw	r0, #38000	; 0x9470
 80053a2:	f7ff fbf5 	bl	8004b90 <irsnd_set_freq>
                        break;
 80053a6:	e0da      	b.n	800555e <irsnd_ISR+0x3ee>
                    }

                    case IRMP_SAMSUNG32_PROTOCOL:
                    {
                        startbit_pulse_len          = SAMSUNG_START_BIT_PULSE_LEN;
 80053a8:	4b22      	ldr	r3, [pc, #136]	; (8005434 <irsnd_ISR+0x2c4>)
 80053aa:	2244      	movs	r2, #68	; 0x44
 80053ac:	701a      	strb	r2, [r3, #0]
                        startbit_pause_len          = SAMSUNG_START_BIT_PAUSE_LEN - 1;
 80053ae:	4b22      	ldr	r3, [pc, #136]	; (8005438 <irsnd_ISR+0x2c8>)
 80053b0:	2243      	movs	r2, #67	; 0x43
 80053b2:	701a      	strb	r2, [r3, #0]
                        pulse_1_len                 = SAMSUNG_PULSE_LEN;
 80053b4:	4b21      	ldr	r3, [pc, #132]	; (800543c <irsnd_ISR+0x2cc>)
 80053b6:	2208      	movs	r2, #8
 80053b8:	701a      	strb	r2, [r3, #0]
                        pause_1_len                 = SAMSUNG_1_PAUSE_LEN - 1;
 80053ba:	4b21      	ldr	r3, [pc, #132]	; (8005440 <irsnd_ISR+0x2d0>)
 80053bc:	2218      	movs	r2, #24
 80053be:	701a      	strb	r2, [r3, #0]
                        pulse_0_len                 = SAMSUNG_PULSE_LEN;
 80053c0:	4b20      	ldr	r3, [pc, #128]	; (8005444 <irsnd_ISR+0x2d4>)
 80053c2:	2208      	movs	r2, #8
 80053c4:	701a      	strb	r2, [r3, #0]
                        pause_0_len                 = SAMSUNG_0_PAUSE_LEN - 1;
 80053c6:	4b20      	ldr	r3, [pc, #128]	; (8005448 <irsnd_ISR+0x2d8>)
 80053c8:	2207      	movs	r2, #7
 80053ca:	701a      	strb	r2, [r3, #0]
                        has_stop_bit                = SAMSUNG_STOP_BIT;
 80053cc:	4b1f      	ldr	r3, [pc, #124]	; (800544c <irsnd_ISR+0x2dc>)
 80053ce:	2201      	movs	r2, #1
 80053d0:	701a      	strb	r2, [r3, #0]
                        complete_data_len           = SAMSUNG32_COMPLETE_DATA_LEN;
 80053d2:	4b11      	ldr	r3, [pc, #68]	; (8005418 <irsnd_ISR+0x2a8>)
 80053d4:	2220      	movs	r2, #32
 80053d6:	701a      	strb	r2, [r3, #0]
                        n_auto_repetitions          = SAMSUNG32_FRAMES;                             // 2 frames
 80053d8:	4b1f      	ldr	r3, [pc, #124]	; (8005458 <irsnd_ISR+0x2e8>)
 80053da:	2201      	movs	r2, #1
 80053dc:	701a      	strb	r2, [r3, #0]
                        auto_repetition_pause_len   = SAMSUNG32_AUTO_REPETITION_PAUSE_LEN;          // 47 ms pause
 80053de:	4b0c      	ldr	r3, [pc, #48]	; (8005410 <irsnd_ISR+0x2a0>)
 80053e0:	f240 22c1 	movw	r2, #705	; 0x2c1
 80053e4:	801a      	strh	r2, [r3, #0]
                        repeat_frame_pause_len      = SAMSUNG32_FRAME_REPEAT_PAUSE_LEN;
 80053e6:	4b09      	ldr	r3, [pc, #36]	; (800540c <irsnd_ISR+0x29c>)
 80053e8:	f240 22c1 	movw	r2, #705	; 0x2c1
 80053ec:	801a      	strh	r2, [r3, #0]
                        irsnd_set_freq (IRSND_FREQ_38_KHZ);
 80053ee:	f249 4070 	movw	r0, #38000	; 0x9470
 80053f2:	f7ff fbcd 	bl	8004b90 <irsnd_set_freq>
                        break;
 80053f6:	e0b2      	b.n	800555e <irsnd_ISR+0x3ee>
 80053f8:	200007d4 	.word	0x200007d4
 80053fc:	20000708 	.word	0x20000708
 8005400:	20000709 	.word	0x20000709
 8005404:	200007e8 	.word	0x200007e8
 8005408:	200007ea 	.word	0x200007ea
 800540c:	200007ec 	.word	0x200007ec
 8005410:	200007ee 	.word	0x200007ee
 8005414:	200007d5 	.word	0x200007d5
 8005418:	200007f0 	.word	0x200007f0
 800541c:	200007f2 	.word	0x200007f2
 8005420:	200007f4 	.word	0x200007f4
 8005424:	200007de 	.word	0x200007de
 8005428:	200007f5 	.word	0x200007f5
 800542c:	200007f6 	.word	0x200007f6
 8005430:	200007f7 	.word	0x200007f7
 8005434:	200007f8 	.word	0x200007f8
 8005438:	200007f9 	.word	0x200007f9
 800543c:	200007fa 	.word	0x200007fa
 8005440:	200007fb 	.word	0x200007fb
 8005444:	200007fc 	.word	0x200007fc
 8005448:	200007fd 	.word	0x200007fd
 800544c:	200007fe 	.word	0x200007fe
 8005450:	200007e0 	.word	0x200007e0
 8005454:	200007ff 	.word	0x200007ff
 8005458:	20000800 	.word	0x20000800
                    }
#endif
#if IRSND_SUPPORT_MATSUSHITA_PROTOCOL == 1
                    case IRMP_MATSUSHITA_PROTOCOL:
                    {
                        startbit_pulse_len          = MATSUSHITA_START_BIT_PULSE_LEN;
 800545c:	4baa      	ldr	r3, [pc, #680]	; (8005708 <irsnd_ISR+0x598>)
 800545e:	2234      	movs	r2, #52	; 0x34
 8005460:	701a      	strb	r2, [r3, #0]
                        startbit_pause_len          = MATSUSHITA_START_BIT_PAUSE_LEN - 1;
 8005462:	4baa      	ldr	r3, [pc, #680]	; (800570c <irsnd_ISR+0x59c>)
 8005464:	2233      	movs	r2, #51	; 0x33
 8005466:	701a      	strb	r2, [r3, #0]
                        pulse_1_len                 = MATSUSHITA_PULSE_LEN;
 8005468:	4ba9      	ldr	r3, [pc, #676]	; (8005710 <irsnd_ISR+0x5a0>)
 800546a:	220d      	movs	r2, #13
 800546c:	701a      	strb	r2, [r3, #0]
                        pause_1_len                 = MATSUSHITA_1_PAUSE_LEN - 1;
 800546e:	4ba9      	ldr	r3, [pc, #676]	; (8005714 <irsnd_ISR+0x5a4>)
 8005470:	2226      	movs	r2, #38	; 0x26
 8005472:	701a      	strb	r2, [r3, #0]
                        pulse_0_len                 = MATSUSHITA_PULSE_LEN;
 8005474:	4ba8      	ldr	r3, [pc, #672]	; (8005718 <irsnd_ISR+0x5a8>)
 8005476:	220d      	movs	r2, #13
 8005478:	701a      	strb	r2, [r3, #0]
                        pause_0_len                 = MATSUSHITA_0_PAUSE_LEN - 1;
 800547a:	4ba8      	ldr	r3, [pc, #672]	; (800571c <irsnd_ISR+0x5ac>)
 800547c:	220c      	movs	r2, #12
 800547e:	701a      	strb	r2, [r3, #0]
                        has_stop_bit                = MATSUSHITA_STOP_BIT;
 8005480:	4ba7      	ldr	r3, [pc, #668]	; (8005720 <irsnd_ISR+0x5b0>)
 8005482:	2201      	movs	r2, #1
 8005484:	701a      	strb	r2, [r3, #0]
                        complete_data_len           = MATSUSHITA_COMPLETE_DATA_LEN;
 8005486:	4ba7      	ldr	r3, [pc, #668]	; (8005724 <irsnd_ISR+0x5b4>)
 8005488:	2218      	movs	r2, #24
 800548a:	701a      	strb	r2, [r3, #0]
                        n_auto_repetitions          = 1;                                            // 1 frame
 800548c:	4ba6      	ldr	r3, [pc, #664]	; (8005728 <irsnd_ISR+0x5b8>)
 800548e:	2201      	movs	r2, #1
 8005490:	701a      	strb	r2, [r3, #0]
                        auto_repetition_pause_len   = 0;
 8005492:	4ba6      	ldr	r3, [pc, #664]	; (800572c <irsnd_ISR+0x5bc>)
 8005494:	2200      	movs	r2, #0
 8005496:	801a      	strh	r2, [r3, #0]
                        repeat_frame_pause_len      = MATSUSHITA_FRAME_REPEAT_PAUSE_LEN;
 8005498:	4ba5      	ldr	r3, [pc, #660]	; (8005730 <irsnd_ISR+0x5c0>)
 800549a:	f44f 7216 	mov.w	r2, #600	; 0x258
 800549e:	801a      	strh	r2, [r3, #0]
                        irsnd_set_freq (IRSND_FREQ_36_KHZ);
 80054a0:	f648 40a0 	movw	r0, #36000	; 0x8ca0
 80054a4:	f7ff fb74 	bl	8004b90 <irsnd_set_freq>
                        break;
 80054a8:	e059      	b.n	800555e <irsnd_ISR+0x3ee>
                    }
#endif
#if IRSND_SUPPORT_KASEIKYO_PROTOCOL == 1
                    case IRMP_KASEIKYO_PROTOCOL:
                    {
                        startbit_pulse_len          = KASEIKYO_START_BIT_PULSE_LEN;
 80054aa:	4b97      	ldr	r3, [pc, #604]	; (8005708 <irsnd_ISR+0x598>)
 80054ac:	2233      	movs	r2, #51	; 0x33
 80054ae:	701a      	strb	r2, [r3, #0]
                        startbit_pause_len          = KASEIKYO_START_BIT_PAUSE_LEN - 1;
 80054b0:	4b96      	ldr	r3, [pc, #600]	; (800570c <irsnd_ISR+0x59c>)
 80054b2:	2218      	movs	r2, #24
 80054b4:	701a      	strb	r2, [r3, #0]
                        pulse_1_len                 = KASEIKYO_PULSE_LEN;
 80054b6:	4b96      	ldr	r3, [pc, #600]	; (8005710 <irsnd_ISR+0x5a0>)
 80054b8:	2206      	movs	r2, #6
 80054ba:	701a      	strb	r2, [r3, #0]
                        pause_1_len                 = KASEIKYO_1_PAUSE_LEN - 1;
 80054bc:	4b95      	ldr	r3, [pc, #596]	; (8005714 <irsnd_ISR+0x5a4>)
 80054be:	2212      	movs	r2, #18
 80054c0:	701a      	strb	r2, [r3, #0]
                        pulse_0_len                 = KASEIKYO_PULSE_LEN;
 80054c2:	4b95      	ldr	r3, [pc, #596]	; (8005718 <irsnd_ISR+0x5a8>)
 80054c4:	2206      	movs	r2, #6
 80054c6:	701a      	strb	r2, [r3, #0]
                        pause_0_len                 = KASEIKYO_0_PAUSE_LEN - 1;
 80054c8:	4b94      	ldr	r3, [pc, #592]	; (800571c <irsnd_ISR+0x5ac>)
 80054ca:	2205      	movs	r2, #5
 80054cc:	701a      	strb	r2, [r3, #0]
                        has_stop_bit                = KASEIKYO_STOP_BIT;
 80054ce:	4b94      	ldr	r3, [pc, #592]	; (8005720 <irsnd_ISR+0x5b0>)
 80054d0:	2201      	movs	r2, #1
 80054d2:	701a      	strb	r2, [r3, #0]
                        complete_data_len           = KASEIKYO_COMPLETE_DATA_LEN;
 80054d4:	4b93      	ldr	r3, [pc, #588]	; (8005724 <irsnd_ISR+0x5b4>)
 80054d6:	2230      	movs	r2, #48	; 0x30
 80054d8:	701a      	strb	r2, [r3, #0]
                        n_auto_repetitions          = (repeat_counter == 0) ? KASEIKYO_FRAMES : 1;  // 2 frames auto repetition if first frame
 80054da:	4b96      	ldr	r3, [pc, #600]	; (8005734 <irsnd_ISR+0x5c4>)
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d101      	bne.n	80054e6 <irsnd_ISR+0x376>
 80054e2:	2202      	movs	r2, #2
 80054e4:	e000      	b.n	80054e8 <irsnd_ISR+0x378>
 80054e6:	2201      	movs	r2, #1
 80054e8:	4b8f      	ldr	r3, [pc, #572]	; (8005728 <irsnd_ISR+0x5b8>)
 80054ea:	701a      	strb	r2, [r3, #0]
                        auto_repetition_pause_len   = KASEIKYO_AUTO_REPETITION_PAUSE_LEN;           // 75 ms pause
 80054ec:	4b8f      	ldr	r3, [pc, #572]	; (800572c <irsnd_ISR+0x5bc>)
 80054ee:	f240 4256 	movw	r2, #1110	; 0x456
 80054f2:	801a      	strh	r2, [r3, #0]
                        repeat_frame_pause_len      = KASEIKYO_FRAME_REPEAT_PAUSE_LEN;
 80054f4:	4b8e      	ldr	r3, [pc, #568]	; (8005730 <irsnd_ISR+0x5c0>)
 80054f6:	f240 4256 	movw	r2, #1110	; 0x456
 80054fa:	801a      	strh	r2, [r3, #0]
                        irsnd_set_freq (IRSND_FREQ_38_KHZ);
 80054fc:	f249 4070 	movw	r0, #38000	; 0x9470
 8005500:	f7ff fb46 	bl	8004b90 <irsnd_set_freq>
                        break;
 8005504:	e02b      	b.n	800555e <irsnd_ISR+0x3ee>
                    }
#endif
#if IRSND_SUPPORT_DENON_PROTOCOL == 1
                    case IRMP_DENON_PROTOCOL:
                    {
                        startbit_pulse_len          = 0x00;
 8005506:	4b80      	ldr	r3, [pc, #512]	; (8005708 <irsnd_ISR+0x598>)
 8005508:	2200      	movs	r2, #0
 800550a:	701a      	strb	r2, [r3, #0]
                        startbit_pause_len          = 0x00;
 800550c:	4b7f      	ldr	r3, [pc, #508]	; (800570c <irsnd_ISR+0x59c>)
 800550e:	2200      	movs	r2, #0
 8005510:	701a      	strb	r2, [r3, #0]
                        pulse_1_len                 = DENON_PULSE_LEN;
 8005512:	4b7f      	ldr	r3, [pc, #508]	; (8005710 <irsnd_ISR+0x5a0>)
 8005514:	2205      	movs	r2, #5
 8005516:	701a      	strb	r2, [r3, #0]
                        pause_1_len                 = DENON_1_PAUSE_LEN - 1;
 8005518:	4b7e      	ldr	r3, [pc, #504]	; (8005714 <irsnd_ISR+0x5a4>)
 800551a:	221a      	movs	r2, #26
 800551c:	701a      	strb	r2, [r3, #0]
                        pulse_0_len                 = DENON_PULSE_LEN;
 800551e:	4b7e      	ldr	r3, [pc, #504]	; (8005718 <irsnd_ISR+0x5a8>)
 8005520:	2205      	movs	r2, #5
 8005522:	701a      	strb	r2, [r3, #0]
                        pause_0_len                 = DENON_0_PAUSE_LEN - 1;
 8005524:	4b7d      	ldr	r3, [pc, #500]	; (800571c <irsnd_ISR+0x5ac>)
 8005526:	220a      	movs	r2, #10
 8005528:	701a      	strb	r2, [r3, #0]
                        has_stop_bit                = DENON_STOP_BIT;
 800552a:	4b7d      	ldr	r3, [pc, #500]	; (8005720 <irsnd_ISR+0x5b0>)
 800552c:	2201      	movs	r2, #1
 800552e:	701a      	strb	r2, [r3, #0]
                        complete_data_len           = DENON_COMPLETE_DATA_LEN;
 8005530:	4b7c      	ldr	r3, [pc, #496]	; (8005724 <irsnd_ISR+0x5b4>)
 8005532:	220f      	movs	r2, #15
 8005534:	701a      	strb	r2, [r3, #0]
                        n_auto_repetitions          = DENON_FRAMES;                                 // 2 frames, 2nd with inverted command
 8005536:	4b7c      	ldr	r3, [pc, #496]	; (8005728 <irsnd_ISR+0x5b8>)
 8005538:	2202      	movs	r2, #2
 800553a:	701a      	strb	r2, [r3, #0]
                        auto_repetition_pause_len   = DENON_AUTO_REPETITION_PAUSE_LEN;              // 65 ms pause after 1st frame
 800553c:	4b7b      	ldr	r3, [pc, #492]	; (800572c <irsnd_ISR+0x5bc>)
 800553e:	f240 32cf 	movw	r2, #975	; 0x3cf
 8005542:	801a      	strh	r2, [r3, #0]
                        repeat_frame_pause_len      = DENON_FRAME_REPEAT_PAUSE_LEN;
 8005544:	4b7a      	ldr	r3, [pc, #488]	; (8005730 <irsnd_ISR+0x5c0>)
 8005546:	f240 729e 	movw	r2, #1950	; 0x79e
 800554a:	801a      	strh	r2, [r3, #0]
                        irsnd_set_freq (IRSND_FREQ_36_KHZ);                                         // in theory 32kHz, in practice 36kHz is better
 800554c:	f648 40a0 	movw	r0, #36000	; 0x8ca0
 8005550:	f7ff fb1e 	bl	8004b90 <irsnd_set_freq>
                        break;
 8005554:	e003      	b.n	800555e <irsnd_ISR+0x3ee>
                        break;
                    }
#endif
                    default:
                    {
                        irsnd_busy = FALSE;
 8005556:	4b78      	ldr	r3, [pc, #480]	; (8005738 <irsnd_ISR+0x5c8>)
 8005558:	2200      	movs	r2, #0
 800555a:	701a      	strb	r2, [r3, #0]
                        break;
 800555c:	bf00      	nop
                    }
                }
            }
        }

        if (irsnd_busy)
 800555e:	4b76      	ldr	r3, [pc, #472]	; (8005738 <irsnd_ISR+0x5c8>)
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	b2db      	uxtb	r3, r3
 8005564:	2b00      	cmp	r3, #0
 8005566:	f000 8167 	beq.w	8005838 <irsnd_ISR+0x6c8>
        {
            new_frame = FALSE;
 800556a:	4b74      	ldr	r3, [pc, #464]	; (800573c <irsnd_ISR+0x5cc>)
 800556c:	2200      	movs	r2, #0
 800556e:	701a      	strb	r2, [r3, #0]

            switch (irsnd_protocol)
 8005570:	4b73      	ldr	r3, [pc, #460]	; (8005740 <irsnd_ISR+0x5d0>)
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	b2db      	uxtb	r3, r3
 8005576:	3b01      	subs	r3, #1
 8005578:	2b09      	cmp	r3, #9
 800557a:	f200 8159 	bhi.w	8005830 <irsnd_ISR+0x6c0>
 800557e:	a201      	add	r2, pc, #4	; (adr r2, 8005584 <irsnd_ISR+0x414>)
 8005580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005584:	080055ad 	.word	0x080055ad
 8005588:	080055ad 	.word	0x080055ad
 800558c:	080055ad 	.word	0x080055ad
 8005590:	080055ad 	.word	0x080055ad
 8005594:	080055ad 	.word	0x080055ad
 8005598:	08005831 	.word	0x08005831
 800559c:	08005831 	.word	0x08005831
 80055a0:	080055ad 	.word	0x080055ad
 80055a4:	08005831 	.word	0x08005831
 80055a8:	080055ad 	.word	0x080055ad
    IRSND_SUPPORT_KASEIKYO_PROTOCOL == 1 || IRSND_SUPPORT_RECS80_PROTOCOL == 1 || IRSND_SUPPORT_RECS80EXT_PROTOCOL == 1 || IRSND_SUPPORT_DENON_PROTOCOL == 1 || \
    IRSND_SUPPORT_NUBERT_PROTOCOL == 1 || IRSND_SUPPORT_BANG_OLUFSEN_PROTOCOL == 1 || IRSND_SUPPORT_FDC_PROTOCOL == 1 || IRSND_SUPPORT_RCCAR_PROTOCOL == 1 ||   \
    IRSND_SUPPORT_JVC_PROTOCOL == 1 || IRSND_SUPPORT_NIKON_PROTOCOL == 1 || IRSND_SUPPORT_LEGO_PROTOCOL == 1 || IRSND_SUPPORT_THOMSON_PROTOCOL == 1 
                {
#if IRSND_SUPPORT_DENON_PROTOCOL == 1
                    if (irsnd_protocol == IRMP_DENON_PROTOCOL)
 80055ac:	4b64      	ldr	r3, [pc, #400]	; (8005740 <irsnd_ISR+0x5d0>)
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b08      	cmp	r3, #8
 80055b4:	d113      	bne.n	80055de <irsnd_ISR+0x46e>
                    {
                        if (auto_repetition_pause_len > 0)                                          // 2nd frame distance counts from beginning of 1st frame!
 80055b6:	4b5d      	ldr	r3, [pc, #372]	; (800572c <irsnd_ISR+0x5bc>)
 80055b8:	881b      	ldrh	r3, [r3, #0]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d005      	beq.n	80055ca <irsnd_ISR+0x45a>
                        {
                            auto_repetition_pause_len--;
 80055be:	4b5b      	ldr	r3, [pc, #364]	; (800572c <irsnd_ISR+0x5bc>)
 80055c0:	881b      	ldrh	r3, [r3, #0]
 80055c2:	3b01      	subs	r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	4b59      	ldr	r3, [pc, #356]	; (800572c <irsnd_ISR+0x5bc>)
 80055c8:	801a      	strh	r2, [r3, #0]
                        }

                        if (repeat_frame_pause_len > 0)                                             // frame repeat distance counts from beginning of 1st frame!
 80055ca:	4b59      	ldr	r3, [pc, #356]	; (8005730 <irsnd_ISR+0x5c0>)
 80055cc:	881b      	ldrh	r3, [r3, #0]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d005      	beq.n	80055de <irsnd_ISR+0x46e>
                        {
                            repeat_frame_pause_len--;
 80055d2:	4b57      	ldr	r3, [pc, #348]	; (8005730 <irsnd_ISR+0x5c0>)
 80055d4:	881b      	ldrh	r3, [r3, #0]
 80055d6:	3b01      	subs	r3, #1
 80055d8:	b29a      	uxth	r2, r3
 80055da:	4b55      	ldr	r3, [pc, #340]	; (8005730 <irsnd_ISR+0x5c0>)
 80055dc:	801a      	strh	r2, [r3, #0]
                        }
                    }
#endif

                    if (pulse_counter == 0)
 80055de:	4b59      	ldr	r3, [pc, #356]	; (8005744 <irsnd_ISR+0x5d4>)
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f040 80ce 	bne.w	8005784 <irsnd_ISR+0x614>
                    {
                        if (current_bit == 0xFF)                                                    // send start bit
 80055e8:	4b57      	ldr	r3, [pc, #348]	; (8005748 <irsnd_ISR+0x5d8>)
 80055ea:	781b      	ldrb	r3, [r3, #0]
 80055ec:	2bff      	cmp	r3, #255	; 0xff
 80055ee:	d108      	bne.n	8005602 <irsnd_ISR+0x492>
                        {
                            pulse_len = startbit_pulse_len;
 80055f0:	4b45      	ldr	r3, [pc, #276]	; (8005708 <irsnd_ISR+0x598>)
 80055f2:	781a      	ldrb	r2, [r3, #0]
 80055f4:	4b55      	ldr	r3, [pc, #340]	; (800574c <irsnd_ISR+0x5dc>)
 80055f6:	701a      	strb	r2, [r3, #0]
                            pause_len = startbit_pause_len;
 80055f8:	4b44      	ldr	r3, [pc, #272]	; (800570c <irsnd_ISR+0x59c>)
 80055fa:	781a      	ldrb	r2, [r3, #0]
 80055fc:	4b54      	ldr	r3, [pc, #336]	; (8005750 <irsnd_ISR+0x5e0>)
 80055fe:	701a      	strb	r2, [r3, #0]
 8005600:	e0c0      	b.n	8005784 <irsnd_ISR+0x614>
                        }
                        else if (current_bit < complete_data_len)                                   // send n'th bit
 8005602:	4b51      	ldr	r3, [pc, #324]	; (8005748 <irsnd_ISR+0x5d8>)
 8005604:	781a      	ldrb	r2, [r3, #0]
 8005606:	4b47      	ldr	r3, [pc, #284]	; (8005724 <irsnd_ISR+0x5b4>)
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	429a      	cmp	r2, r3
 800560c:	f080 80a4 	bcs.w	8005758 <irsnd_ISR+0x5e8>
                        {
#if IRSND_SUPPORT_SAMSUNG_PROTOCOL == 1
                            if (irsnd_protocol == IRMP_SAMSUNG_PROTOCOL)
 8005610:	4b4b      	ldr	r3, [pc, #300]	; (8005740 <irsnd_ISR+0x5d0>)
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b03      	cmp	r3, #3
 8005618:	d14f      	bne.n	80056ba <irsnd_ISR+0x54a>
                            {
                                if (current_bit < SAMSUNG_ADDRESS_LEN)                              // send address bits
 800561a:	4b4b      	ldr	r3, [pc, #300]	; (8005748 <irsnd_ISR+0x5d8>)
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	2b0f      	cmp	r3, #15
 8005620:	d81c      	bhi.n	800565c <irsnd_ISR+0x4ec>
                                {
                                    pulse_len = SAMSUNG_PULSE_LEN;
 8005622:	4b4a      	ldr	r3, [pc, #296]	; (800574c <irsnd_ISR+0x5dc>)
 8005624:	2208      	movs	r2, #8
 8005626:	701a      	strb	r2, [r3, #0]
                                    pause_len = (irsnd_buffer[current_bit / 8] & (1<<(7-(current_bit % 8)))) ?
 8005628:	4b47      	ldr	r3, [pc, #284]	; (8005748 <irsnd_ISR+0x5d8>)
 800562a:	781b      	ldrb	r3, [r3, #0]
 800562c:	08db      	lsrs	r3, r3, #3
 800562e:	b2db      	uxtb	r3, r3
 8005630:	461a      	mov	r2, r3
 8005632:	4b48      	ldr	r3, [pc, #288]	; (8005754 <irsnd_ISR+0x5e4>)
 8005634:	5c9b      	ldrb	r3, [r3, r2]
 8005636:	b2db      	uxtb	r3, r3
 8005638:	461a      	mov	r2, r3
 800563a:	4b43      	ldr	r3, [pc, #268]	; (8005748 <irsnd_ISR+0x5d8>)
 800563c:	781b      	ldrb	r3, [r3, #0]
 800563e:	43db      	mvns	r3, r3
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	fa42 f303 	asr.w	r3, r2, r3
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b00      	cmp	r3, #0
 800564e:	d001      	beq.n	8005654 <irsnd_ISR+0x4e4>
 8005650:	2218      	movs	r2, #24
 8005652:	e000      	b.n	8005656 <irsnd_ISR+0x4e6>
 8005654:	2207      	movs	r2, #7
 8005656:	4b3e      	ldr	r3, [pc, #248]	; (8005750 <irsnd_ISR+0x5e0>)
 8005658:	701a      	strb	r2, [r3, #0]
 800565a:	e093      	b.n	8005784 <irsnd_ISR+0x614>
                                                    (SAMSUNG_1_PAUSE_LEN - 1) : (SAMSUNG_0_PAUSE_LEN - 1);
                                }
                                else if (current_bit == SAMSUNG_ADDRESS_LEN)                        // send SYNC bit (16th bit)
 800565c:	4b3a      	ldr	r3, [pc, #232]	; (8005748 <irsnd_ISR+0x5d8>)
 800565e:	781b      	ldrb	r3, [r3, #0]
 8005660:	2b10      	cmp	r3, #16
 8005662:	d106      	bne.n	8005672 <irsnd_ISR+0x502>
                                {
                                    pulse_len = SAMSUNG_PULSE_LEN;
 8005664:	4b39      	ldr	r3, [pc, #228]	; (800574c <irsnd_ISR+0x5dc>)
 8005666:	2208      	movs	r2, #8
 8005668:	701a      	strb	r2, [r3, #0]
                                    pause_len = SAMSUNG_START_BIT_PAUSE_LEN - 1;
 800566a:	4b39      	ldr	r3, [pc, #228]	; (8005750 <irsnd_ISR+0x5e0>)
 800566c:	2243      	movs	r2, #67	; 0x43
 800566e:	701a      	strb	r2, [r3, #0]
 8005670:	e088      	b.n	8005784 <irsnd_ISR+0x614>
                                }
                                else if (current_bit < SAMSUNG_COMPLETE_DATA_LEN)                   // send n'th bit
 8005672:	4b35      	ldr	r3, [pc, #212]	; (8005748 <irsnd_ISR+0x5d8>)
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	2b24      	cmp	r3, #36	; 0x24
 8005678:	f200 8084 	bhi.w	8005784 <irsnd_ISR+0x614>
                                {
                                    uint8_t cur_bit = current_bit - 1;                              // sync skipped, offset = -1 !
 800567c:	4b32      	ldr	r3, [pc, #200]	; (8005748 <irsnd_ISR+0x5d8>)
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	3b01      	subs	r3, #1
 8005682:	71fb      	strb	r3, [r7, #7]

                                    pulse_len = SAMSUNG_PULSE_LEN;
 8005684:	4b31      	ldr	r3, [pc, #196]	; (800574c <irsnd_ISR+0x5dc>)
 8005686:	2208      	movs	r2, #8
 8005688:	701a      	strb	r2, [r3, #0]
                                    pause_len = (irsnd_buffer[cur_bit / 8] & (1<<(7-(cur_bit % 8)))) ?
 800568a:	79fb      	ldrb	r3, [r7, #7]
 800568c:	08db      	lsrs	r3, r3, #3
 800568e:	b2db      	uxtb	r3, r3
 8005690:	461a      	mov	r2, r3
 8005692:	4b30      	ldr	r3, [pc, #192]	; (8005754 <irsnd_ISR+0x5e4>)
 8005694:	5c9b      	ldrb	r3, [r3, r2]
 8005696:	b2db      	uxtb	r3, r3
 8005698:	461a      	mov	r2, r3
 800569a:	79fb      	ldrb	r3, [r7, #7]
 800569c:	43db      	mvns	r3, r3
 800569e:	f003 0307 	and.w	r3, r3, #7
 80056a2:	fa42 f303 	asr.w	r3, r2, r3
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <irsnd_ISR+0x542>
 80056ae:	2218      	movs	r2, #24
 80056b0:	e000      	b.n	80056b4 <irsnd_ISR+0x544>
 80056b2:	2207      	movs	r2, #7
 80056b4:	4b26      	ldr	r3, [pc, #152]	; (8005750 <irsnd_ISR+0x5e0>)
 80056b6:	701a      	strb	r2, [r3, #0]
 80056b8:	e064      	b.n	8005784 <irsnd_ISR+0x614>
                                    }
                                }
                            }
                            else
#endif
                            if (irsnd_buffer[current_bit / 8] & (1<<(7-(current_bit % 8))))
 80056ba:	4b23      	ldr	r3, [pc, #140]	; (8005748 <irsnd_ISR+0x5d8>)
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	08db      	lsrs	r3, r3, #3
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	461a      	mov	r2, r3
 80056c4:	4b23      	ldr	r3, [pc, #140]	; (8005754 <irsnd_ISR+0x5e4>)
 80056c6:	5c9b      	ldrb	r3, [r3, r2]
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	461a      	mov	r2, r3
 80056cc:	4b1e      	ldr	r3, [pc, #120]	; (8005748 <irsnd_ISR+0x5d8>)
 80056ce:	781b      	ldrb	r3, [r3, #0]
 80056d0:	43db      	mvns	r3, r3
 80056d2:	f003 0307 	and.w	r3, r3, #7
 80056d6:	fa42 f303 	asr.w	r3, r2, r3
 80056da:	f003 0301 	and.w	r3, r3, #1
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d008      	beq.n	80056f4 <irsnd_ISR+0x584>
                            {
                                pulse_len = pulse_1_len;
 80056e2:	4b0b      	ldr	r3, [pc, #44]	; (8005710 <irsnd_ISR+0x5a0>)
 80056e4:	781a      	ldrb	r2, [r3, #0]
 80056e6:	4b19      	ldr	r3, [pc, #100]	; (800574c <irsnd_ISR+0x5dc>)
 80056e8:	701a      	strb	r2, [r3, #0]
                                pause_len = pause_1_len;
 80056ea:	4b0a      	ldr	r3, [pc, #40]	; (8005714 <irsnd_ISR+0x5a4>)
 80056ec:	781a      	ldrb	r2, [r3, #0]
 80056ee:	4b18      	ldr	r3, [pc, #96]	; (8005750 <irsnd_ISR+0x5e0>)
 80056f0:	701a      	strb	r2, [r3, #0]
 80056f2:	e047      	b.n	8005784 <irsnd_ISR+0x614>
                            }
                            else
                            {
                                pulse_len = pulse_0_len;
 80056f4:	4b08      	ldr	r3, [pc, #32]	; (8005718 <irsnd_ISR+0x5a8>)
 80056f6:	781a      	ldrb	r2, [r3, #0]
 80056f8:	4b14      	ldr	r3, [pc, #80]	; (800574c <irsnd_ISR+0x5dc>)
 80056fa:	701a      	strb	r2, [r3, #0]
                                pause_len = pause_0_len;
 80056fc:	4b07      	ldr	r3, [pc, #28]	; (800571c <irsnd_ISR+0x5ac>)
 80056fe:	781a      	ldrb	r2, [r3, #0]
 8005700:	4b13      	ldr	r3, [pc, #76]	; (8005750 <irsnd_ISR+0x5e0>)
 8005702:	701a      	strb	r2, [r3, #0]
 8005704:	e03e      	b.n	8005784 <irsnd_ISR+0x614>
 8005706:	bf00      	nop
 8005708:	200007f8 	.word	0x200007f8
 800570c:	200007f9 	.word	0x200007f9
 8005710:	200007fa 	.word	0x200007fa
 8005714:	200007fb 	.word	0x200007fb
 8005718:	200007fc 	.word	0x200007fc
 800571c:	200007fd 	.word	0x200007fd
 8005720:	200007fe 	.word	0x200007fe
 8005724:	200007f0 	.word	0x200007f0
 8005728:	20000800 	.word	0x20000800
 800572c:	200007ee 	.word	0x200007ee
 8005730:	200007ec 	.word	0x200007ec
 8005734:	200007ff 	.word	0x200007ff
 8005738:	200007d4 	.word	0x200007d4
 800573c:	20000709 	.word	0x20000709
 8005740:	200007d5 	.word	0x200007d5
 8005744:	200007f6 	.word	0x200007f6
 8005748:	20000708 	.word	0x20000708
 800574c:	2000070a 	.word	0x2000070a
 8005750:	2000070b 	.word	0x2000070b
 8005754:	200007d8 	.word	0x200007d8
                            }
                        }
                        else if (has_stop_bit)                                                                      // send stop bit
 8005758:	4b4b      	ldr	r3, [pc, #300]	; (8005888 <irsnd_ISR+0x718>)
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d011      	beq.n	8005784 <irsnd_ISR+0x614>
                        {
                            pulse_len = pulse_0_len;
 8005760:	4b4a      	ldr	r3, [pc, #296]	; (800588c <irsnd_ISR+0x71c>)
 8005762:	781a      	ldrb	r2, [r3, #0]
 8005764:	4b4a      	ldr	r3, [pc, #296]	; (8005890 <irsnd_ISR+0x720>)
 8005766:	701a      	strb	r2, [r3, #0]

                            if (auto_repetition_counter < n_auto_repetitions)
 8005768:	4b4a      	ldr	r3, [pc, #296]	; (8005894 <irsnd_ISR+0x724>)
 800576a:	781a      	ldrb	r2, [r3, #0]
 800576c:	4b4a      	ldr	r3, [pc, #296]	; (8005898 <irsnd_ISR+0x728>)
 800576e:	781b      	ldrb	r3, [r3, #0]
 8005770:	429a      	cmp	r2, r3
 8005772:	d204      	bcs.n	800577e <irsnd_ISR+0x60e>
                            {
                                pause_len = pause_0_len;
 8005774:	4b49      	ldr	r3, [pc, #292]	; (800589c <irsnd_ISR+0x72c>)
 8005776:	781a      	ldrb	r2, [r3, #0]
 8005778:	4b49      	ldr	r3, [pc, #292]	; (80058a0 <irsnd_ISR+0x730>)
 800577a:	701a      	strb	r2, [r3, #0]
 800577c:	e002      	b.n	8005784 <irsnd_ISR+0x614>
                            }
                            else
                            {
                                pause_len = 255;                                        // last frame: pause of 255
 800577e:	4b48      	ldr	r3, [pc, #288]	; (80058a0 <irsnd_ISR+0x730>)
 8005780:	22ff      	movs	r2, #255	; 0xff
 8005782:	701a      	strb	r2, [r3, #0]
                            }
                        }
                    }

                    if (pulse_counter < pulse_len)
 8005784:	4b47      	ldr	r3, [pc, #284]	; (80058a4 <irsnd_ISR+0x734>)
 8005786:	781a      	ldrb	r2, [r3, #0]
 8005788:	4b41      	ldr	r3, [pc, #260]	; (8005890 <irsnd_ISR+0x720>)
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	429a      	cmp	r2, r3
 800578e:	d20c      	bcs.n	80057aa <irsnd_ISR+0x63a>
                    {
                        if (pulse_counter == 0)
 8005790:	4b44      	ldr	r3, [pc, #272]	; (80058a4 <irsnd_ISR+0x734>)
 8005792:	781b      	ldrb	r3, [r3, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d101      	bne.n	800579c <irsnd_ISR+0x62c>
                        {
                            irsnd_on ();
 8005798:	f7ff f9ba 	bl	8004b10 <irsnd_on>
                        }
                        pulse_counter++;
 800579c:	4b41      	ldr	r3, [pc, #260]	; (80058a4 <irsnd_ISR+0x734>)
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	3301      	adds	r3, #1
 80057a2:	b2da      	uxtb	r2, r3
 80057a4:	4b3f      	ldr	r3, [pc, #252]	; (80058a4 <irsnd_ISR+0x734>)
 80057a6:	701a      	strb	r2, [r3, #0]
                        }

                        pulse_counter = 0;
                        pause_counter = 0;
                    }
                    break;
 80057a8:	e046      	b.n	8005838 <irsnd_ISR+0x6c8>
                        {
                            irsnd_on ();
                        }
                        pulse_counter++;
                    }
                    else if (pause_counter < pause_len)
 80057aa:	4b3f      	ldr	r3, [pc, #252]	; (80058a8 <irsnd_ISR+0x738>)
 80057ac:	781a      	ldrb	r2, [r3, #0]
 80057ae:	4b3c      	ldr	r3, [pc, #240]	; (80058a0 <irsnd_ISR+0x730>)
 80057b0:	781b      	ldrb	r3, [r3, #0]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d20c      	bcs.n	80057d0 <irsnd_ISR+0x660>
                    {
                        if (pause_counter == 0)
 80057b6:	4b3c      	ldr	r3, [pc, #240]	; (80058a8 <irsnd_ISR+0x738>)
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d101      	bne.n	80057c2 <irsnd_ISR+0x652>
                        {
                            irsnd_off ();
 80057be:	f7ff f9c5 	bl	8004b4c <irsnd_off>
                        }
                        pause_counter++;
 80057c2:	4b39      	ldr	r3, [pc, #228]	; (80058a8 <irsnd_ISR+0x738>)
 80057c4:	781b      	ldrb	r3, [r3, #0]
 80057c6:	3301      	adds	r3, #1
 80057c8:	b2da      	uxtb	r2, r3
 80057ca:	4b37      	ldr	r3, [pc, #220]	; (80058a8 <irsnd_ISR+0x738>)
 80057cc:	701a      	strb	r2, [r3, #0]
                        }

                        pulse_counter = 0;
                        pause_counter = 0;
                    }
                    break;
 80057ce:	e033      	b.n	8005838 <irsnd_ISR+0x6c8>
                        }
                        pause_counter++;
                    }
                    else
                    {
                        current_bit++;
 80057d0:	4b36      	ldr	r3, [pc, #216]	; (80058ac <irsnd_ISR+0x73c>)
 80057d2:	781b      	ldrb	r3, [r3, #0]
 80057d4:	3301      	adds	r3, #1
 80057d6:	b2da      	uxtb	r2, r3
 80057d8:	4b34      	ldr	r3, [pc, #208]	; (80058ac <irsnd_ISR+0x73c>)
 80057da:	701a      	strb	r2, [r3, #0]

                        if (current_bit >= complete_data_len + has_stop_bit)
 80057dc:	4b33      	ldr	r3, [pc, #204]	; (80058ac <irsnd_ISR+0x73c>)
 80057de:	781b      	ldrb	r3, [r3, #0]
 80057e0:	461a      	mov	r2, r3
 80057e2:	4b33      	ldr	r3, [pc, #204]	; (80058b0 <irsnd_ISR+0x740>)
 80057e4:	781b      	ldrb	r3, [r3, #0]
 80057e6:	4619      	mov	r1, r3
 80057e8:	4b27      	ldr	r3, [pc, #156]	; (8005888 <irsnd_ISR+0x718>)
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	440b      	add	r3, r1
 80057ee:	429a      	cmp	r2, r3
 80057f0:	db17      	blt.n	8005822 <irsnd_ISR+0x6b2>
                        {
                            current_bit = 0xFF;
 80057f2:	4b2e      	ldr	r3, [pc, #184]	; (80058ac <irsnd_ISR+0x73c>)
 80057f4:	22ff      	movs	r2, #255	; 0xff
 80057f6:	701a      	strb	r2, [r3, #0]
                            auto_repetition_counter++;
 80057f8:	4b26      	ldr	r3, [pc, #152]	; (8005894 <irsnd_ISR+0x724>)
 80057fa:	781b      	ldrb	r3, [r3, #0]
 80057fc:	3301      	adds	r3, #1
 80057fe:	b2da      	uxtb	r2, r3
 8005800:	4b24      	ldr	r3, [pc, #144]	; (8005894 <irsnd_ISR+0x724>)
 8005802:	701a      	strb	r2, [r3, #0]

                            if (auto_repetition_counter == n_auto_repetitions)
 8005804:	4b23      	ldr	r3, [pc, #140]	; (8005894 <irsnd_ISR+0x724>)
 8005806:	781a      	ldrb	r2, [r3, #0]
 8005808:	4b23      	ldr	r3, [pc, #140]	; (8005898 <irsnd_ISR+0x728>)
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	429a      	cmp	r2, r3
 800580e:	d105      	bne.n	800581c <irsnd_ISR+0x6ac>
                            {
                                irsnd_busy = FALSE;
 8005810:	4b28      	ldr	r3, [pc, #160]	; (80058b4 <irsnd_ISR+0x744>)
 8005812:	2200      	movs	r2, #0
 8005814:	701a      	strb	r2, [r3, #0]
                                auto_repetition_counter = 0;
 8005816:	4b1f      	ldr	r3, [pc, #124]	; (8005894 <irsnd_ISR+0x724>)
 8005818:	2200      	movs	r2, #0
 800581a:	701a      	strb	r2, [r3, #0]
                            }
                            new_frame = TRUE;
 800581c:	4b26      	ldr	r3, [pc, #152]	; (80058b8 <irsnd_ISR+0x748>)
 800581e:	2201      	movs	r2, #1
 8005820:	701a      	strb	r2, [r3, #0]
                        }

                        pulse_counter = 0;
 8005822:	4b20      	ldr	r3, [pc, #128]	; (80058a4 <irsnd_ISR+0x734>)
 8005824:	2200      	movs	r2, #0
 8005826:	701a      	strb	r2, [r3, #0]
                        pause_counter = 0;
 8005828:	4b1f      	ldr	r3, [pc, #124]	; (80058a8 <irsnd_ISR+0x738>)
 800582a:	2200      	movs	r2, #0
 800582c:	701a      	strb	r2, [r3, #0]
                    }
                    break;
 800582e:	e003      	b.n	8005838 <irsnd_ISR+0x6c8>
#endif // IRSND_SUPPORT_RC5_PROTOCOL == 1 || IRSND_SUPPORT_RC6_PROTOCOL == 1 || || IRSND_SUPPORT_RC6A_PROTOCOL == 1 || IRSND_SUPPORT_SIEMENS_PROTOCOL == 1 ||
       // IRSND_SUPPORT_GRUNDIG_PROTOCOL == 1 || IRSND_SUPPORT_IR60_PROTOCOL == 1 || IRSND_SUPPORT_NOKIA_PROTOCOL == 1

                default:
                {
                    irsnd_busy = FALSE;
 8005830:	4b20      	ldr	r3, [pc, #128]	; (80058b4 <irsnd_ISR+0x744>)
 8005832:	2200      	movs	r2, #0
 8005834:	701a      	strb	r2, [r3, #0]
                    break;
 8005836:	bf00      	nop
                }
            }
        }

        if (! irsnd_busy)
 8005838:	4b1e      	ldr	r3, [pc, #120]	; (80058b4 <irsnd_ISR+0x744>)
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d11b      	bne.n	800587a <irsnd_ISR+0x70a>
        {
            if (repeat_counter < n_repeat_frames)
 8005842:	4b1e      	ldr	r3, [pc, #120]	; (80058bc <irsnd_ISR+0x74c>)
 8005844:	781a      	ldrb	r2, [r3, #0]
 8005846:	4b1e      	ldr	r3, [pc, #120]	; (80058c0 <irsnd_ISR+0x750>)
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	429a      	cmp	r2, r3
 800584c:	d209      	bcs.n	8005862 <irsnd_ISR+0x6f2>
                if (irsnd_protocol == IRMP_FDC_PROTOCOL)
                {
                    irsnd_buffer[2] |= 0x0F;
                }
#endif
                repeat_counter++;
 800584e:	4b1b      	ldr	r3, [pc, #108]	; (80058bc <irsnd_ISR+0x74c>)
 8005850:	781b      	ldrb	r3, [r3, #0]
 8005852:	3301      	adds	r3, #1
 8005854:	b2da      	uxtb	r2, r3
 8005856:	4b19      	ldr	r3, [pc, #100]	; (80058bc <irsnd_ISR+0x74c>)
 8005858:	701a      	strb	r2, [r3, #0]
                irsnd_busy = TRUE;
 800585a:	4b16      	ldr	r3, [pc, #88]	; (80058b4 <irsnd_ISR+0x744>)
 800585c:	2201      	movs	r2, #1
 800585e:	701a      	strb	r2, [r3, #0]
 8005860:	e00b      	b.n	800587a <irsnd_ISR+0x70a>
            }
            else
            {
                irsnd_busy = TRUE; //Rainer
 8005862:	4b14      	ldr	r3, [pc, #80]	; (80058b4 <irsnd_ISR+0x744>)
 8005864:	2201      	movs	r2, #1
 8005866:	701a      	strb	r2, [r3, #0]
                send_trailer = TRUE;
 8005868:	4b16      	ldr	r3, [pc, #88]	; (80058c4 <irsnd_ISR+0x754>)
 800586a:	2201      	movs	r2, #1
 800586c:	701a      	strb	r2, [r3, #0]
                n_repeat_frames = 0;
 800586e:	4b14      	ldr	r3, [pc, #80]	; (80058c0 <irsnd_ISR+0x750>)
 8005870:	2200      	movs	r2, #0
 8005872:	701a      	strb	r2, [r3, #0]
                repeat_counter = 0;
 8005874:	4b11      	ldr	r3, [pc, #68]	; (80058bc <irsnd_ISR+0x74c>)
 8005876:	2200      	movs	r2, #0
 8005878:	701a      	strb	r2, [r3, #0]
    {
        putchar ('1');
    }
#endif

    return irsnd_busy;
 800587a:	4b0e      	ldr	r3, [pc, #56]	; (80058b4 <irsnd_ISR+0x744>)
 800587c:	781b      	ldrb	r3, [r3, #0]
 800587e:	b2db      	uxtb	r3, r3
}
 8005880:	4618      	mov	r0, r3
 8005882:	3708      	adds	r7, #8
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	200007fe 	.word	0x200007fe
 800588c:	200007fc 	.word	0x200007fc
 8005890:	2000070a 	.word	0x2000070a
 8005894:	200007e8 	.word	0x200007e8
 8005898:	20000800 	.word	0x20000800
 800589c:	200007fd 	.word	0x200007fd
 80058a0:	2000070b 	.word	0x2000070b
 80058a4:	200007f6 	.word	0x200007f6
 80058a8:	200007f7 	.word	0x200007f7
 80058ac:	20000708 	.word	0x20000708
 80058b0:	200007f0 	.word	0x200007f0
 80058b4:	200007d4 	.word	0x200007d4
 80058b8:	20000709 	.word	0x20000709
 80058bc:	200007ff 	.word	0x200007ff
 80058c0:	200007f5 	.word	0x200007f5
 80058c4:	200007f4 	.word	0x200007f4

080058c8 <UB_IRSND_Init>:

//--------------------------------------------------------------
// init vom IRSND-Modul
//--------------------------------------------------------------
void UB_IRSND_Init(void)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	af00      	add	r7, sp, #0
  // Init vom Timer
  P_IRSND_InitTIM();
 80058cc:	f000 f812 	bl	80058f4 <P_IRSND_InitTIM>
  // Init vom Interrupt
  P_IRSND_InitNVIC();
 80058d0:	f000 f836 	bl	8005940 <P_IRSND_InitNVIC>
  // init vom IRSND
  irsnd_init();
 80058d4:	f7ff f990 	bl	8004bf8 <irsnd_init>
}
 80058d8:	bf00      	nop
 80058da:	bd80      	pop	{r7, pc}

080058dc <UB_IRSND_Write>:
//   .command = Commando-Nr           [0...65535]
//   .flags   = Flag-Bits             [0...255]
//                Bit0 = Tastenwiederholung
//--------------------------------------------------------------
void UB_IRSND_Write(IRMP_DATA * irmp_data_p)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  // sende Daten und warte bis senden fertig
  irsnd_send_data(irmp_data_p, TRUE);
 80058e4:	2101      	movs	r1, #1
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7ff fa02 	bl	8004cf0 <irsnd_send_data>
}
 80058ec:	bf00      	nop
 80058ee:	3708      	adds	r7, #8
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <P_IRSND_InitTIM>:
//--------------------------------------------------------------
// interne Funktion
// init vom Timer
//--------------------------------------------------------------
void P_IRSND_InitTIM(void)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b084      	sub	sp, #16
 80058f8:	af00      	add	r7, sp, #0
  TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

  // Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80058fa:	2101      	movs	r1, #1
 80058fc:	2001      	movs	r0, #1
 80058fe:	f7fb ff73 	bl	80017e8 <RCC_APB1PeriphClockCmd>

  // Timer Init
  TIM_TimeBaseStructure.TIM_Period = IRSND_TIM2_PERIODE;
 8005902:	2307      	movs	r3, #7
 8005904:	60bb      	str	r3, [r7, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = IRSND_TIM2_PRESCALE;
 8005906:	f240 23bb 	movw	r3, #699	; 0x2bb
 800590a:	80bb      	strh	r3, [r7, #4]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800590c:	2300      	movs	r3, #0
 800590e:	81bb      	strh	r3, [r7, #12]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8005910:	2300      	movs	r3, #0
 8005912:	80fb      	strh	r3, [r7, #6]
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8005914:	1d3b      	adds	r3, r7, #4
 8005916:	4619      	mov	r1, r3
 8005918:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800591c:	f7fc f832 	bl	8001984 <TIM_TimeBaseInit>

  // Timer Interrupt Enable
  TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8005920:	2201      	movs	r2, #1
 8005922:	2101      	movs	r1, #1
 8005924:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005928:	f7fc fa1a 	bl	8001d60 <TIM_ITConfig>

  // Timer enable
  TIM_Cmd(TIM2, ENABLE);
 800592c:	2101      	movs	r1, #1
 800592e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005932:	f7fc f8cd 	bl	8001ad0 <TIM_Cmd>
}
 8005936:	bf00      	nop
 8005938:	3710      	adds	r7, #16
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop

08005940 <P_IRSND_InitNVIC>:
//--------------------------------------------------------------
// interne Funktion
// init vom Interrupt
//--------------------------------------------------------------
void P_IRSND_InitNVIC(void)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b082      	sub	sp, #8
 8005944:	af00      	add	r7, sp, #0
  NVIC_InitTypeDef NVIC_InitStructure;

  // NVIC konfig
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8005946:	231c      	movs	r3, #28
 8005948:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800594a:	2301      	movs	r3, #1
 800594c:	71fb      	strb	r3, [r7, #7]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 800594e:	230f      	movs	r3, #15
 8005950:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 8005952:	230f      	movs	r3, #15
 8005954:	71bb      	strb	r3, [r7, #6]
  NVIC_Init(&NVIC_InitStructure);
 8005956:	1d3b      	adds	r3, r7, #4
 8005958:	4618      	mov	r0, r3
 800595a:	f7fb fc3b 	bl	80011d4 <NVIC_Init>
}
 800595e:	bf00      	nop
 8005960:	3708      	adds	r7, #8
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop

08005968 <TIM2_IRQHandler>:
//--------------------------------------------------------------
// Interrupt
// wird bei Timer2 Interrupt aufgerufen
//--------------------------------------------------------------
void TIM2_IRQHandler(void)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	af00      	add	r7, sp, #0
  TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 800596c:	2101      	movs	r1, #1
 800596e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005972:	f7fc fa19 	bl	8001da8 <TIM_ClearITPendingBit>

  // IRSND ISR aufrufen
  irsnd_ISR();
 8005976:	f7ff fbfb 	bl	8005170 <irsnd_ISR>
}
 800597a:	bf00      	nop
 800597c:	bd80      	pop	{r7, pc}
 800597e:	bf00      	nop

08005980 <__libc_init_array>:
 8005980:	b570      	push	{r4, r5, r6, lr}
 8005982:	4b0e      	ldr	r3, [pc, #56]	; (80059bc <__libc_init_array+0x3c>)
 8005984:	4c0e      	ldr	r4, [pc, #56]	; (80059c0 <__libc_init_array+0x40>)
 8005986:	1ae4      	subs	r4, r4, r3
 8005988:	10a4      	asrs	r4, r4, #2
 800598a:	2500      	movs	r5, #0
 800598c:	461e      	mov	r6, r3
 800598e:	42a5      	cmp	r5, r4
 8005990:	d004      	beq.n	800599c <__libc_init_array+0x1c>
 8005992:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005996:	4798      	blx	r3
 8005998:	3501      	adds	r5, #1
 800599a:	e7f8      	b.n	800598e <__libc_init_array+0xe>
 800599c:	f001 fcc0 	bl	8007320 <_init>
 80059a0:	4c08      	ldr	r4, [pc, #32]	; (80059c4 <__libc_init_array+0x44>)
 80059a2:	4b09      	ldr	r3, [pc, #36]	; (80059c8 <__libc_init_array+0x48>)
 80059a4:	1ae4      	subs	r4, r4, r3
 80059a6:	10a4      	asrs	r4, r4, #2
 80059a8:	2500      	movs	r5, #0
 80059aa:	461e      	mov	r6, r3
 80059ac:	42a5      	cmp	r5, r4
 80059ae:	d004      	beq.n	80059ba <__libc_init_array+0x3a>
 80059b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80059b4:	4798      	blx	r3
 80059b6:	3501      	adds	r5, #1
 80059b8:	e7f8      	b.n	80059ac <__libc_init_array+0x2c>
 80059ba:	bd70      	pop	{r4, r5, r6, pc}
 80059bc:	08007460 	.word	0x08007460
 80059c0:	08007460 	.word	0x08007460
 80059c4:	08007464 	.word	0x08007464
 80059c8:	08007460 	.word	0x08007460

080059cc <malloc>:
 80059cc:	4b02      	ldr	r3, [pc, #8]	; (80059d8 <malloc+0xc>)
 80059ce:	4601      	mov	r1, r0
 80059d0:	6818      	ldr	r0, [r3, #0]
 80059d2:	f000 b859 	b.w	8005a88 <_malloc_r>
 80059d6:	bf00      	nop
 80059d8:	2000076c 	.word	0x2000076c

080059dc <free>:
 80059dc:	4b02      	ldr	r3, [pc, #8]	; (80059e8 <free+0xc>)
 80059de:	4601      	mov	r1, r0
 80059e0:	6818      	ldr	r0, [r3, #0]
 80059e2:	f000 b803 	b.w	80059ec <_free_r>
 80059e6:	bf00      	nop
 80059e8:	2000076c 	.word	0x2000076c

080059ec <_free_r>:
 80059ec:	b538      	push	{r3, r4, r5, lr}
 80059ee:	4605      	mov	r5, r0
 80059f0:	2900      	cmp	r1, #0
 80059f2:	d046      	beq.n	8005a82 <_free_r+0x96>
 80059f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059f8:	1f0c      	subs	r4, r1, #4
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	bfb8      	it	lt
 80059fe:	18e4      	addlt	r4, r4, r3
 8005a00:	f000 f8d4 	bl	8005bac <__malloc_lock>
 8005a04:	4a1f      	ldr	r2, [pc, #124]	; (8005a84 <_free_r+0x98>)
 8005a06:	6813      	ldr	r3, [r2, #0]
 8005a08:	4611      	mov	r1, r2
 8005a0a:	b913      	cbnz	r3, 8005a12 <_free_r+0x26>
 8005a0c:	6063      	str	r3, [r4, #4]
 8005a0e:	6014      	str	r4, [r2, #0]
 8005a10:	e032      	b.n	8005a78 <_free_r+0x8c>
 8005a12:	42a3      	cmp	r3, r4
 8005a14:	d90e      	bls.n	8005a34 <_free_r+0x48>
 8005a16:	6822      	ldr	r2, [r4, #0]
 8005a18:	18a0      	adds	r0, r4, r2
 8005a1a:	4283      	cmp	r3, r0
 8005a1c:	bf04      	itt	eq
 8005a1e:	6818      	ldreq	r0, [r3, #0]
 8005a20:	685b      	ldreq	r3, [r3, #4]
 8005a22:	6063      	str	r3, [r4, #4]
 8005a24:	bf04      	itt	eq
 8005a26:	1812      	addeq	r2, r2, r0
 8005a28:	6022      	streq	r2, [r4, #0]
 8005a2a:	600c      	str	r4, [r1, #0]
 8005a2c:	e024      	b.n	8005a78 <_free_r+0x8c>
 8005a2e:	42a2      	cmp	r2, r4
 8005a30:	d803      	bhi.n	8005a3a <_free_r+0x4e>
 8005a32:	4613      	mov	r3, r2
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	2a00      	cmp	r2, #0
 8005a38:	d1f9      	bne.n	8005a2e <_free_r+0x42>
 8005a3a:	6818      	ldr	r0, [r3, #0]
 8005a3c:	1819      	adds	r1, r3, r0
 8005a3e:	42a1      	cmp	r1, r4
 8005a40:	d10b      	bne.n	8005a5a <_free_r+0x6e>
 8005a42:	6821      	ldr	r1, [r4, #0]
 8005a44:	4401      	add	r1, r0
 8005a46:	1858      	adds	r0, r3, r1
 8005a48:	4282      	cmp	r2, r0
 8005a4a:	6019      	str	r1, [r3, #0]
 8005a4c:	d114      	bne.n	8005a78 <_free_r+0x8c>
 8005a4e:	6810      	ldr	r0, [r2, #0]
 8005a50:	6852      	ldr	r2, [r2, #4]
 8005a52:	605a      	str	r2, [r3, #4]
 8005a54:	4401      	add	r1, r0
 8005a56:	6019      	str	r1, [r3, #0]
 8005a58:	e00e      	b.n	8005a78 <_free_r+0x8c>
 8005a5a:	d902      	bls.n	8005a62 <_free_r+0x76>
 8005a5c:	230c      	movs	r3, #12
 8005a5e:	602b      	str	r3, [r5, #0]
 8005a60:	e00a      	b.n	8005a78 <_free_r+0x8c>
 8005a62:	6821      	ldr	r1, [r4, #0]
 8005a64:	1860      	adds	r0, r4, r1
 8005a66:	4282      	cmp	r2, r0
 8005a68:	bf04      	itt	eq
 8005a6a:	6810      	ldreq	r0, [r2, #0]
 8005a6c:	6852      	ldreq	r2, [r2, #4]
 8005a6e:	6062      	str	r2, [r4, #4]
 8005a70:	bf04      	itt	eq
 8005a72:	1809      	addeq	r1, r1, r0
 8005a74:	6021      	streq	r1, [r4, #0]
 8005a76:	605c      	str	r4, [r3, #4]
 8005a78:	4628      	mov	r0, r5
 8005a7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a7e:	f000 b896 	b.w	8005bae <__malloc_unlock>
 8005a82:	bd38      	pop	{r3, r4, r5, pc}
 8005a84:	20000808 	.word	0x20000808

08005a88 <_malloc_r>:
 8005a88:	b570      	push	{r4, r5, r6, lr}
 8005a8a:	1ccd      	adds	r5, r1, #3
 8005a8c:	f025 0503 	bic.w	r5, r5, #3
 8005a90:	3508      	adds	r5, #8
 8005a92:	2d0c      	cmp	r5, #12
 8005a94:	bf38      	it	cc
 8005a96:	250c      	movcc	r5, #12
 8005a98:	2d00      	cmp	r5, #0
 8005a9a:	4606      	mov	r6, r0
 8005a9c:	db01      	blt.n	8005aa2 <_malloc_r+0x1a>
 8005a9e:	42a9      	cmp	r1, r5
 8005aa0:	d902      	bls.n	8005aa8 <_malloc_r+0x20>
 8005aa2:	230c      	movs	r3, #12
 8005aa4:	6033      	str	r3, [r6, #0]
 8005aa6:	e046      	b.n	8005b36 <_malloc_r+0xae>
 8005aa8:	f000 f880 	bl	8005bac <__malloc_lock>
 8005aac:	4b23      	ldr	r3, [pc, #140]	; (8005b3c <_malloc_r+0xb4>)
 8005aae:	681c      	ldr	r4, [r3, #0]
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	4621      	mov	r1, r4
 8005ab4:	b1a1      	cbz	r1, 8005ae0 <_malloc_r+0x58>
 8005ab6:	680b      	ldr	r3, [r1, #0]
 8005ab8:	1b5b      	subs	r3, r3, r5
 8005aba:	d40e      	bmi.n	8005ada <_malloc_r+0x52>
 8005abc:	2b0b      	cmp	r3, #11
 8005abe:	d903      	bls.n	8005ac8 <_malloc_r+0x40>
 8005ac0:	600b      	str	r3, [r1, #0]
 8005ac2:	18cc      	adds	r4, r1, r3
 8005ac4:	50cd      	str	r5, [r1, r3]
 8005ac6:	e01e      	b.n	8005b06 <_malloc_r+0x7e>
 8005ac8:	428c      	cmp	r4, r1
 8005aca:	bf0d      	iteet	eq
 8005acc:	6863      	ldreq	r3, [r4, #4]
 8005ace:	684b      	ldrne	r3, [r1, #4]
 8005ad0:	6063      	strne	r3, [r4, #4]
 8005ad2:	6013      	streq	r3, [r2, #0]
 8005ad4:	bf18      	it	ne
 8005ad6:	460c      	movne	r4, r1
 8005ad8:	e015      	b.n	8005b06 <_malloc_r+0x7e>
 8005ada:	460c      	mov	r4, r1
 8005adc:	6849      	ldr	r1, [r1, #4]
 8005ade:	e7e9      	b.n	8005ab4 <_malloc_r+0x2c>
 8005ae0:	4c17      	ldr	r4, [pc, #92]	; (8005b40 <_malloc_r+0xb8>)
 8005ae2:	6823      	ldr	r3, [r4, #0]
 8005ae4:	b91b      	cbnz	r3, 8005aee <_malloc_r+0x66>
 8005ae6:	4630      	mov	r0, r6
 8005ae8:	f000 f82c 	bl	8005b44 <_sbrk_r>
 8005aec:	6020      	str	r0, [r4, #0]
 8005aee:	4629      	mov	r1, r5
 8005af0:	4630      	mov	r0, r6
 8005af2:	f000 f827 	bl	8005b44 <_sbrk_r>
 8005af6:	1c43      	adds	r3, r0, #1
 8005af8:	d018      	beq.n	8005b2c <_malloc_r+0xa4>
 8005afa:	1cc4      	adds	r4, r0, #3
 8005afc:	f024 0403 	bic.w	r4, r4, #3
 8005b00:	42a0      	cmp	r0, r4
 8005b02:	d10d      	bne.n	8005b20 <_malloc_r+0x98>
 8005b04:	6025      	str	r5, [r4, #0]
 8005b06:	4630      	mov	r0, r6
 8005b08:	f000 f851 	bl	8005bae <__malloc_unlock>
 8005b0c:	f104 000b 	add.w	r0, r4, #11
 8005b10:	1d23      	adds	r3, r4, #4
 8005b12:	f020 0007 	bic.w	r0, r0, #7
 8005b16:	1ac3      	subs	r3, r0, r3
 8005b18:	d00e      	beq.n	8005b38 <_malloc_r+0xb0>
 8005b1a:	425a      	negs	r2, r3
 8005b1c:	50e2      	str	r2, [r4, r3]
 8005b1e:	bd70      	pop	{r4, r5, r6, pc}
 8005b20:	1a21      	subs	r1, r4, r0
 8005b22:	4630      	mov	r0, r6
 8005b24:	f000 f80e 	bl	8005b44 <_sbrk_r>
 8005b28:	3001      	adds	r0, #1
 8005b2a:	d1eb      	bne.n	8005b04 <_malloc_r+0x7c>
 8005b2c:	230c      	movs	r3, #12
 8005b2e:	6033      	str	r3, [r6, #0]
 8005b30:	4630      	mov	r0, r6
 8005b32:	f000 f83c 	bl	8005bae <__malloc_unlock>
 8005b36:	2000      	movs	r0, #0
 8005b38:	bd70      	pop	{r4, r5, r6, pc}
 8005b3a:	bf00      	nop
 8005b3c:	20000808 	.word	0x20000808
 8005b40:	20000804 	.word	0x20000804

08005b44 <_sbrk_r>:
 8005b44:	b538      	push	{r3, r4, r5, lr}
 8005b46:	4c06      	ldr	r4, [pc, #24]	; (8005b60 <_sbrk_r+0x1c>)
 8005b48:	2300      	movs	r3, #0
 8005b4a:	4605      	mov	r5, r0
 8005b4c:	4608      	mov	r0, r1
 8005b4e:	6023      	str	r3, [r4, #0]
 8005b50:	f7fd fd20 	bl	8003594 <_sbrk>
 8005b54:	1c43      	adds	r3, r0, #1
 8005b56:	d102      	bne.n	8005b5e <_sbrk_r+0x1a>
 8005b58:	6823      	ldr	r3, [r4, #0]
 8005b5a:	b103      	cbz	r3, 8005b5e <_sbrk_r+0x1a>
 8005b5c:	602b      	str	r3, [r5, #0]
 8005b5e:	bd38      	pop	{r3, r4, r5, pc}
 8005b60:	200008a0 	.word	0x200008a0

08005b64 <siprintf>:
 8005b64:	b40e      	push	{r1, r2, r3}
 8005b66:	b500      	push	{lr}
 8005b68:	b09c      	sub	sp, #112	; 0x70
 8005b6a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005b6e:	ab1d      	add	r3, sp, #116	; 0x74
 8005b70:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005b74:	9002      	str	r0, [sp, #8]
 8005b76:	9006      	str	r0, [sp, #24]
 8005b78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005b7c:	480a      	ldr	r0, [pc, #40]	; (8005ba8 <siprintf+0x44>)
 8005b7e:	9104      	str	r1, [sp, #16]
 8005b80:	9107      	str	r1, [sp, #28]
 8005b82:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005b86:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b8a:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005b8e:	6800      	ldr	r0, [r0, #0]
 8005b90:	9301      	str	r3, [sp, #4]
 8005b92:	a902      	add	r1, sp, #8
 8005b94:	f000 f866 	bl	8005c64 <_svfiprintf_r>
 8005b98:	9b02      	ldr	r3, [sp, #8]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	701a      	strb	r2, [r3, #0]
 8005b9e:	b01c      	add	sp, #112	; 0x70
 8005ba0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ba4:	b003      	add	sp, #12
 8005ba6:	4770      	bx	lr
 8005ba8:	2000076c 	.word	0x2000076c

08005bac <__malloc_lock>:
 8005bac:	4770      	bx	lr

08005bae <__malloc_unlock>:
 8005bae:	4770      	bx	lr

08005bb0 <__ssputs_r>:
 8005bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bb4:	688e      	ldr	r6, [r1, #8]
 8005bb6:	429e      	cmp	r6, r3
 8005bb8:	4682      	mov	sl, r0
 8005bba:	460c      	mov	r4, r1
 8005bbc:	4691      	mov	r9, r2
 8005bbe:	4698      	mov	r8, r3
 8005bc0:	d83e      	bhi.n	8005c40 <__ssputs_r+0x90>
 8005bc2:	898a      	ldrh	r2, [r1, #12]
 8005bc4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005bc8:	d03a      	beq.n	8005c40 <__ssputs_r+0x90>
 8005bca:	6825      	ldr	r5, [r4, #0]
 8005bcc:	6909      	ldr	r1, [r1, #16]
 8005bce:	1a6f      	subs	r7, r5, r1
 8005bd0:	6965      	ldr	r5, [r4, #20]
 8005bd2:	2302      	movs	r3, #2
 8005bd4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005bd8:	fb95 f5f3 	sdiv	r5, r5, r3
 8005bdc:	1c7b      	adds	r3, r7, #1
 8005bde:	4443      	add	r3, r8
 8005be0:	429d      	cmp	r5, r3
 8005be2:	bf38      	it	cc
 8005be4:	461d      	movcc	r5, r3
 8005be6:	0553      	lsls	r3, r2, #21
 8005be8:	d50f      	bpl.n	8005c0a <__ssputs_r+0x5a>
 8005bea:	4629      	mov	r1, r5
 8005bec:	f7ff ff4c 	bl	8005a88 <_malloc_r>
 8005bf0:	4606      	mov	r6, r0
 8005bf2:	b198      	cbz	r0, 8005c1c <__ssputs_r+0x6c>
 8005bf4:	463a      	mov	r2, r7
 8005bf6:	6921      	ldr	r1, [r4, #16]
 8005bf8:	f000 fac4 	bl	8006184 <memcpy>
 8005bfc:	89a3      	ldrh	r3, [r4, #12]
 8005bfe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005c02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c06:	81a3      	strh	r3, [r4, #12]
 8005c08:	e013      	b.n	8005c32 <__ssputs_r+0x82>
 8005c0a:	462a      	mov	r2, r5
 8005c0c:	f000 fae0 	bl	80061d0 <_realloc_r>
 8005c10:	4606      	mov	r6, r0
 8005c12:	b970      	cbnz	r0, 8005c32 <__ssputs_r+0x82>
 8005c14:	6921      	ldr	r1, [r4, #16]
 8005c16:	4650      	mov	r0, sl
 8005c18:	f7ff fee8 	bl	80059ec <_free_r>
 8005c1c:	230c      	movs	r3, #12
 8005c1e:	f8ca 3000 	str.w	r3, [sl]
 8005c22:	89a3      	ldrh	r3, [r4, #12]
 8005c24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c28:	81a3      	strh	r3, [r4, #12]
 8005c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c32:	6126      	str	r6, [r4, #16]
 8005c34:	6165      	str	r5, [r4, #20]
 8005c36:	443e      	add	r6, r7
 8005c38:	1bed      	subs	r5, r5, r7
 8005c3a:	6026      	str	r6, [r4, #0]
 8005c3c:	60a5      	str	r5, [r4, #8]
 8005c3e:	4646      	mov	r6, r8
 8005c40:	4546      	cmp	r6, r8
 8005c42:	bf28      	it	cs
 8005c44:	4646      	movcs	r6, r8
 8005c46:	4632      	mov	r2, r6
 8005c48:	4649      	mov	r1, r9
 8005c4a:	6820      	ldr	r0, [r4, #0]
 8005c4c:	f000 faa5 	bl	800619a <memmove>
 8005c50:	68a3      	ldr	r3, [r4, #8]
 8005c52:	1b9b      	subs	r3, r3, r6
 8005c54:	60a3      	str	r3, [r4, #8]
 8005c56:	6823      	ldr	r3, [r4, #0]
 8005c58:	441e      	add	r6, r3
 8005c5a:	6026      	str	r6, [r4, #0]
 8005c5c:	2000      	movs	r0, #0
 8005c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08005c64 <_svfiprintf_r>:
 8005c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c68:	b09d      	sub	sp, #116	; 0x74
 8005c6a:	4680      	mov	r8, r0
 8005c6c:	9303      	str	r3, [sp, #12]
 8005c6e:	898b      	ldrh	r3, [r1, #12]
 8005c70:	061c      	lsls	r4, r3, #24
 8005c72:	460d      	mov	r5, r1
 8005c74:	4616      	mov	r6, r2
 8005c76:	d50d      	bpl.n	8005c94 <_svfiprintf_r+0x30>
 8005c78:	690b      	ldr	r3, [r1, #16]
 8005c7a:	b95b      	cbnz	r3, 8005c94 <_svfiprintf_r+0x30>
 8005c7c:	2140      	movs	r1, #64	; 0x40
 8005c7e:	f7ff ff03 	bl	8005a88 <_malloc_r>
 8005c82:	6028      	str	r0, [r5, #0]
 8005c84:	6128      	str	r0, [r5, #16]
 8005c86:	b918      	cbnz	r0, 8005c90 <_svfiprintf_r+0x2c>
 8005c88:	230c      	movs	r3, #12
 8005c8a:	f8c8 3000 	str.w	r3, [r8]
 8005c8e:	e0cd      	b.n	8005e2c <_svfiprintf_r+0x1c8>
 8005c90:	2340      	movs	r3, #64	; 0x40
 8005c92:	616b      	str	r3, [r5, #20]
 8005c94:	2300      	movs	r3, #0
 8005c96:	9309      	str	r3, [sp, #36]	; 0x24
 8005c98:	2320      	movs	r3, #32
 8005c9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005c9e:	f8df b19c 	ldr.w	fp, [pc, #412]	; 8005e3c <_svfiprintf_r+0x1d8>
 8005ca2:	2330      	movs	r3, #48	; 0x30
 8005ca4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ca8:	4637      	mov	r7, r6
 8005caa:	463c      	mov	r4, r7
 8005cac:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005cb0:	b91b      	cbnz	r3, 8005cba <_svfiprintf_r+0x56>
 8005cb2:	ebb7 0906 	subs.w	r9, r7, r6
 8005cb6:	d010      	beq.n	8005cda <_svfiprintf_r+0x76>
 8005cb8:	e003      	b.n	8005cc2 <_svfiprintf_r+0x5e>
 8005cba:	2b25      	cmp	r3, #37	; 0x25
 8005cbc:	d0f9      	beq.n	8005cb2 <_svfiprintf_r+0x4e>
 8005cbe:	4627      	mov	r7, r4
 8005cc0:	e7f3      	b.n	8005caa <_svfiprintf_r+0x46>
 8005cc2:	464b      	mov	r3, r9
 8005cc4:	4632      	mov	r2, r6
 8005cc6:	4629      	mov	r1, r5
 8005cc8:	4640      	mov	r0, r8
 8005cca:	f7ff ff71 	bl	8005bb0 <__ssputs_r>
 8005cce:	3001      	adds	r0, #1
 8005cd0:	f000 80a7 	beq.w	8005e22 <_svfiprintf_r+0x1be>
 8005cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cd6:	444b      	add	r3, r9
 8005cd8:	9309      	str	r3, [sp, #36]	; 0x24
 8005cda:	783b      	ldrb	r3, [r7, #0]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	f000 80a0 	beq.w	8005e22 <_svfiprintf_r+0x1be>
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ce8:	9304      	str	r3, [sp, #16]
 8005cea:	9307      	str	r3, [sp, #28]
 8005cec:	9205      	str	r2, [sp, #20]
 8005cee:	9306      	str	r3, [sp, #24]
 8005cf0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005cf4:	931a      	str	r3, [sp, #104]	; 0x68
 8005cf6:	2601      	movs	r6, #1
 8005cf8:	2205      	movs	r2, #5
 8005cfa:	7821      	ldrb	r1, [r4, #0]
 8005cfc:	484e      	ldr	r0, [pc, #312]	; (8005e38 <_svfiprintf_r+0x1d4>)
 8005cfe:	f7fa fa67 	bl	80001d0 <memchr>
 8005d02:	1c67      	adds	r7, r4, #1
 8005d04:	9b04      	ldr	r3, [sp, #16]
 8005d06:	b138      	cbz	r0, 8005d18 <_svfiprintf_r+0xb4>
 8005d08:	4a4b      	ldr	r2, [pc, #300]	; (8005e38 <_svfiprintf_r+0x1d4>)
 8005d0a:	1a80      	subs	r0, r0, r2
 8005d0c:	fa06 f000 	lsl.w	r0, r6, r0
 8005d10:	4318      	orrs	r0, r3
 8005d12:	9004      	str	r0, [sp, #16]
 8005d14:	463c      	mov	r4, r7
 8005d16:	e7ef      	b.n	8005cf8 <_svfiprintf_r+0x94>
 8005d18:	06d9      	lsls	r1, r3, #27
 8005d1a:	bf44      	itt	mi
 8005d1c:	2220      	movmi	r2, #32
 8005d1e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005d22:	071a      	lsls	r2, r3, #28
 8005d24:	bf44      	itt	mi
 8005d26:	222b      	movmi	r2, #43	; 0x2b
 8005d28:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005d2c:	7822      	ldrb	r2, [r4, #0]
 8005d2e:	2a2a      	cmp	r2, #42	; 0x2a
 8005d30:	d003      	beq.n	8005d3a <_svfiprintf_r+0xd6>
 8005d32:	9a07      	ldr	r2, [sp, #28]
 8005d34:	2100      	movs	r1, #0
 8005d36:	200a      	movs	r0, #10
 8005d38:	e00b      	b.n	8005d52 <_svfiprintf_r+0xee>
 8005d3a:	9a03      	ldr	r2, [sp, #12]
 8005d3c:	1d11      	adds	r1, r2, #4
 8005d3e:	6812      	ldr	r2, [r2, #0]
 8005d40:	9103      	str	r1, [sp, #12]
 8005d42:	2a00      	cmp	r2, #0
 8005d44:	da10      	bge.n	8005d68 <_svfiprintf_r+0x104>
 8005d46:	4252      	negs	r2, r2
 8005d48:	f043 0002 	orr.w	r0, r3, #2
 8005d4c:	9207      	str	r2, [sp, #28]
 8005d4e:	9004      	str	r0, [sp, #16]
 8005d50:	e00b      	b.n	8005d6a <_svfiprintf_r+0x106>
 8005d52:	4627      	mov	r7, r4
 8005d54:	3401      	adds	r4, #1
 8005d56:	783b      	ldrb	r3, [r7, #0]
 8005d58:	3b30      	subs	r3, #48	; 0x30
 8005d5a:	2b09      	cmp	r3, #9
 8005d5c:	d803      	bhi.n	8005d66 <_svfiprintf_r+0x102>
 8005d5e:	fb00 3202 	mla	r2, r0, r2, r3
 8005d62:	2101      	movs	r1, #1
 8005d64:	e7f5      	b.n	8005d52 <_svfiprintf_r+0xee>
 8005d66:	b101      	cbz	r1, 8005d6a <_svfiprintf_r+0x106>
 8005d68:	9207      	str	r2, [sp, #28]
 8005d6a:	783b      	ldrb	r3, [r7, #0]
 8005d6c:	2b2e      	cmp	r3, #46	; 0x2e
 8005d6e:	d11e      	bne.n	8005dae <_svfiprintf_r+0x14a>
 8005d70:	787b      	ldrb	r3, [r7, #1]
 8005d72:	2b2a      	cmp	r3, #42	; 0x2a
 8005d74:	d10a      	bne.n	8005d8c <_svfiprintf_r+0x128>
 8005d76:	9b03      	ldr	r3, [sp, #12]
 8005d78:	1d1a      	adds	r2, r3, #4
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	9203      	str	r2, [sp, #12]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	bfb8      	it	lt
 8005d82:	f04f 33ff 	movlt.w	r3, #4294967295
 8005d86:	3702      	adds	r7, #2
 8005d88:	9305      	str	r3, [sp, #20]
 8005d8a:	e010      	b.n	8005dae <_svfiprintf_r+0x14a>
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	9305      	str	r3, [sp, #20]
 8005d90:	1c78      	adds	r0, r7, #1
 8005d92:	4619      	mov	r1, r3
 8005d94:	240a      	movs	r4, #10
 8005d96:	4607      	mov	r7, r0
 8005d98:	3001      	adds	r0, #1
 8005d9a:	783a      	ldrb	r2, [r7, #0]
 8005d9c:	3a30      	subs	r2, #48	; 0x30
 8005d9e:	2a09      	cmp	r2, #9
 8005da0:	d803      	bhi.n	8005daa <_svfiprintf_r+0x146>
 8005da2:	fb04 2101 	mla	r1, r4, r1, r2
 8005da6:	2301      	movs	r3, #1
 8005da8:	e7f5      	b.n	8005d96 <_svfiprintf_r+0x132>
 8005daa:	b103      	cbz	r3, 8005dae <_svfiprintf_r+0x14a>
 8005dac:	9105      	str	r1, [sp, #20]
 8005dae:	2203      	movs	r2, #3
 8005db0:	7839      	ldrb	r1, [r7, #0]
 8005db2:	4822      	ldr	r0, [pc, #136]	; (8005e3c <_svfiprintf_r+0x1d8>)
 8005db4:	f7fa fa0c 	bl	80001d0 <memchr>
 8005db8:	b140      	cbz	r0, 8005dcc <_svfiprintf_r+0x168>
 8005dba:	2340      	movs	r3, #64	; 0x40
 8005dbc:	ebcb 0000 	rsb	r0, fp, r0
 8005dc0:	fa03 f000 	lsl.w	r0, r3, r0
 8005dc4:	9b04      	ldr	r3, [sp, #16]
 8005dc6:	4318      	orrs	r0, r3
 8005dc8:	9004      	str	r0, [sp, #16]
 8005dca:	3701      	adds	r7, #1
 8005dcc:	7839      	ldrb	r1, [r7, #0]
 8005dce:	481c      	ldr	r0, [pc, #112]	; (8005e40 <_svfiprintf_r+0x1dc>)
 8005dd0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005dd4:	2206      	movs	r2, #6
 8005dd6:	1c7e      	adds	r6, r7, #1
 8005dd8:	f7fa f9fa 	bl	80001d0 <memchr>
 8005ddc:	b188      	cbz	r0, 8005e02 <_svfiprintf_r+0x19e>
 8005dde:	4b19      	ldr	r3, [pc, #100]	; (8005e44 <_svfiprintf_r+0x1e0>)
 8005de0:	b933      	cbnz	r3, 8005df0 <_svfiprintf_r+0x18c>
 8005de2:	9b03      	ldr	r3, [sp, #12]
 8005de4:	3307      	adds	r3, #7
 8005de6:	f023 0307 	bic.w	r3, r3, #7
 8005dea:	3308      	adds	r3, #8
 8005dec:	9303      	str	r3, [sp, #12]
 8005dee:	e014      	b.n	8005e1a <_svfiprintf_r+0x1b6>
 8005df0:	ab03      	add	r3, sp, #12
 8005df2:	9300      	str	r3, [sp, #0]
 8005df4:	462a      	mov	r2, r5
 8005df6:	4b14      	ldr	r3, [pc, #80]	; (8005e48 <_svfiprintf_r+0x1e4>)
 8005df8:	a904      	add	r1, sp, #16
 8005dfa:	4640      	mov	r0, r8
 8005dfc:	f3af 8000 	nop.w
 8005e00:	e007      	b.n	8005e12 <_svfiprintf_r+0x1ae>
 8005e02:	ab03      	add	r3, sp, #12
 8005e04:	9300      	str	r3, [sp, #0]
 8005e06:	462a      	mov	r2, r5
 8005e08:	4b0f      	ldr	r3, [pc, #60]	; (8005e48 <_svfiprintf_r+0x1e4>)
 8005e0a:	a904      	add	r1, sp, #16
 8005e0c:	4640      	mov	r0, r8
 8005e0e:	f000 f893 	bl	8005f38 <_printf_i>
 8005e12:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005e16:	4682      	mov	sl, r0
 8005e18:	d003      	beq.n	8005e22 <_svfiprintf_r+0x1be>
 8005e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e1c:	4453      	add	r3, sl
 8005e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e20:	e742      	b.n	8005ca8 <_svfiprintf_r+0x44>
 8005e22:	89ab      	ldrh	r3, [r5, #12]
 8005e24:	065b      	lsls	r3, r3, #25
 8005e26:	d401      	bmi.n	8005e2c <_svfiprintf_r+0x1c8>
 8005e28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e2a:	e001      	b.n	8005e30 <_svfiprintf_r+0x1cc>
 8005e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e30:	b01d      	add	sp, #116	; 0x74
 8005e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e36:	bf00      	nop
 8005e38:	080073de 	.word	0x080073de
 8005e3c:	080073e4 	.word	0x080073e4
 8005e40:	080073e8 	.word	0x080073e8
 8005e44:	00000000 	.word	0x00000000
 8005e48:	08005bb1 	.word	0x08005bb1

08005e4c <_printf_common>:
 8005e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e50:	4691      	mov	r9, r2
 8005e52:	461f      	mov	r7, r3
 8005e54:	690a      	ldr	r2, [r1, #16]
 8005e56:	688b      	ldr	r3, [r1, #8]
 8005e58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	bfb8      	it	lt
 8005e60:	4613      	movlt	r3, r2
 8005e62:	f8c9 3000 	str.w	r3, [r9]
 8005e66:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005e6a:	4606      	mov	r6, r0
 8005e6c:	460c      	mov	r4, r1
 8005e6e:	b112      	cbz	r2, 8005e76 <_printf_common+0x2a>
 8005e70:	3301      	adds	r3, #1
 8005e72:	f8c9 3000 	str.w	r3, [r9]
 8005e76:	6823      	ldr	r3, [r4, #0]
 8005e78:	0699      	lsls	r1, r3, #26
 8005e7a:	bf42      	ittt	mi
 8005e7c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005e80:	3302      	addmi	r3, #2
 8005e82:	f8c9 3000 	strmi.w	r3, [r9]
 8005e86:	6825      	ldr	r5, [r4, #0]
 8005e88:	f015 0506 	ands.w	r5, r5, #6
 8005e8c:	d110      	bne.n	8005eb0 <_printf_common+0x64>
 8005e8e:	f104 0a19 	add.w	sl, r4, #25
 8005e92:	e007      	b.n	8005ea4 <_printf_common+0x58>
 8005e94:	2301      	movs	r3, #1
 8005e96:	4652      	mov	r2, sl
 8005e98:	4639      	mov	r1, r7
 8005e9a:	4630      	mov	r0, r6
 8005e9c:	47c0      	blx	r8
 8005e9e:	3001      	adds	r0, #1
 8005ea0:	d01a      	beq.n	8005ed8 <_printf_common+0x8c>
 8005ea2:	3501      	adds	r5, #1
 8005ea4:	68e3      	ldr	r3, [r4, #12]
 8005ea6:	f8d9 2000 	ldr.w	r2, [r9]
 8005eaa:	1a9b      	subs	r3, r3, r2
 8005eac:	429d      	cmp	r5, r3
 8005eae:	dbf1      	blt.n	8005e94 <_printf_common+0x48>
 8005eb0:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005eb4:	6822      	ldr	r2, [r4, #0]
 8005eb6:	3300      	adds	r3, #0
 8005eb8:	bf18      	it	ne
 8005eba:	2301      	movne	r3, #1
 8005ebc:	0692      	lsls	r2, r2, #26
 8005ebe:	d50f      	bpl.n	8005ee0 <_printf_common+0x94>
 8005ec0:	18e1      	adds	r1, r4, r3
 8005ec2:	1c5a      	adds	r2, r3, #1
 8005ec4:	2030      	movs	r0, #48	; 0x30
 8005ec6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005eca:	4422      	add	r2, r4
 8005ecc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ed0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ed4:	3302      	adds	r3, #2
 8005ed6:	e003      	b.n	8005ee0 <_printf_common+0x94>
 8005ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8005edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ee0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ee4:	4639      	mov	r1, r7
 8005ee6:	4630      	mov	r0, r6
 8005ee8:	47c0      	blx	r8
 8005eea:	3001      	adds	r0, #1
 8005eec:	d0f4      	beq.n	8005ed8 <_printf_common+0x8c>
 8005eee:	6822      	ldr	r2, [r4, #0]
 8005ef0:	f8d9 5000 	ldr.w	r5, [r9]
 8005ef4:	68e3      	ldr	r3, [r4, #12]
 8005ef6:	f002 0206 	and.w	r2, r2, #6
 8005efa:	2a04      	cmp	r2, #4
 8005efc:	bf08      	it	eq
 8005efe:	1b5d      	subeq	r5, r3, r5
 8005f00:	6922      	ldr	r2, [r4, #16]
 8005f02:	68a3      	ldr	r3, [r4, #8]
 8005f04:	bf0c      	ite	eq
 8005f06:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f0a:	2500      	movne	r5, #0
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	bfc4      	itt	gt
 8005f10:	1a9b      	subgt	r3, r3, r2
 8005f12:	18ed      	addgt	r5, r5, r3
 8005f14:	f04f 0900 	mov.w	r9, #0
 8005f18:	341a      	adds	r4, #26
 8005f1a:	454d      	cmp	r5, r9
 8005f1c:	d009      	beq.n	8005f32 <_printf_common+0xe6>
 8005f1e:	2301      	movs	r3, #1
 8005f20:	4622      	mov	r2, r4
 8005f22:	4639      	mov	r1, r7
 8005f24:	4630      	mov	r0, r6
 8005f26:	47c0      	blx	r8
 8005f28:	3001      	adds	r0, #1
 8005f2a:	d0d5      	beq.n	8005ed8 <_printf_common+0x8c>
 8005f2c:	f109 0901 	add.w	r9, r9, #1
 8005f30:	e7f3      	b.n	8005f1a <_printf_common+0xce>
 8005f32:	2000      	movs	r0, #0
 8005f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005f38 <_printf_i>:
 8005f38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005f3c:	4617      	mov	r7, r2
 8005f3e:	7e0a      	ldrb	r2, [r1, #24]
 8005f40:	b085      	sub	sp, #20
 8005f42:	2a6e      	cmp	r2, #110	; 0x6e
 8005f44:	4698      	mov	r8, r3
 8005f46:	4606      	mov	r6, r0
 8005f48:	460c      	mov	r4, r1
 8005f4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f4c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005f50:	f000 80ae 	beq.w	80060b0 <_printf_i+0x178>
 8005f54:	d811      	bhi.n	8005f7a <_printf_i+0x42>
 8005f56:	2a63      	cmp	r2, #99	; 0x63
 8005f58:	d022      	beq.n	8005fa0 <_printf_i+0x68>
 8005f5a:	d809      	bhi.n	8005f70 <_printf_i+0x38>
 8005f5c:	2a00      	cmp	r2, #0
 8005f5e:	f000 80bb 	beq.w	80060d8 <_printf_i+0x1a0>
 8005f62:	2a58      	cmp	r2, #88	; 0x58
 8005f64:	f040 80ca 	bne.w	80060fc <_printf_i+0x1c4>
 8005f68:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005f6c:	4983      	ldr	r1, [pc, #524]	; (800617c <_printf_i+0x244>)
 8005f6e:	e055      	b.n	800601c <_printf_i+0xe4>
 8005f70:	2a64      	cmp	r2, #100	; 0x64
 8005f72:	d01e      	beq.n	8005fb2 <_printf_i+0x7a>
 8005f74:	2a69      	cmp	r2, #105	; 0x69
 8005f76:	d01c      	beq.n	8005fb2 <_printf_i+0x7a>
 8005f78:	e0c0      	b.n	80060fc <_printf_i+0x1c4>
 8005f7a:	2a73      	cmp	r2, #115	; 0x73
 8005f7c:	f000 80b0 	beq.w	80060e0 <_printf_i+0x1a8>
 8005f80:	d809      	bhi.n	8005f96 <_printf_i+0x5e>
 8005f82:	2a6f      	cmp	r2, #111	; 0x6f
 8005f84:	d02e      	beq.n	8005fe4 <_printf_i+0xac>
 8005f86:	2a70      	cmp	r2, #112	; 0x70
 8005f88:	f040 80b8 	bne.w	80060fc <_printf_i+0x1c4>
 8005f8c:	680a      	ldr	r2, [r1, #0]
 8005f8e:	f042 0220 	orr.w	r2, r2, #32
 8005f92:	600a      	str	r2, [r1, #0]
 8005f94:	e03e      	b.n	8006014 <_printf_i+0xdc>
 8005f96:	2a75      	cmp	r2, #117	; 0x75
 8005f98:	d024      	beq.n	8005fe4 <_printf_i+0xac>
 8005f9a:	2a78      	cmp	r2, #120	; 0x78
 8005f9c:	d03a      	beq.n	8006014 <_printf_i+0xdc>
 8005f9e:	e0ad      	b.n	80060fc <_printf_i+0x1c4>
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005fa6:	1d11      	adds	r1, r2, #4
 8005fa8:	6019      	str	r1, [r3, #0]
 8005faa:	6813      	ldr	r3, [r2, #0]
 8005fac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005fb0:	e0a8      	b.n	8006104 <_printf_i+0x1cc>
 8005fb2:	6821      	ldr	r1, [r4, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005fba:	d002      	beq.n	8005fc2 <_printf_i+0x8a>
 8005fbc:	1d11      	adds	r1, r2, #4
 8005fbe:	6019      	str	r1, [r3, #0]
 8005fc0:	e008      	b.n	8005fd4 <_printf_i+0x9c>
 8005fc2:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005fc6:	f102 0104 	add.w	r1, r2, #4
 8005fca:	6019      	str	r1, [r3, #0]
 8005fcc:	d002      	beq.n	8005fd4 <_printf_i+0x9c>
 8005fce:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005fd2:	e000      	b.n	8005fd6 <_printf_i+0x9e>
 8005fd4:	6813      	ldr	r3, [r2, #0]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	da3c      	bge.n	8006054 <_printf_i+0x11c>
 8005fda:	222d      	movs	r2, #45	; 0x2d
 8005fdc:	425b      	negs	r3, r3
 8005fde:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005fe2:	e037      	b.n	8006054 <_printf_i+0x11c>
 8005fe4:	6821      	ldr	r1, [r4, #0]
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005fec:	d002      	beq.n	8005ff4 <_printf_i+0xbc>
 8005fee:	1d11      	adds	r1, r2, #4
 8005ff0:	6019      	str	r1, [r3, #0]
 8005ff2:	e007      	b.n	8006004 <_printf_i+0xcc>
 8005ff4:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005ff8:	f102 0104 	add.w	r1, r2, #4
 8005ffc:	6019      	str	r1, [r3, #0]
 8005ffe:	d001      	beq.n	8006004 <_printf_i+0xcc>
 8006000:	8813      	ldrh	r3, [r2, #0]
 8006002:	e000      	b.n	8006006 <_printf_i+0xce>
 8006004:	6813      	ldr	r3, [r2, #0]
 8006006:	7e22      	ldrb	r2, [r4, #24]
 8006008:	495c      	ldr	r1, [pc, #368]	; (800617c <_printf_i+0x244>)
 800600a:	2a6f      	cmp	r2, #111	; 0x6f
 800600c:	bf14      	ite	ne
 800600e:	220a      	movne	r2, #10
 8006010:	2208      	moveq	r2, #8
 8006012:	e01b      	b.n	800604c <_printf_i+0x114>
 8006014:	2278      	movs	r2, #120	; 0x78
 8006016:	495a      	ldr	r1, [pc, #360]	; (8006180 <_printf_i+0x248>)
 8006018:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800601c:	6822      	ldr	r2, [r4, #0]
 800601e:	6818      	ldr	r0, [r3, #0]
 8006020:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006024:	f100 0504 	add.w	r5, r0, #4
 8006028:	601d      	str	r5, [r3, #0]
 800602a:	d103      	bne.n	8006034 <_printf_i+0xfc>
 800602c:	0655      	lsls	r5, r2, #25
 800602e:	d501      	bpl.n	8006034 <_printf_i+0xfc>
 8006030:	8803      	ldrh	r3, [r0, #0]
 8006032:	e000      	b.n	8006036 <_printf_i+0xfe>
 8006034:	6803      	ldr	r3, [r0, #0]
 8006036:	07d0      	lsls	r0, r2, #31
 8006038:	bf44      	itt	mi
 800603a:	f042 0220 	orrmi.w	r2, r2, #32
 800603e:	6022      	strmi	r2, [r4, #0]
 8006040:	b91b      	cbnz	r3, 800604a <_printf_i+0x112>
 8006042:	6822      	ldr	r2, [r4, #0]
 8006044:	f022 0220 	bic.w	r2, r2, #32
 8006048:	6022      	str	r2, [r4, #0]
 800604a:	2210      	movs	r2, #16
 800604c:	2000      	movs	r0, #0
 800604e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006052:	e001      	b.n	8006058 <_printf_i+0x120>
 8006054:	4949      	ldr	r1, [pc, #292]	; (800617c <_printf_i+0x244>)
 8006056:	220a      	movs	r2, #10
 8006058:	6865      	ldr	r5, [r4, #4]
 800605a:	60a5      	str	r5, [r4, #8]
 800605c:	2d00      	cmp	r5, #0
 800605e:	db08      	blt.n	8006072 <_printf_i+0x13a>
 8006060:	6820      	ldr	r0, [r4, #0]
 8006062:	f020 0004 	bic.w	r0, r0, #4
 8006066:	6020      	str	r0, [r4, #0]
 8006068:	b92b      	cbnz	r3, 8006076 <_printf_i+0x13e>
 800606a:	2d00      	cmp	r5, #0
 800606c:	d17d      	bne.n	800616a <_printf_i+0x232>
 800606e:	4675      	mov	r5, lr
 8006070:	e00c      	b.n	800608c <_printf_i+0x154>
 8006072:	2b00      	cmp	r3, #0
 8006074:	d079      	beq.n	800616a <_printf_i+0x232>
 8006076:	4675      	mov	r5, lr
 8006078:	fbb3 f0f2 	udiv	r0, r3, r2
 800607c:	fb02 3310 	mls	r3, r2, r0, r3
 8006080:	5ccb      	ldrb	r3, [r1, r3]
 8006082:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006086:	4603      	mov	r3, r0
 8006088:	2800      	cmp	r0, #0
 800608a:	d1f5      	bne.n	8006078 <_printf_i+0x140>
 800608c:	2a08      	cmp	r2, #8
 800608e:	d10b      	bne.n	80060a8 <_printf_i+0x170>
 8006090:	6823      	ldr	r3, [r4, #0]
 8006092:	07da      	lsls	r2, r3, #31
 8006094:	d508      	bpl.n	80060a8 <_printf_i+0x170>
 8006096:	6923      	ldr	r3, [r4, #16]
 8006098:	6862      	ldr	r2, [r4, #4]
 800609a:	429a      	cmp	r2, r3
 800609c:	bfde      	ittt	le
 800609e:	2330      	movle	r3, #48	; 0x30
 80060a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80060a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80060a8:	ebc5 030e 	rsb	r3, r5, lr
 80060ac:	6123      	str	r3, [r4, #16]
 80060ae:	e02e      	b.n	800610e <_printf_i+0x1d6>
 80060b0:	6808      	ldr	r0, [r1, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	6949      	ldr	r1, [r1, #20]
 80060b6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80060ba:	d003      	beq.n	80060c4 <_printf_i+0x18c>
 80060bc:	1d10      	adds	r0, r2, #4
 80060be:	6018      	str	r0, [r3, #0]
 80060c0:	6813      	ldr	r3, [r2, #0]
 80060c2:	e008      	b.n	80060d6 <_printf_i+0x19e>
 80060c4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80060c8:	f102 0004 	add.w	r0, r2, #4
 80060cc:	6018      	str	r0, [r3, #0]
 80060ce:	6813      	ldr	r3, [r2, #0]
 80060d0:	d001      	beq.n	80060d6 <_printf_i+0x19e>
 80060d2:	8019      	strh	r1, [r3, #0]
 80060d4:	e000      	b.n	80060d8 <_printf_i+0x1a0>
 80060d6:	6019      	str	r1, [r3, #0]
 80060d8:	2300      	movs	r3, #0
 80060da:	6123      	str	r3, [r4, #16]
 80060dc:	4675      	mov	r5, lr
 80060de:	e016      	b.n	800610e <_printf_i+0x1d6>
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	1d11      	adds	r1, r2, #4
 80060e4:	6019      	str	r1, [r3, #0]
 80060e6:	6815      	ldr	r5, [r2, #0]
 80060e8:	6862      	ldr	r2, [r4, #4]
 80060ea:	2100      	movs	r1, #0
 80060ec:	4628      	mov	r0, r5
 80060ee:	f7fa f86f 	bl	80001d0 <memchr>
 80060f2:	b108      	cbz	r0, 80060f8 <_printf_i+0x1c0>
 80060f4:	1b40      	subs	r0, r0, r5
 80060f6:	6060      	str	r0, [r4, #4]
 80060f8:	6863      	ldr	r3, [r4, #4]
 80060fa:	e004      	b.n	8006106 <_printf_i+0x1ce>
 80060fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006100:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006104:	2301      	movs	r3, #1
 8006106:	6123      	str	r3, [r4, #16]
 8006108:	2300      	movs	r3, #0
 800610a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800610e:	f8cd 8000 	str.w	r8, [sp]
 8006112:	463b      	mov	r3, r7
 8006114:	aa03      	add	r2, sp, #12
 8006116:	4621      	mov	r1, r4
 8006118:	4630      	mov	r0, r6
 800611a:	f7ff fe97 	bl	8005e4c <_printf_common>
 800611e:	3001      	adds	r0, #1
 8006120:	d102      	bne.n	8006128 <_printf_i+0x1f0>
 8006122:	f04f 30ff 	mov.w	r0, #4294967295
 8006126:	e026      	b.n	8006176 <_printf_i+0x23e>
 8006128:	6923      	ldr	r3, [r4, #16]
 800612a:	462a      	mov	r2, r5
 800612c:	4639      	mov	r1, r7
 800612e:	4630      	mov	r0, r6
 8006130:	47c0      	blx	r8
 8006132:	3001      	adds	r0, #1
 8006134:	d0f5      	beq.n	8006122 <_printf_i+0x1ea>
 8006136:	6823      	ldr	r3, [r4, #0]
 8006138:	079b      	lsls	r3, r3, #30
 800613a:	d510      	bpl.n	800615e <_printf_i+0x226>
 800613c:	2500      	movs	r5, #0
 800613e:	f104 0919 	add.w	r9, r4, #25
 8006142:	e007      	b.n	8006154 <_printf_i+0x21c>
 8006144:	2301      	movs	r3, #1
 8006146:	464a      	mov	r2, r9
 8006148:	4639      	mov	r1, r7
 800614a:	4630      	mov	r0, r6
 800614c:	47c0      	blx	r8
 800614e:	3001      	adds	r0, #1
 8006150:	d0e7      	beq.n	8006122 <_printf_i+0x1ea>
 8006152:	3501      	adds	r5, #1
 8006154:	68e3      	ldr	r3, [r4, #12]
 8006156:	9a03      	ldr	r2, [sp, #12]
 8006158:	1a9b      	subs	r3, r3, r2
 800615a:	429d      	cmp	r5, r3
 800615c:	dbf2      	blt.n	8006144 <_printf_i+0x20c>
 800615e:	68e0      	ldr	r0, [r4, #12]
 8006160:	9b03      	ldr	r3, [sp, #12]
 8006162:	4298      	cmp	r0, r3
 8006164:	bfb8      	it	lt
 8006166:	4618      	movlt	r0, r3
 8006168:	e005      	b.n	8006176 <_printf_i+0x23e>
 800616a:	780b      	ldrb	r3, [r1, #0]
 800616c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006170:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006174:	e78a      	b.n	800608c <_printf_i+0x154>
 8006176:	b005      	add	sp, #20
 8006178:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800617c:	080073ef 	.word	0x080073ef
 8006180:	08007400 	.word	0x08007400

08006184 <memcpy>:
 8006184:	b510      	push	{r4, lr}
 8006186:	1e43      	subs	r3, r0, #1
 8006188:	440a      	add	r2, r1
 800618a:	4291      	cmp	r1, r2
 800618c:	d004      	beq.n	8006198 <memcpy+0x14>
 800618e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006192:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006196:	e7f8      	b.n	800618a <memcpy+0x6>
 8006198:	bd10      	pop	{r4, pc}

0800619a <memmove>:
 800619a:	4288      	cmp	r0, r1
 800619c:	b510      	push	{r4, lr}
 800619e:	eb01 0302 	add.w	r3, r1, r2
 80061a2:	d801      	bhi.n	80061a8 <memmove+0xe>
 80061a4:	1e42      	subs	r2, r0, #1
 80061a6:	e00b      	b.n	80061c0 <memmove+0x26>
 80061a8:	4298      	cmp	r0, r3
 80061aa:	d2fb      	bcs.n	80061a4 <memmove+0xa>
 80061ac:	1881      	adds	r1, r0, r2
 80061ae:	1ad2      	subs	r2, r2, r3
 80061b0:	42d3      	cmn	r3, r2
 80061b2:	d004      	beq.n	80061be <memmove+0x24>
 80061b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80061b8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80061bc:	e7f8      	b.n	80061b0 <memmove+0x16>
 80061be:	bd10      	pop	{r4, pc}
 80061c0:	4299      	cmp	r1, r3
 80061c2:	d004      	beq.n	80061ce <memmove+0x34>
 80061c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061c8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80061cc:	e7f8      	b.n	80061c0 <memmove+0x26>
 80061ce:	bd10      	pop	{r4, pc}

080061d0 <_realloc_r>:
 80061d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d2:	4607      	mov	r7, r0
 80061d4:	4615      	mov	r5, r2
 80061d6:	460e      	mov	r6, r1
 80061d8:	b921      	cbnz	r1, 80061e4 <_realloc_r+0x14>
 80061da:	4611      	mov	r1, r2
 80061dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80061e0:	f7ff bc52 	b.w	8005a88 <_malloc_r>
 80061e4:	b91a      	cbnz	r2, 80061ee <_realloc_r+0x1e>
 80061e6:	f7ff fc01 	bl	80059ec <_free_r>
 80061ea:	4628      	mov	r0, r5
 80061ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80061ee:	f000 f815 	bl	800621c <_malloc_usable_size_r>
 80061f2:	4285      	cmp	r5, r0
 80061f4:	d90e      	bls.n	8006214 <_realloc_r+0x44>
 80061f6:	4629      	mov	r1, r5
 80061f8:	4638      	mov	r0, r7
 80061fa:	f7ff fc45 	bl	8005a88 <_malloc_r>
 80061fe:	4604      	mov	r4, r0
 8006200:	b150      	cbz	r0, 8006218 <_realloc_r+0x48>
 8006202:	4631      	mov	r1, r6
 8006204:	462a      	mov	r2, r5
 8006206:	f7ff ffbd 	bl	8006184 <memcpy>
 800620a:	4631      	mov	r1, r6
 800620c:	4638      	mov	r0, r7
 800620e:	f7ff fbed 	bl	80059ec <_free_r>
 8006212:	e001      	b.n	8006218 <_realloc_r+0x48>
 8006214:	4630      	mov	r0, r6
 8006216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006218:	4620      	mov	r0, r4
 800621a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800621c <_malloc_usable_size_r>:
 800621c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8006220:	2800      	cmp	r0, #0
 8006222:	bfbe      	ittt	lt
 8006224:	1809      	addlt	r1, r1, r0
 8006226:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 800622a:	18c0      	addlt	r0, r0, r3
 800622c:	3804      	subs	r0, #4
 800622e:	4770      	bx	lr

08006230 <pow>:
 8006230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006234:	f8df 92c0 	ldr.w	r9, [pc, #704]	; 80064f8 <pow+0x2c8>
 8006238:	b08f      	sub	sp, #60	; 0x3c
 800623a:	461d      	mov	r5, r3
 800623c:	4682      	mov	sl, r0
 800623e:	468b      	mov	fp, r1
 8006240:	4614      	mov	r4, r2
 8006242:	f000 f9b5 	bl	80065b0 <__ieee754_pow>
 8006246:	f999 3000 	ldrsb.w	r3, [r9]
 800624a:	9302      	str	r3, [sp, #8]
 800624c:	3301      	adds	r3, #1
 800624e:	e9cd 0100 	strd	r0, r1, [sp]
 8006252:	46c8      	mov	r8, r9
 8006254:	f000 813d 	beq.w	80064d2 <pow+0x2a2>
 8006258:	4622      	mov	r2, r4
 800625a:	462b      	mov	r3, r5
 800625c:	4620      	mov	r0, r4
 800625e:	4629      	mov	r1, r5
 8006260:	f7fa fc58 	bl	8000b14 <__aeabi_dcmpun>
 8006264:	4606      	mov	r6, r0
 8006266:	2800      	cmp	r0, #0
 8006268:	f040 8133 	bne.w	80064d2 <pow+0x2a2>
 800626c:	4652      	mov	r2, sl
 800626e:	465b      	mov	r3, fp
 8006270:	4650      	mov	r0, sl
 8006272:	4659      	mov	r1, fp
 8006274:	f7fa fc4e 	bl	8000b14 <__aeabi_dcmpun>
 8006278:	9003      	str	r0, [sp, #12]
 800627a:	b1d0      	cbz	r0, 80062b2 <pow+0x82>
 800627c:	2200      	movs	r2, #0
 800627e:	2300      	movs	r3, #0
 8006280:	4620      	mov	r0, r4
 8006282:	4629      	mov	r1, r5
 8006284:	f7fa fc14 	bl	8000ab0 <__aeabi_dcmpeq>
 8006288:	2800      	cmp	r0, #0
 800628a:	f000 8122 	beq.w	80064d2 <pow+0x2a2>
 800628e:	2301      	movs	r3, #1
 8006290:	9304      	str	r3, [sp, #16]
 8006292:	4b92      	ldr	r3, [pc, #584]	; (80064dc <pow+0x2ac>)
 8006294:	9305      	str	r3, [sp, #20]
 8006296:	4b92      	ldr	r3, [pc, #584]	; (80064e0 <pow+0x2b0>)
 8006298:	960c      	str	r6, [sp, #48]	; 0x30
 800629a:	2200      	movs	r2, #0
 800629c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80062a0:	9b02      	ldr	r3, [sp, #8]
 80062a2:	2b02      	cmp	r3, #2
 80062a4:	e9cd ab06 	strd	sl, fp, [sp, #24]
 80062a8:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80062ac:	f040 8084 	bne.w	80063b8 <pow+0x188>
 80062b0:	e10c      	b.n	80064cc <pow+0x29c>
 80062b2:	2600      	movs	r6, #0
 80062b4:	2700      	movs	r7, #0
 80062b6:	4632      	mov	r2, r6
 80062b8:	463b      	mov	r3, r7
 80062ba:	4650      	mov	r0, sl
 80062bc:	4659      	mov	r1, fp
 80062be:	f7fa fbf7 	bl	8000ab0 <__aeabi_dcmpeq>
 80062c2:	2800      	cmp	r0, #0
 80062c4:	d03f      	beq.n	8006346 <pow+0x116>
 80062c6:	4632      	mov	r2, r6
 80062c8:	463b      	mov	r3, r7
 80062ca:	4620      	mov	r0, r4
 80062cc:	4629      	mov	r1, r5
 80062ce:	f7fa fbef 	bl	8000ab0 <__aeabi_dcmpeq>
 80062d2:	4680      	mov	r8, r0
 80062d4:	b198      	cbz	r0, 80062fe <pow+0xce>
 80062d6:	2301      	movs	r3, #1
 80062d8:	9304      	str	r3, [sp, #16]
 80062da:	4b80      	ldr	r3, [pc, #512]	; (80064dc <pow+0x2ac>)
 80062dc:	9305      	str	r3, [sp, #20]
 80062de:	9b03      	ldr	r3, [sp, #12]
 80062e0:	930c      	str	r3, [sp, #48]	; 0x30
 80062e2:	9b02      	ldr	r3, [sp, #8]
 80062e4:	e9cd ab06 	strd	sl, fp, [sp, #24]
 80062e8:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80062ec:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d061      	beq.n	80063b8 <pow+0x188>
 80062f4:	4b7a      	ldr	r3, [pc, #488]	; (80064e0 <pow+0x2b0>)
 80062f6:	2200      	movs	r2, #0
 80062f8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80062fc:	e0e0      	b.n	80064c0 <pow+0x290>
 80062fe:	4620      	mov	r0, r4
 8006300:	4629      	mov	r1, r5
 8006302:	f000 fef6 	bl	80070f2 <finite>
 8006306:	2800      	cmp	r0, #0
 8006308:	f000 80e3 	beq.w	80064d2 <pow+0x2a2>
 800630c:	4632      	mov	r2, r6
 800630e:	463b      	mov	r3, r7
 8006310:	4620      	mov	r0, r4
 8006312:	4629      	mov	r1, r5
 8006314:	f7fa fbd6 	bl	8000ac4 <__aeabi_dcmplt>
 8006318:	2800      	cmp	r0, #0
 800631a:	f000 80da 	beq.w	80064d2 <pow+0x2a2>
 800631e:	2301      	movs	r3, #1
 8006320:	9304      	str	r3, [sp, #16]
 8006322:	4b6e      	ldr	r3, [pc, #440]	; (80064dc <pow+0x2ac>)
 8006324:	9305      	str	r3, [sp, #20]
 8006326:	f999 3000 	ldrsb.w	r3, [r9]
 800632a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800632e:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8006332:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d030      	beq.n	800639c <pow+0x16c>
 800633a:	496a      	ldr	r1, [pc, #424]	; (80064e4 <pow+0x2b4>)
 800633c:	2000      	movs	r0, #0
 800633e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006342:	2b02      	cmp	r3, #2
 8006344:	e037      	b.n	80063b6 <pow+0x186>
 8006346:	e9dd 0100 	ldrd	r0, r1, [sp]
 800634a:	f000 fed2 	bl	80070f2 <finite>
 800634e:	9002      	str	r0, [sp, #8]
 8006350:	2800      	cmp	r0, #0
 8006352:	f040 808a 	bne.w	800646a <pow+0x23a>
 8006356:	4650      	mov	r0, sl
 8006358:	4659      	mov	r1, fp
 800635a:	f000 feca 	bl	80070f2 <finite>
 800635e:	2800      	cmp	r0, #0
 8006360:	f000 8083 	beq.w	800646a <pow+0x23a>
 8006364:	4620      	mov	r0, r4
 8006366:	4629      	mov	r1, r5
 8006368:	f000 fec3 	bl	80070f2 <finite>
 800636c:	2800      	cmp	r0, #0
 800636e:	d07c      	beq.n	800646a <pow+0x23a>
 8006370:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006374:	4619      	mov	r1, r3
 8006376:	4610      	mov	r0, r2
 8006378:	f7fa fbcc 	bl	8000b14 <__aeabi_dcmpun>
 800637c:	f999 9000 	ldrsb.w	r9, [r9]
 8006380:	4b56      	ldr	r3, [pc, #344]	; (80064dc <pow+0x2ac>)
 8006382:	b310      	cbz	r0, 80063ca <pow+0x19a>
 8006384:	2201      	movs	r2, #1
 8006386:	9305      	str	r3, [sp, #20]
 8006388:	9b02      	ldr	r3, [sp, #8]
 800638a:	9204      	str	r2, [sp, #16]
 800638c:	930c      	str	r3, [sp, #48]	; 0x30
 800638e:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8006392:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8006396:	f1b9 0f00 	cmp.w	r9, #0
 800639a:	d102      	bne.n	80063a2 <pow+0x172>
 800639c:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 80063a0:	e00a      	b.n	80063b8 <pow+0x188>
 80063a2:	4632      	mov	r2, r6
 80063a4:	463b      	mov	r3, r7
 80063a6:	4630      	mov	r0, r6
 80063a8:	4639      	mov	r1, r7
 80063aa:	f7fa fa43 	bl	8000834 <__aeabi_ddiv>
 80063ae:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80063b2:	f1b9 0f02 	cmp.w	r9, #2
 80063b6:	d004      	beq.n	80063c2 <pow+0x192>
 80063b8:	a804      	add	r0, sp, #16
 80063ba:	f000 fea0 	bl	80070fe <matherr>
 80063be:	2800      	cmp	r0, #0
 80063c0:	d17e      	bne.n	80064c0 <pow+0x290>
 80063c2:	f000 ffa7 	bl	8007314 <__errno>
 80063c6:	2321      	movs	r3, #33	; 0x21
 80063c8:	e079      	b.n	80064be <pow+0x28e>
 80063ca:	2203      	movs	r2, #3
 80063cc:	9204      	str	r2, [sp, #16]
 80063ce:	9305      	str	r3, [sp, #20]
 80063d0:	900c      	str	r0, [sp, #48]	; 0x30
 80063d2:	e9cd ab06 	strd	sl, fp, [sp, #24]
 80063d6:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80063da:	f1b9 0f00 	cmp.w	r9, #0
 80063de:	d122      	bne.n	8006426 <pow+0x1f6>
 80063e0:	4b41      	ldr	r3, [pc, #260]	; (80064e8 <pow+0x2b8>)
 80063e2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80063e6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80063ea:	4650      	mov	r0, sl
 80063ec:	4632      	mov	r2, r6
 80063ee:	463b      	mov	r3, r7
 80063f0:	4659      	mov	r1, fp
 80063f2:	f7fa fb67 	bl	8000ac4 <__aeabi_dcmplt>
 80063f6:	2800      	cmp	r0, #0
 80063f8:	d05a      	beq.n	80064b0 <pow+0x280>
 80063fa:	2200      	movs	r2, #0
 80063fc:	4b3b      	ldr	r3, [pc, #236]	; (80064ec <pow+0x2bc>)
 80063fe:	4620      	mov	r0, r4
 8006400:	4629      	mov	r1, r5
 8006402:	f7fa f8ed 	bl	80005e0 <__aeabi_dmul>
 8006406:	4604      	mov	r4, r0
 8006408:	460d      	mov	r5, r1
 800640a:	f000 fe81 	bl	8007110 <rint>
 800640e:	4602      	mov	r2, r0
 8006410:	460b      	mov	r3, r1
 8006412:	4620      	mov	r0, r4
 8006414:	4629      	mov	r1, r5
 8006416:	f7fa fb4b 	bl	8000ab0 <__aeabi_dcmpeq>
 800641a:	2800      	cmp	r0, #0
 800641c:	d144      	bne.n	80064a8 <pow+0x278>
 800641e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006422:	4b33      	ldr	r3, [pc, #204]	; (80064f0 <pow+0x2c0>)
 8006424:	e01e      	b.n	8006464 <pow+0x234>
 8006426:	4b33      	ldr	r3, [pc, #204]	; (80064f4 <pow+0x2c4>)
 8006428:	2200      	movs	r2, #0
 800642a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800642e:	4650      	mov	r0, sl
 8006430:	4632      	mov	r2, r6
 8006432:	463b      	mov	r3, r7
 8006434:	4659      	mov	r1, fp
 8006436:	f7fa fb45 	bl	8000ac4 <__aeabi_dcmplt>
 800643a:	2800      	cmp	r0, #0
 800643c:	d034      	beq.n	80064a8 <pow+0x278>
 800643e:	2200      	movs	r2, #0
 8006440:	4b2a      	ldr	r3, [pc, #168]	; (80064ec <pow+0x2bc>)
 8006442:	4620      	mov	r0, r4
 8006444:	4629      	mov	r1, r5
 8006446:	f7fa f8cb 	bl	80005e0 <__aeabi_dmul>
 800644a:	4604      	mov	r4, r0
 800644c:	460d      	mov	r5, r1
 800644e:	f000 fe5f 	bl	8007110 <rint>
 8006452:	4602      	mov	r2, r0
 8006454:	460b      	mov	r3, r1
 8006456:	4620      	mov	r0, r4
 8006458:	4629      	mov	r1, r5
 800645a:	f7fa fb29 	bl	8000ab0 <__aeabi_dcmpeq>
 800645e:	bb18      	cbnz	r0, 80064a8 <pow+0x278>
 8006460:	4b20      	ldr	r3, [pc, #128]	; (80064e4 <pow+0x2b4>)
 8006462:	2200      	movs	r2, #0
 8006464:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006468:	e01e      	b.n	80064a8 <pow+0x278>
 800646a:	2600      	movs	r6, #0
 800646c:	2700      	movs	r7, #0
 800646e:	4632      	mov	r2, r6
 8006470:	463b      	mov	r3, r7
 8006472:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006476:	f7fa fb1b 	bl	8000ab0 <__aeabi_dcmpeq>
 800647a:	b350      	cbz	r0, 80064d2 <pow+0x2a2>
 800647c:	4650      	mov	r0, sl
 800647e:	4659      	mov	r1, fp
 8006480:	f000 fe37 	bl	80070f2 <finite>
 8006484:	b328      	cbz	r0, 80064d2 <pow+0x2a2>
 8006486:	4620      	mov	r0, r4
 8006488:	4629      	mov	r1, r5
 800648a:	f000 fe32 	bl	80070f2 <finite>
 800648e:	b300      	cbz	r0, 80064d2 <pow+0x2a2>
 8006490:	2304      	movs	r3, #4
 8006492:	9304      	str	r3, [sp, #16]
 8006494:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8006498:	4b10      	ldr	r3, [pc, #64]	; (80064dc <pow+0x2ac>)
 800649a:	9305      	str	r3, [sp, #20]
 800649c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80064a0:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 80064a4:	2300      	movs	r3, #0
 80064a6:	930c      	str	r3, [sp, #48]	; 0x30
 80064a8:	f998 3000 	ldrsb.w	r3, [r8]
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d003      	beq.n	80064b8 <pow+0x288>
 80064b0:	a804      	add	r0, sp, #16
 80064b2:	f000 fe24 	bl	80070fe <matherr>
 80064b6:	b918      	cbnz	r0, 80064c0 <pow+0x290>
 80064b8:	f000 ff2c 	bl	8007314 <__errno>
 80064bc:	2322      	movs	r3, #34	; 0x22
 80064be:	6003      	str	r3, [r0, #0]
 80064c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80064c2:	b11b      	cbz	r3, 80064cc <pow+0x29c>
 80064c4:	f000 ff26 	bl	8007314 <__errno>
 80064c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80064ca:	6003      	str	r3, [r0, #0]
 80064cc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80064d0:	e001      	b.n	80064d6 <pow+0x2a6>
 80064d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80064d6:	b00f      	add	sp, #60	; 0x3c
 80064d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064dc:	08007411 	.word	0x08007411
 80064e0:	3ff00000 	.word	0x3ff00000
 80064e4:	fff00000 	.word	0xfff00000
 80064e8:	47efffff 	.word	0x47efffff
 80064ec:	3fe00000 	.word	0x3fe00000
 80064f0:	c7efffff 	.word	0xc7efffff
 80064f4:	7ff00000 	.word	0x7ff00000
 80064f8:	20000770 	.word	0x20000770

080064fc <sqrt>:
 80064fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006500:	b08b      	sub	sp, #44	; 0x2c
 8006502:	4606      	mov	r6, r0
 8006504:	460f      	mov	r7, r1
 8006506:	f000 fd47 	bl	8006f98 <__ieee754_sqrt>
 800650a:	4b26      	ldr	r3, [pc, #152]	; (80065a4 <sqrt+0xa8>)
 800650c:	f993 a000 	ldrsb.w	sl, [r3]
 8006510:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006514:	4604      	mov	r4, r0
 8006516:	460d      	mov	r5, r1
 8006518:	d03f      	beq.n	800659a <sqrt+0x9e>
 800651a:	4632      	mov	r2, r6
 800651c:	463b      	mov	r3, r7
 800651e:	4630      	mov	r0, r6
 8006520:	4639      	mov	r1, r7
 8006522:	f7fa faf7 	bl	8000b14 <__aeabi_dcmpun>
 8006526:	4683      	mov	fp, r0
 8006528:	2800      	cmp	r0, #0
 800652a:	d136      	bne.n	800659a <sqrt+0x9e>
 800652c:	f04f 0800 	mov.w	r8, #0
 8006530:	f04f 0900 	mov.w	r9, #0
 8006534:	4642      	mov	r2, r8
 8006536:	464b      	mov	r3, r9
 8006538:	4630      	mov	r0, r6
 800653a:	4639      	mov	r1, r7
 800653c:	f7fa fac2 	bl	8000ac4 <__aeabi_dcmplt>
 8006540:	b358      	cbz	r0, 800659a <sqrt+0x9e>
 8006542:	2301      	movs	r3, #1
 8006544:	9300      	str	r3, [sp, #0]
 8006546:	4b18      	ldr	r3, [pc, #96]	; (80065a8 <sqrt+0xac>)
 8006548:	9301      	str	r3, [sp, #4]
 800654a:	f8cd b020 	str.w	fp, [sp, #32]
 800654e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006552:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006556:	f1ba 0f00 	cmp.w	sl, #0
 800655a:	d102      	bne.n	8006562 <sqrt+0x66>
 800655c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8006560:	e00a      	b.n	8006578 <sqrt+0x7c>
 8006562:	4642      	mov	r2, r8
 8006564:	464b      	mov	r3, r9
 8006566:	4640      	mov	r0, r8
 8006568:	4649      	mov	r1, r9
 800656a:	f7fa f963 	bl	8000834 <__aeabi_ddiv>
 800656e:	f1ba 0f02 	cmp.w	sl, #2
 8006572:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006576:	d003      	beq.n	8006580 <sqrt+0x84>
 8006578:	4668      	mov	r0, sp
 800657a:	f000 fdc0 	bl	80070fe <matherr>
 800657e:	b918      	cbnz	r0, 8006588 <sqrt+0x8c>
 8006580:	f000 fec8 	bl	8007314 <__errno>
 8006584:	2321      	movs	r3, #33	; 0x21
 8006586:	6003      	str	r3, [r0, #0]
 8006588:	9b08      	ldr	r3, [sp, #32]
 800658a:	b11b      	cbz	r3, 8006594 <sqrt+0x98>
 800658c:	f000 fec2 	bl	8007314 <__errno>
 8006590:	9b08      	ldr	r3, [sp, #32]
 8006592:	6003      	str	r3, [r0, #0]
 8006594:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006598:	e001      	b.n	800659e <sqrt+0xa2>
 800659a:	4620      	mov	r0, r4
 800659c:	4629      	mov	r1, r5
 800659e:	b00b      	add	sp, #44	; 0x2c
 80065a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065a4:	20000770 	.word	0x20000770
 80065a8:	08007415 	.word	0x08007415
 80065ac:	00000000 	.word	0x00000000

080065b0 <__ieee754_pow>:
 80065b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065b4:	b091      	sub	sp, #68	; 0x44
 80065b6:	e9cd 2300 	strd	r2, r3, [sp]
 80065ba:	e89d 0208 	ldmia.w	sp, {r3, r9}
 80065be:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 80065c2:	4607      	mov	r7, r0
 80065c4:	4682      	mov	sl, r0
 80065c6:	ea56 0003 	orrs.w	r0, r6, r3
 80065ca:	460c      	mov	r4, r1
 80065cc:	4688      	mov	r8, r1
 80065ce:	f000 8497 	beq.w	8006f00 <__ieee754_pow+0x950>
 80065d2:	4abd      	ldr	r2, [pc, #756]	; (80068c8 <__ieee754_pow+0x318>)
 80065d4:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 80065d8:	4295      	cmp	r5, r2
 80065da:	dc08      	bgt.n	80065ee <__ieee754_pow+0x3e>
 80065dc:	d102      	bne.n	80065e4 <__ieee754_pow+0x34>
 80065de:	b937      	cbnz	r7, 80065ee <__ieee754_pow+0x3e>
 80065e0:	f000 bc99 	b.w	8006f16 <__ieee754_pow+0x966>
 80065e4:	4296      	cmp	r6, r2
 80065e6:	dc02      	bgt.n	80065ee <__ieee754_pow+0x3e>
 80065e8:	4296      	cmp	r6, r2
 80065ea:	d10e      	bne.n	800660a <__ieee754_pow+0x5a>
 80065ec:	b16b      	cbz	r3, 800660a <__ieee754_pow+0x5a>
 80065ee:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80065f2:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80065f6:	ea55 000a 	orrs.w	r0, r5, sl
 80065fa:	f000 8481 	beq.w	8006f00 <__ieee754_pow+0x950>
 80065fe:	48b3      	ldr	r0, [pc, #716]	; (80068cc <__ieee754_pow+0x31c>)
 8006600:	b011      	add	sp, #68	; 0x44
 8006602:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006606:	f000 bd7d 	b.w	8007104 <nan>
 800660a:	f1b8 0f00 	cmp.w	r8, #0
 800660e:	da2a      	bge.n	8006666 <__ieee754_pow+0xb6>
 8006610:	4aaf      	ldr	r2, [pc, #700]	; (80068d0 <__ieee754_pow+0x320>)
 8006612:	4296      	cmp	r6, r2
 8006614:	dc24      	bgt.n	8006660 <__ieee754_pow+0xb0>
 8006616:	f1a2 7254 	sub.w	r2, r2, #55574528	; 0x3500000
 800661a:	4296      	cmp	r6, r2
 800661c:	dd23      	ble.n	8006666 <__ieee754_pow+0xb6>
 800661e:	1532      	asrs	r2, r6, #20
 8006620:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006624:	2a14      	cmp	r2, #20
 8006626:	dd0c      	ble.n	8006642 <__ieee754_pow+0x92>
 8006628:	f1c2 0234 	rsb	r2, r2, #52	; 0x34
 800662c:	fa23 f102 	lsr.w	r1, r3, r2
 8006630:	fa01 f202 	lsl.w	r2, r1, r2
 8006634:	4293      	cmp	r3, r2
 8006636:	d116      	bne.n	8006666 <__ieee754_pow+0xb6>
 8006638:	f001 0101 	and.w	r1, r1, #1
 800663c:	f1c1 0b02 	rsb	fp, r1, #2
 8006640:	e013      	b.n	800666a <__ieee754_pow+0xba>
 8006642:	2b00      	cmp	r3, #0
 8006644:	d155      	bne.n	80066f2 <__ieee754_pow+0x142>
 8006646:	f1c2 0214 	rsb	r2, r2, #20
 800664a:	fa46 f102 	asr.w	r1, r6, r2
 800664e:	fa01 f202 	lsl.w	r2, r1, r2
 8006652:	4296      	cmp	r6, r2
 8006654:	d12a      	bne.n	80066ac <__ieee754_pow+0xfc>
 8006656:	f001 0101 	and.w	r1, r1, #1
 800665a:	f1c1 0b02 	rsb	fp, r1, #2
 800665e:	e026      	b.n	80066ae <__ieee754_pow+0xfe>
 8006660:	f04f 0b02 	mov.w	fp, #2
 8006664:	e001      	b.n	800666a <__ieee754_pow+0xba>
 8006666:	f04f 0b00 	mov.w	fp, #0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d143      	bne.n	80066f6 <__ieee754_pow+0x146>
 800666e:	4a96      	ldr	r2, [pc, #600]	; (80068c8 <__ieee754_pow+0x318>)
 8006670:	4296      	cmp	r6, r2
 8006672:	d11c      	bne.n	80066ae <__ieee754_pow+0xfe>
 8006674:	f105 4240 	add.w	r2, r5, #3221225472	; 0xc0000000
 8006678:	f502 1280 	add.w	r2, r2, #1048576	; 0x100000
 800667c:	ea52 020a 	orrs.w	r2, r2, sl
 8006680:	f000 843f 	beq.w	8006f02 <__ieee754_pow+0x952>
 8006684:	4b93      	ldr	r3, [pc, #588]	; (80068d4 <__ieee754_pow+0x324>)
 8006686:	429d      	cmp	r5, r3
 8006688:	dd07      	ble.n	800669a <__ieee754_pow+0xea>
 800668a:	f1b9 0f00 	cmp.w	r9, #0
 800668e:	f280 843a 	bge.w	8006f06 <__ieee754_pow+0x956>
 8006692:	2300      	movs	r3, #0
 8006694:	4619      	mov	r1, r3
 8006696:	f000 bc43 	b.w	8006f20 <__ieee754_pow+0x970>
 800669a:	f1b9 0f00 	cmp.w	r9, #0
 800669e:	daf8      	bge.n	8006692 <__ieee754_pow+0xe2>
 80066a0:	9a01      	ldr	r2, [sp, #4]
 80066a2:	9b00      	ldr	r3, [sp, #0]
 80066a4:	f102 4100 	add.w	r1, r2, #2147483648	; 0x80000000
 80066a8:	f000 bc3a 	b.w	8006f20 <__ieee754_pow+0x970>
 80066ac:	469b      	mov	fp, r3
 80066ae:	4b8a      	ldr	r3, [pc, #552]	; (80068d8 <__ieee754_pow+0x328>)
 80066b0:	429e      	cmp	r6, r3
 80066b2:	d108      	bne.n	80066c6 <__ieee754_pow+0x116>
 80066b4:	f1b9 0f00 	cmp.w	r9, #0
 80066b8:	f280 8428 	bge.w	8006f0c <__ieee754_pow+0x95c>
 80066bc:	463a      	mov	r2, r7
 80066be:	4623      	mov	r3, r4
 80066c0:	2000      	movs	r0, #0
 80066c2:	4985      	ldr	r1, [pc, #532]	; (80068d8 <__ieee754_pow+0x328>)
 80066c4:	e03e      	b.n	8006744 <__ieee754_pow+0x194>
 80066c6:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80066ca:	d105      	bne.n	80066d8 <__ieee754_pow+0x128>
 80066cc:	463a      	mov	r2, r7
 80066ce:	4623      	mov	r3, r4
 80066d0:	4638      	mov	r0, r7
 80066d2:	4621      	mov	r1, r4
 80066d4:	f000 bc11 	b.w	8006efa <__ieee754_pow+0x94a>
 80066d8:	4b80      	ldr	r3, [pc, #512]	; (80068dc <__ieee754_pow+0x32c>)
 80066da:	4599      	cmp	r9, r3
 80066dc:	d10b      	bne.n	80066f6 <__ieee754_pow+0x146>
 80066de:	f1b8 0f00 	cmp.w	r8, #0
 80066e2:	db08      	blt.n	80066f6 <__ieee754_pow+0x146>
 80066e4:	4638      	mov	r0, r7
 80066e6:	4621      	mov	r1, r4
 80066e8:	b011      	add	sp, #68	; 0x44
 80066ea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ee:	f000 bc53 	b.w	8006f98 <__ieee754_sqrt>
 80066f2:	f04f 0b00 	mov.w	fp, #0
 80066f6:	4638      	mov	r0, r7
 80066f8:	4621      	mov	r1, r4
 80066fa:	f000 fcf7 	bl	80070ec <fabs>
 80066fe:	f1ba 0f00 	cmp.w	sl, #0
 8006702:	d12a      	bne.n	800675a <__ieee754_pow+0x1aa>
 8006704:	b125      	cbz	r5, 8006710 <__ieee754_pow+0x160>
 8006706:	4b74      	ldr	r3, [pc, #464]	; (80068d8 <__ieee754_pow+0x328>)
 8006708:	f028 4240 	bic.w	r2, r8, #3221225472	; 0xc0000000
 800670c:	429a      	cmp	r2, r3
 800670e:	d124      	bne.n	800675a <__ieee754_pow+0x1aa>
 8006710:	f1b9 0f00 	cmp.w	r9, #0
 8006714:	da05      	bge.n	8006722 <__ieee754_pow+0x172>
 8006716:	4602      	mov	r2, r0
 8006718:	460b      	mov	r3, r1
 800671a:	2000      	movs	r0, #0
 800671c:	496e      	ldr	r1, [pc, #440]	; (80068d8 <__ieee754_pow+0x328>)
 800671e:	f7fa f889 	bl	8000834 <__aeabi_ddiv>
 8006722:	f1b8 0f00 	cmp.w	r8, #0
 8006726:	f280 83f4 	bge.w	8006f12 <__ieee754_pow+0x962>
 800672a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800672e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8006732:	ea55 030b 	orrs.w	r3, r5, fp
 8006736:	d108      	bne.n	800674a <__ieee754_pow+0x19a>
 8006738:	4602      	mov	r2, r0
 800673a:	460b      	mov	r3, r1
 800673c:	f7f9 fd9c 	bl	8000278 <__aeabi_dsub>
 8006740:	4602      	mov	r2, r0
 8006742:	460b      	mov	r3, r1
 8006744:	f7fa f876 	bl	8000834 <__aeabi_ddiv>
 8006748:	e3e3      	b.n	8006f12 <__ieee754_pow+0x962>
 800674a:	f1bb 0f01 	cmp.w	fp, #1
 800674e:	4603      	mov	r3, r0
 8006750:	f040 83e6 	bne.w	8006f20 <__ieee754_pow+0x970>
 8006754:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8006758:	e3e2      	b.n	8006f20 <__ieee754_pow+0x970>
 800675a:	ea4f 78d8 	mov.w	r8, r8, lsr #31
 800675e:	f108 33ff 	add.w	r3, r8, #4294967295
 8006762:	930d      	str	r3, [sp, #52]	; 0x34
 8006764:	ea5b 0303 	orrs.w	r3, fp, r3
 8006768:	d104      	bne.n	8006774 <__ieee754_pow+0x1c4>
 800676a:	463a      	mov	r2, r7
 800676c:	4623      	mov	r3, r4
 800676e:	4638      	mov	r0, r7
 8006770:	4621      	mov	r1, r4
 8006772:	e7e3      	b.n	800673c <__ieee754_pow+0x18c>
 8006774:	4b5a      	ldr	r3, [pc, #360]	; (80068e0 <__ieee754_pow+0x330>)
 8006776:	429e      	cmp	r6, r3
 8006778:	dd6d      	ble.n	8006856 <__ieee754_pow+0x2a6>
 800677a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800677e:	429e      	cmp	r6, r3
 8006780:	dd0b      	ble.n	800679a <__ieee754_pow+0x1ea>
 8006782:	4b54      	ldr	r3, [pc, #336]	; (80068d4 <__ieee754_pow+0x324>)
 8006784:	429d      	cmp	r5, r3
 8006786:	dc0e      	bgt.n	80067a6 <__ieee754_pow+0x1f6>
 8006788:	f1b9 0f00 	cmp.w	r9, #0
 800678c:	da81      	bge.n	8006692 <__ieee754_pow+0xe2>
 800678e:	a344      	add	r3, pc, #272	; (adr r3, 80068a0 <__ieee754_pow+0x2f0>)
 8006790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006794:	4610      	mov	r0, r2
 8006796:	4619      	mov	r1, r3
 8006798:	e3af      	b.n	8006efa <__ieee754_pow+0x94a>
 800679a:	4b52      	ldr	r3, [pc, #328]	; (80068e4 <__ieee754_pow+0x334>)
 800679c:	429d      	cmp	r5, r3
 800679e:	ddf3      	ble.n	8006788 <__ieee754_pow+0x1d8>
 80067a0:	4b4d      	ldr	r3, [pc, #308]	; (80068d8 <__ieee754_pow+0x328>)
 80067a2:	429d      	cmp	r5, r3
 80067a4:	dd03      	ble.n	80067ae <__ieee754_pow+0x1fe>
 80067a6:	f1b9 0f00 	cmp.w	r9, #0
 80067aa:	dcf0      	bgt.n	800678e <__ieee754_pow+0x1de>
 80067ac:	e771      	b.n	8006692 <__ieee754_pow+0xe2>
 80067ae:	2200      	movs	r2, #0
 80067b0:	4b49      	ldr	r3, [pc, #292]	; (80068d8 <__ieee754_pow+0x328>)
 80067b2:	f7f9 fd61 	bl	8000278 <__aeabi_dsub>
 80067b6:	a33c      	add	r3, pc, #240	; (adr r3, 80068a8 <__ieee754_pow+0x2f8>)
 80067b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067bc:	4604      	mov	r4, r0
 80067be:	460d      	mov	r5, r1
 80067c0:	f7f9 ff0e 	bl	80005e0 <__aeabi_dmul>
 80067c4:	a33a      	add	r3, pc, #232	; (adr r3, 80068b0 <__ieee754_pow+0x300>)
 80067c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ca:	4606      	mov	r6, r0
 80067cc:	460f      	mov	r7, r1
 80067ce:	4620      	mov	r0, r4
 80067d0:	4629      	mov	r1, r5
 80067d2:	f7f9 ff05 	bl	80005e0 <__aeabi_dmul>
 80067d6:	2200      	movs	r2, #0
 80067d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067dc:	4b42      	ldr	r3, [pc, #264]	; (80068e8 <__ieee754_pow+0x338>)
 80067de:	4620      	mov	r0, r4
 80067e0:	4629      	mov	r1, r5
 80067e2:	f7f9 fefd 	bl	80005e0 <__aeabi_dmul>
 80067e6:	4602      	mov	r2, r0
 80067e8:	460b      	mov	r3, r1
 80067ea:	a133      	add	r1, pc, #204	; (adr r1, 80068b8 <__ieee754_pow+0x308>)
 80067ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80067f0:	f7f9 fd42 	bl	8000278 <__aeabi_dsub>
 80067f4:	4622      	mov	r2, r4
 80067f6:	462b      	mov	r3, r5
 80067f8:	f7f9 fef2 	bl	80005e0 <__aeabi_dmul>
 80067fc:	4602      	mov	r2, r0
 80067fe:	460b      	mov	r3, r1
 8006800:	2000      	movs	r0, #0
 8006802:	4936      	ldr	r1, [pc, #216]	; (80068dc <__ieee754_pow+0x32c>)
 8006804:	f7f9 fd38 	bl	8000278 <__aeabi_dsub>
 8006808:	4622      	mov	r2, r4
 800680a:	462b      	mov	r3, r5
 800680c:	4680      	mov	r8, r0
 800680e:	4689      	mov	r9, r1
 8006810:	4620      	mov	r0, r4
 8006812:	4629      	mov	r1, r5
 8006814:	f7f9 fee4 	bl	80005e0 <__aeabi_dmul>
 8006818:	4602      	mov	r2, r0
 800681a:	460b      	mov	r3, r1
 800681c:	4640      	mov	r0, r8
 800681e:	4649      	mov	r1, r9
 8006820:	f7f9 fede 	bl	80005e0 <__aeabi_dmul>
 8006824:	a326      	add	r3, pc, #152	; (adr r3, 80068c0 <__ieee754_pow+0x310>)
 8006826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800682a:	f7f9 fed9 	bl	80005e0 <__aeabi_dmul>
 800682e:	4602      	mov	r2, r0
 8006830:	460b      	mov	r3, r1
 8006832:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006836:	f7f9 fd1f 	bl	8000278 <__aeabi_dsub>
 800683a:	4602      	mov	r2, r0
 800683c:	460b      	mov	r3, r1
 800683e:	4604      	mov	r4, r0
 8006840:	460d      	mov	r5, r1
 8006842:	4630      	mov	r0, r6
 8006844:	4639      	mov	r1, r7
 8006846:	f7f9 fd19 	bl	800027c <__adddf3>
 800684a:	2000      	movs	r0, #0
 800684c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006850:	4632      	mov	r2, r6
 8006852:	463b      	mov	r3, r7
 8006854:	e1a7      	b.n	8006ba6 <__ieee754_pow+0x5f6>
 8006856:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 800685a:	f04f 0200 	mov.w	r2, #0
 800685e:	da05      	bge.n	800686c <__ieee754_pow+0x2bc>
 8006860:	4b22      	ldr	r3, [pc, #136]	; (80068ec <__ieee754_pow+0x33c>)
 8006862:	f7f9 febd 	bl	80005e0 <__aeabi_dmul>
 8006866:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800686a:	460d      	mov	r5, r1
 800686c:	152b      	asrs	r3, r5, #20
 800686e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006872:	4413      	add	r3, r2
 8006874:	4a1e      	ldr	r2, [pc, #120]	; (80068f0 <__ieee754_pow+0x340>)
 8006876:	9307      	str	r3, [sp, #28]
 8006878:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800687c:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8006880:	4293      	cmp	r3, r2
 8006882:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006886:	dd07      	ble.n	8006898 <__ieee754_pow+0x2e8>
 8006888:	4a1a      	ldr	r2, [pc, #104]	; (80068f4 <__ieee754_pow+0x344>)
 800688a:	4293      	cmp	r3, r2
 800688c:	dd34      	ble.n	80068f8 <__ieee754_pow+0x348>
 800688e:	9b07      	ldr	r3, [sp, #28]
 8006890:	3301      	adds	r3, #1
 8006892:	9307      	str	r3, [sp, #28]
 8006894:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8006898:	f04f 0a00 	mov.w	sl, #0
 800689c:	e02e      	b.n	80068fc <__ieee754_pow+0x34c>
 800689e:	bf00      	nop
 80068a0:	8800759c 	.word	0x8800759c
 80068a4:	7e37e43c 	.word	0x7e37e43c
 80068a8:	60000000 	.word	0x60000000
 80068ac:	3ff71547 	.word	0x3ff71547
 80068b0:	f85ddf44 	.word	0xf85ddf44
 80068b4:	3e54ae0b 	.word	0x3e54ae0b
 80068b8:	55555555 	.word	0x55555555
 80068bc:	3fd55555 	.word	0x3fd55555
 80068c0:	652b82fe 	.word	0x652b82fe
 80068c4:	3ff71547 	.word	0x3ff71547
 80068c8:	7ff00000 	.word	0x7ff00000
 80068cc:	080073e3 	.word	0x080073e3
 80068d0:	433fffff 	.word	0x433fffff
 80068d4:	3fefffff 	.word	0x3fefffff
 80068d8:	3ff00000 	.word	0x3ff00000
 80068dc:	3fe00000 	.word	0x3fe00000
 80068e0:	41e00000 	.word	0x41e00000
 80068e4:	3feffffe 	.word	0x3feffffe
 80068e8:	3fd00000 	.word	0x3fd00000
 80068ec:	43400000 	.word	0x43400000
 80068f0:	0003988e 	.word	0x0003988e
 80068f4:	000bb679 	.word	0x000bb679
 80068f8:	f04f 0a01 	mov.w	sl, #1
 80068fc:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8006900:	930c      	str	r3, [sp, #48]	; 0x30
 8006902:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006904:	4bd0      	ldr	r3, [pc, #832]	; (8006c48 <__ieee754_pow+0x698>)
 8006906:	4413      	add	r3, r2
 8006908:	cb18      	ldmia	r3, {r3, r4}
 800690a:	4629      	mov	r1, r5
 800690c:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8006910:	461a      	mov	r2, r3
 8006912:	4623      	mov	r3, r4
 8006914:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006918:	f7f9 fcae 	bl	8000278 <__aeabi_dsub>
 800691c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006920:	4606      	mov	r6, r0
 8006922:	460f      	mov	r7, r1
 8006924:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006928:	f7f9 fca8 	bl	800027c <__adddf3>
 800692c:	4602      	mov	r2, r0
 800692e:	460b      	mov	r3, r1
 8006930:	2000      	movs	r0, #0
 8006932:	49c6      	ldr	r1, [pc, #792]	; (8006c4c <__ieee754_pow+0x69c>)
 8006934:	f7f9 ff7e 	bl	8000834 <__aeabi_ddiv>
 8006938:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800693c:	4602      	mov	r2, r0
 800693e:	460b      	mov	r3, r1
 8006940:	4630      	mov	r0, r6
 8006942:	4639      	mov	r1, r7
 8006944:	f7f9 fe4c 	bl	80005e0 <__aeabi_dmul>
 8006948:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800694c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006950:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006954:	2300      	movs	r3, #0
 8006956:	9302      	str	r3, [sp, #8]
 8006958:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800695c:	106d      	asrs	r5, r5, #1
 800695e:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8006962:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8006966:	2200      	movs	r2, #0
 8006968:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800696c:	4640      	mov	r0, r8
 800696e:	4649      	mov	r1, r9
 8006970:	4614      	mov	r4, r2
 8006972:	461d      	mov	r5, r3
 8006974:	f7f9 fe34 	bl	80005e0 <__aeabi_dmul>
 8006978:	4602      	mov	r2, r0
 800697a:	460b      	mov	r3, r1
 800697c:	4630      	mov	r0, r6
 800697e:	4639      	mov	r1, r7
 8006980:	f7f9 fc7a 	bl	8000278 <__aeabi_dsub>
 8006984:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006988:	4606      	mov	r6, r0
 800698a:	460f      	mov	r7, r1
 800698c:	4620      	mov	r0, r4
 800698e:	4629      	mov	r1, r5
 8006990:	f7f9 fc72 	bl	8000278 <__aeabi_dsub>
 8006994:	4602      	mov	r2, r0
 8006996:	460b      	mov	r3, r1
 8006998:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800699c:	f7f9 fc6c 	bl	8000278 <__aeabi_dsub>
 80069a0:	4642      	mov	r2, r8
 80069a2:	464b      	mov	r3, r9
 80069a4:	f7f9 fe1c 	bl	80005e0 <__aeabi_dmul>
 80069a8:	4602      	mov	r2, r0
 80069aa:	460b      	mov	r3, r1
 80069ac:	4630      	mov	r0, r6
 80069ae:	4639      	mov	r1, r7
 80069b0:	f7f9 fc62 	bl	8000278 <__aeabi_dsub>
 80069b4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80069b8:	f7f9 fe12 	bl	80005e0 <__aeabi_dmul>
 80069bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069c0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80069c4:	4610      	mov	r0, r2
 80069c6:	4619      	mov	r1, r3
 80069c8:	f7f9 fe0a 	bl	80005e0 <__aeabi_dmul>
 80069cc:	a38c      	add	r3, pc, #560	; (adr r3, 8006c00 <__ieee754_pow+0x650>)
 80069ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d2:	4604      	mov	r4, r0
 80069d4:	460d      	mov	r5, r1
 80069d6:	f7f9 fe03 	bl	80005e0 <__aeabi_dmul>
 80069da:	a38b      	add	r3, pc, #556	; (adr r3, 8006c08 <__ieee754_pow+0x658>)
 80069dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e0:	f7f9 fc4c 	bl	800027c <__adddf3>
 80069e4:	4622      	mov	r2, r4
 80069e6:	462b      	mov	r3, r5
 80069e8:	f7f9 fdfa 	bl	80005e0 <__aeabi_dmul>
 80069ec:	a388      	add	r3, pc, #544	; (adr r3, 8006c10 <__ieee754_pow+0x660>)
 80069ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f2:	f7f9 fc43 	bl	800027c <__adddf3>
 80069f6:	4622      	mov	r2, r4
 80069f8:	462b      	mov	r3, r5
 80069fa:	f7f9 fdf1 	bl	80005e0 <__aeabi_dmul>
 80069fe:	a386      	add	r3, pc, #536	; (adr r3, 8006c18 <__ieee754_pow+0x668>)
 8006a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a04:	f7f9 fc3a 	bl	800027c <__adddf3>
 8006a08:	4622      	mov	r2, r4
 8006a0a:	462b      	mov	r3, r5
 8006a0c:	f7f9 fde8 	bl	80005e0 <__aeabi_dmul>
 8006a10:	a383      	add	r3, pc, #524	; (adr r3, 8006c20 <__ieee754_pow+0x670>)
 8006a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a16:	f7f9 fc31 	bl	800027c <__adddf3>
 8006a1a:	4622      	mov	r2, r4
 8006a1c:	462b      	mov	r3, r5
 8006a1e:	f7f9 fddf 	bl	80005e0 <__aeabi_dmul>
 8006a22:	a381      	add	r3, pc, #516	; (adr r3, 8006c28 <__ieee754_pow+0x678>)
 8006a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a28:	f7f9 fc28 	bl	800027c <__adddf3>
 8006a2c:	4622      	mov	r2, r4
 8006a2e:	4606      	mov	r6, r0
 8006a30:	460f      	mov	r7, r1
 8006a32:	462b      	mov	r3, r5
 8006a34:	4620      	mov	r0, r4
 8006a36:	4629      	mov	r1, r5
 8006a38:	f7f9 fdd2 	bl	80005e0 <__aeabi_dmul>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	460b      	mov	r3, r1
 8006a40:	4630      	mov	r0, r6
 8006a42:	4639      	mov	r1, r7
 8006a44:	f7f9 fdcc 	bl	80005e0 <__aeabi_dmul>
 8006a48:	4642      	mov	r2, r8
 8006a4a:	4604      	mov	r4, r0
 8006a4c:	460d      	mov	r5, r1
 8006a4e:	464b      	mov	r3, r9
 8006a50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a54:	f7f9 fc12 	bl	800027c <__adddf3>
 8006a58:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a5c:	f7f9 fdc0 	bl	80005e0 <__aeabi_dmul>
 8006a60:	4622      	mov	r2, r4
 8006a62:	462b      	mov	r3, r5
 8006a64:	f7f9 fc0a 	bl	800027c <__adddf3>
 8006a68:	4642      	mov	r2, r8
 8006a6a:	4606      	mov	r6, r0
 8006a6c:	460f      	mov	r7, r1
 8006a6e:	464b      	mov	r3, r9
 8006a70:	4640      	mov	r0, r8
 8006a72:	4649      	mov	r1, r9
 8006a74:	f7f9 fdb4 	bl	80005e0 <__aeabi_dmul>
 8006a78:	2200      	movs	r2, #0
 8006a7a:	4b75      	ldr	r3, [pc, #468]	; (8006c50 <__ieee754_pow+0x6a0>)
 8006a7c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006a80:	f7f9 fbfc 	bl	800027c <__adddf3>
 8006a84:	4632      	mov	r2, r6
 8006a86:	463b      	mov	r3, r7
 8006a88:	f7f9 fbf8 	bl	800027c <__adddf3>
 8006a8c:	9802      	ldr	r0, [sp, #8]
 8006a8e:	460d      	mov	r5, r1
 8006a90:	4604      	mov	r4, r0
 8006a92:	4602      	mov	r2, r0
 8006a94:	460b      	mov	r3, r1
 8006a96:	4640      	mov	r0, r8
 8006a98:	4649      	mov	r1, r9
 8006a9a:	f7f9 fda1 	bl	80005e0 <__aeabi_dmul>
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	4680      	mov	r8, r0
 8006aa2:	4689      	mov	r9, r1
 8006aa4:	4b6a      	ldr	r3, [pc, #424]	; (8006c50 <__ieee754_pow+0x6a0>)
 8006aa6:	4620      	mov	r0, r4
 8006aa8:	4629      	mov	r1, r5
 8006aaa:	f7f9 fbe5 	bl	8000278 <__aeabi_dsub>
 8006aae:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006ab2:	f7f9 fbe1 	bl	8000278 <__aeabi_dsub>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	460b      	mov	r3, r1
 8006aba:	4630      	mov	r0, r6
 8006abc:	4639      	mov	r1, r7
 8006abe:	f7f9 fbdb 	bl	8000278 <__aeabi_dsub>
 8006ac2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ac6:	f7f9 fd8b 	bl	80005e0 <__aeabi_dmul>
 8006aca:	4622      	mov	r2, r4
 8006acc:	4606      	mov	r6, r0
 8006ace:	460f      	mov	r7, r1
 8006ad0:	462b      	mov	r3, r5
 8006ad2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006ad6:	f7f9 fd83 	bl	80005e0 <__aeabi_dmul>
 8006ada:	4602      	mov	r2, r0
 8006adc:	460b      	mov	r3, r1
 8006ade:	4630      	mov	r0, r6
 8006ae0:	4639      	mov	r1, r7
 8006ae2:	f7f9 fbcb 	bl	800027c <__adddf3>
 8006ae6:	4606      	mov	r6, r0
 8006ae8:	460f      	mov	r7, r1
 8006aea:	4602      	mov	r2, r0
 8006aec:	460b      	mov	r3, r1
 8006aee:	4640      	mov	r0, r8
 8006af0:	4649      	mov	r1, r9
 8006af2:	f7f9 fbc3 	bl	800027c <__adddf3>
 8006af6:	9802      	ldr	r0, [sp, #8]
 8006af8:	a34d      	add	r3, pc, #308	; (adr r3, 8006c30 <__ieee754_pow+0x680>)
 8006afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afe:	4604      	mov	r4, r0
 8006b00:	460d      	mov	r5, r1
 8006b02:	f7f9 fd6d 	bl	80005e0 <__aeabi_dmul>
 8006b06:	4642      	mov	r2, r8
 8006b08:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006b0c:	464b      	mov	r3, r9
 8006b0e:	4620      	mov	r0, r4
 8006b10:	4629      	mov	r1, r5
 8006b12:	f7f9 fbb1 	bl	8000278 <__aeabi_dsub>
 8006b16:	4602      	mov	r2, r0
 8006b18:	460b      	mov	r3, r1
 8006b1a:	4630      	mov	r0, r6
 8006b1c:	4639      	mov	r1, r7
 8006b1e:	f7f9 fbab 	bl	8000278 <__aeabi_dsub>
 8006b22:	a345      	add	r3, pc, #276	; (adr r3, 8006c38 <__ieee754_pow+0x688>)
 8006b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b28:	f7f9 fd5a 	bl	80005e0 <__aeabi_dmul>
 8006b2c:	a344      	add	r3, pc, #272	; (adr r3, 8006c40 <__ieee754_pow+0x690>)
 8006b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b32:	4606      	mov	r6, r0
 8006b34:	460f      	mov	r7, r1
 8006b36:	4620      	mov	r0, r4
 8006b38:	4629      	mov	r1, r5
 8006b3a:	f7f9 fd51 	bl	80005e0 <__aeabi_dmul>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	460b      	mov	r3, r1
 8006b42:	4630      	mov	r0, r6
 8006b44:	4639      	mov	r1, r7
 8006b46:	f7f9 fb99 	bl	800027c <__adddf3>
 8006b4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b4c:	4b41      	ldr	r3, [pc, #260]	; (8006c54 <__ieee754_pow+0x6a4>)
 8006b4e:	4413      	add	r3, r2
 8006b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b54:	f7f9 fb92 	bl	800027c <__adddf3>
 8006b58:	4604      	mov	r4, r0
 8006b5a:	9807      	ldr	r0, [sp, #28]
 8006b5c:	460d      	mov	r5, r1
 8006b5e:	f7f9 fcd9 	bl	8000514 <__aeabi_i2d>
 8006b62:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006b64:	4b3c      	ldr	r3, [pc, #240]	; (8006c58 <__ieee754_pow+0x6a8>)
 8006b66:	4413      	add	r3, r2
 8006b68:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b6c:	4606      	mov	r6, r0
 8006b6e:	460f      	mov	r7, r1
 8006b70:	4622      	mov	r2, r4
 8006b72:	462b      	mov	r3, r5
 8006b74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b78:	f7f9 fb80 	bl	800027c <__adddf3>
 8006b7c:	4642      	mov	r2, r8
 8006b7e:	464b      	mov	r3, r9
 8006b80:	f7f9 fb7c 	bl	800027c <__adddf3>
 8006b84:	4632      	mov	r2, r6
 8006b86:	463b      	mov	r3, r7
 8006b88:	f7f9 fb78 	bl	800027c <__adddf3>
 8006b8c:	9802      	ldr	r0, [sp, #8]
 8006b8e:	4632      	mov	r2, r6
 8006b90:	463b      	mov	r3, r7
 8006b92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b96:	f7f9 fb6f 	bl	8000278 <__aeabi_dsub>
 8006b9a:	4642      	mov	r2, r8
 8006b9c:	464b      	mov	r3, r9
 8006b9e:	f7f9 fb6b 	bl	8000278 <__aeabi_dsub>
 8006ba2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006ba6:	f7f9 fb67 	bl	8000278 <__aeabi_dsub>
 8006baa:	4602      	mov	r2, r0
 8006bac:	460b      	mov	r3, r1
 8006bae:	4620      	mov	r0, r4
 8006bb0:	4629      	mov	r1, r5
 8006bb2:	f7f9 fb61 	bl	8000278 <__aeabi_dsub>
 8006bb6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006bb8:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	bf0c      	ite	eq
 8006bc0:	4c26      	ldreq	r4, [pc, #152]	; (8006c5c <__ieee754_pow+0x6ac>)
 8006bc2:	4c22      	ldrne	r4, [pc, #136]	; (8006c4c <__ieee754_pow+0x69c>)
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006bca:	e9dd 4500 	ldrd	r4, r5, [sp]
 8006bce:	2400      	movs	r4, #0
 8006bd0:	4606      	mov	r6, r0
 8006bd2:	460f      	mov	r7, r1
 8006bd4:	4622      	mov	r2, r4
 8006bd6:	462b      	mov	r3, r5
 8006bd8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006bdc:	f7f9 fb4c 	bl	8000278 <__aeabi_dsub>
 8006be0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006be4:	f7f9 fcfc 	bl	80005e0 <__aeabi_dmul>
 8006be8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bec:	4680      	mov	r8, r0
 8006bee:	4689      	mov	r9, r1
 8006bf0:	4630      	mov	r0, r6
 8006bf2:	4639      	mov	r1, r7
 8006bf4:	f7f9 fcf4 	bl	80005e0 <__aeabi_dmul>
 8006bf8:	e032      	b.n	8006c60 <__ieee754_pow+0x6b0>
 8006bfa:	bf00      	nop
 8006bfc:	f3af 8000 	nop.w
 8006c00:	4a454eef 	.word	0x4a454eef
 8006c04:	3fca7e28 	.word	0x3fca7e28
 8006c08:	93c9db65 	.word	0x93c9db65
 8006c0c:	3fcd864a 	.word	0x3fcd864a
 8006c10:	a91d4101 	.word	0xa91d4101
 8006c14:	3fd17460 	.word	0x3fd17460
 8006c18:	518f264d 	.word	0x518f264d
 8006c1c:	3fd55555 	.word	0x3fd55555
 8006c20:	db6fabff 	.word	0xdb6fabff
 8006c24:	3fdb6db6 	.word	0x3fdb6db6
 8006c28:	33333303 	.word	0x33333303
 8006c2c:	3fe33333 	.word	0x3fe33333
 8006c30:	e0000000 	.word	0xe0000000
 8006c34:	3feec709 	.word	0x3feec709
 8006c38:	dc3a03fd 	.word	0xdc3a03fd
 8006c3c:	3feec709 	.word	0x3feec709
 8006c40:	145b01f5 	.word	0x145b01f5
 8006c44:	be3e2fe0 	.word	0xbe3e2fe0
 8006c48:	08007440 	.word	0x08007440
 8006c4c:	3ff00000 	.word	0x3ff00000
 8006c50:	40080000 	.word	0x40080000
 8006c54:	08007430 	.word	0x08007430
 8006c58:	08007420 	.word	0x08007420
 8006c5c:	bff00000 	.word	0xbff00000
 8006c60:	4602      	mov	r2, r0
 8006c62:	460b      	mov	r3, r1
 8006c64:	4640      	mov	r0, r8
 8006c66:	4649      	mov	r1, r9
 8006c68:	f7f9 fb08 	bl	800027c <__adddf3>
 8006c6c:	4622      	mov	r2, r4
 8006c6e:	462b      	mov	r3, r5
 8006c70:	4680      	mov	r8, r0
 8006c72:	4689      	mov	r9, r1
 8006c74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c78:	f7f9 fcb2 	bl	80005e0 <__aeabi_dmul>
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	4604      	mov	r4, r0
 8006c80:	460d      	mov	r5, r1
 8006c82:	4602      	mov	r2, r0
 8006c84:	4649      	mov	r1, r9
 8006c86:	4640      	mov	r0, r8
 8006c88:	e9cd 4500 	strd	r4, r5, [sp]
 8006c8c:	f7f9 faf6 	bl	800027c <__adddf3>
 8006c90:	4bbb      	ldr	r3, [pc, #748]	; (8006f80 <__ieee754_pow+0x9d0>)
 8006c92:	4299      	cmp	r1, r3
 8006c94:	4682      	mov	sl, r0
 8006c96:	460f      	mov	r7, r1
 8006c98:	460e      	mov	r6, r1
 8006c9a:	dd26      	ble.n	8006cea <__ieee754_pow+0x73a>
 8006c9c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8006ca0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8006ca4:	4303      	orrs	r3, r0
 8006ca6:	d115      	bne.n	8006cd4 <__ieee754_pow+0x724>
 8006ca8:	a39f      	add	r3, pc, #636	; (adr r3, 8006f28 <__ieee754_pow+0x978>)
 8006caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cae:	4640      	mov	r0, r8
 8006cb0:	4649      	mov	r1, r9
 8006cb2:	f7f9 fae3 	bl	800027c <__adddf3>
 8006cb6:	4622      	mov	r2, r4
 8006cb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cbc:	462b      	mov	r3, r5
 8006cbe:	4650      	mov	r0, sl
 8006cc0:	4639      	mov	r1, r7
 8006cc2:	f7f9 fad9 	bl	8000278 <__aeabi_dsub>
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	460b      	mov	r3, r1
 8006cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cce:	f7f9 ff17 	bl	8000b00 <__aeabi_dcmpgt>
 8006cd2:	b348      	cbz	r0, 8006d28 <__ieee754_pow+0x778>
 8006cd4:	a396      	add	r3, pc, #600	; (adr r3, 8006f30 <__ieee754_pow+0x980>)
 8006cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cde:	f7f9 fc7f 	bl	80005e0 <__aeabi_dmul>
 8006ce2:	a393      	add	r3, pc, #588	; (adr r3, 8006f30 <__ieee754_pow+0x980>)
 8006ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce8:	e107      	b.n	8006efa <__ieee754_pow+0x94a>
 8006cea:	4ba6      	ldr	r3, [pc, #664]	; (8006f84 <__ieee754_pow+0x9d4>)
 8006cec:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8006cf0:	429f      	cmp	r7, r3
 8006cf2:	dd19      	ble.n	8006d28 <__ieee754_pow+0x778>
 8006cf4:	4ba4      	ldr	r3, [pc, #656]	; (8006f88 <__ieee754_pow+0x9d8>)
 8006cf6:	440b      	add	r3, r1
 8006cf8:	4303      	orrs	r3, r0
 8006cfa:	d10a      	bne.n	8006d12 <__ieee754_pow+0x762>
 8006cfc:	4622      	mov	r2, r4
 8006cfe:	462b      	mov	r3, r5
 8006d00:	f7f9 faba 	bl	8000278 <__aeabi_dsub>
 8006d04:	4602      	mov	r2, r0
 8006d06:	460b      	mov	r3, r1
 8006d08:	4640      	mov	r0, r8
 8006d0a:	4649      	mov	r1, r9
 8006d0c:	f7f9 fee4 	bl	8000ad8 <__aeabi_dcmple>
 8006d10:	b150      	cbz	r0, 8006d28 <__ieee754_pow+0x778>
 8006d12:	a389      	add	r3, pc, #548	; (adr r3, 8006f38 <__ieee754_pow+0x988>)
 8006d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d1c:	f7f9 fc60 	bl	80005e0 <__aeabi_dmul>
 8006d20:	a385      	add	r3, pc, #532	; (adr r3, 8006f38 <__ieee754_pow+0x988>)
 8006d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d26:	e0e8      	b.n	8006efa <__ieee754_pow+0x94a>
 8006d28:	4a98      	ldr	r2, [pc, #608]	; (8006f8c <__ieee754_pow+0x9dc>)
 8006d2a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	dd25      	ble.n	8006d7e <__ieee754_pow+0x7ce>
 8006d32:	151b      	asrs	r3, r3, #20
 8006d34:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8006d38:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8006d3c:	fa4a f303 	asr.w	r3, sl, r3
 8006d40:	4433      	add	r3, r6
 8006d42:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8006d46:	4f92      	ldr	r7, [pc, #584]	; (8006f90 <__ieee754_pow+0x9e0>)
 8006d48:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8006d4c:	4117      	asrs	r7, r2
 8006d4e:	ea23 0107 	bic.w	r1, r3, r7
 8006d52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d56:	ea43 030a 	orr.w	r3, r3, sl
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	f1c2 0a14 	rsb	sl, r2, #20
 8006d60:	fa43 fa0a 	asr.w	sl, r3, sl
 8006d64:	2e00      	cmp	r6, #0
 8006d66:	4602      	mov	r2, r0
 8006d68:	460b      	mov	r3, r1
 8006d6a:	4620      	mov	r0, r4
 8006d6c:	4629      	mov	r1, r5
 8006d6e:	bfb8      	it	lt
 8006d70:	f1ca 0a00 	rsblt	sl, sl, #0
 8006d74:	f7f9 fa80 	bl	8000278 <__aeabi_dsub>
 8006d78:	e9cd 0100 	strd	r0, r1, [sp]
 8006d7c:	e001      	b.n	8006d82 <__ieee754_pow+0x7d2>
 8006d7e:	f04f 0a00 	mov.w	sl, #0
 8006d82:	4642      	mov	r2, r8
 8006d84:	464b      	mov	r3, r9
 8006d86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006d8a:	f7f9 fa77 	bl	800027c <__adddf3>
 8006d8e:	2000      	movs	r0, #0
 8006d90:	a36b      	add	r3, pc, #428	; (adr r3, 8006f40 <__ieee754_pow+0x990>)
 8006d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d96:	4604      	mov	r4, r0
 8006d98:	460d      	mov	r5, r1
 8006d9a:	f7f9 fc21 	bl	80005e0 <__aeabi_dmul>
 8006d9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006da2:	4606      	mov	r6, r0
 8006da4:	460f      	mov	r7, r1
 8006da6:	4620      	mov	r0, r4
 8006da8:	4629      	mov	r1, r5
 8006daa:	f7f9 fa65 	bl	8000278 <__aeabi_dsub>
 8006dae:	4602      	mov	r2, r0
 8006db0:	460b      	mov	r3, r1
 8006db2:	4640      	mov	r0, r8
 8006db4:	4649      	mov	r1, r9
 8006db6:	f7f9 fa5f 	bl	8000278 <__aeabi_dsub>
 8006dba:	a363      	add	r3, pc, #396	; (adr r3, 8006f48 <__ieee754_pow+0x998>)
 8006dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc0:	f7f9 fc0e 	bl	80005e0 <__aeabi_dmul>
 8006dc4:	a362      	add	r3, pc, #392	; (adr r3, 8006f50 <__ieee754_pow+0x9a0>)
 8006dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dca:	4680      	mov	r8, r0
 8006dcc:	4689      	mov	r9, r1
 8006dce:	4620      	mov	r0, r4
 8006dd0:	4629      	mov	r1, r5
 8006dd2:	f7f9 fc05 	bl	80005e0 <__aeabi_dmul>
 8006dd6:	4602      	mov	r2, r0
 8006dd8:	460b      	mov	r3, r1
 8006dda:	4640      	mov	r0, r8
 8006ddc:	4649      	mov	r1, r9
 8006dde:	f7f9 fa4d 	bl	800027c <__adddf3>
 8006de2:	4604      	mov	r4, r0
 8006de4:	460d      	mov	r5, r1
 8006de6:	4602      	mov	r2, r0
 8006de8:	460b      	mov	r3, r1
 8006dea:	4630      	mov	r0, r6
 8006dec:	4639      	mov	r1, r7
 8006dee:	f7f9 fa45 	bl	800027c <__adddf3>
 8006df2:	4632      	mov	r2, r6
 8006df4:	463b      	mov	r3, r7
 8006df6:	4680      	mov	r8, r0
 8006df8:	4689      	mov	r9, r1
 8006dfa:	f7f9 fa3d 	bl	8000278 <__aeabi_dsub>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	4620      	mov	r0, r4
 8006e04:	4629      	mov	r1, r5
 8006e06:	f7f9 fa37 	bl	8000278 <__aeabi_dsub>
 8006e0a:	4642      	mov	r2, r8
 8006e0c:	4606      	mov	r6, r0
 8006e0e:	460f      	mov	r7, r1
 8006e10:	464b      	mov	r3, r9
 8006e12:	4640      	mov	r0, r8
 8006e14:	4649      	mov	r1, r9
 8006e16:	f7f9 fbe3 	bl	80005e0 <__aeabi_dmul>
 8006e1a:	a34f      	add	r3, pc, #316	; (adr r3, 8006f58 <__ieee754_pow+0x9a8>)
 8006e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e20:	4604      	mov	r4, r0
 8006e22:	460d      	mov	r5, r1
 8006e24:	f7f9 fbdc 	bl	80005e0 <__aeabi_dmul>
 8006e28:	a34d      	add	r3, pc, #308	; (adr r3, 8006f60 <__ieee754_pow+0x9b0>)
 8006e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e2e:	f7f9 fa23 	bl	8000278 <__aeabi_dsub>
 8006e32:	4622      	mov	r2, r4
 8006e34:	462b      	mov	r3, r5
 8006e36:	f7f9 fbd3 	bl	80005e0 <__aeabi_dmul>
 8006e3a:	a34b      	add	r3, pc, #300	; (adr r3, 8006f68 <__ieee754_pow+0x9b8>)
 8006e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e40:	f7f9 fa1c 	bl	800027c <__adddf3>
 8006e44:	4622      	mov	r2, r4
 8006e46:	462b      	mov	r3, r5
 8006e48:	f7f9 fbca 	bl	80005e0 <__aeabi_dmul>
 8006e4c:	a348      	add	r3, pc, #288	; (adr r3, 8006f70 <__ieee754_pow+0x9c0>)
 8006e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e52:	f7f9 fa11 	bl	8000278 <__aeabi_dsub>
 8006e56:	4622      	mov	r2, r4
 8006e58:	462b      	mov	r3, r5
 8006e5a:	f7f9 fbc1 	bl	80005e0 <__aeabi_dmul>
 8006e5e:	a346      	add	r3, pc, #280	; (adr r3, 8006f78 <__ieee754_pow+0x9c8>)
 8006e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e64:	f7f9 fa0a 	bl	800027c <__adddf3>
 8006e68:	4622      	mov	r2, r4
 8006e6a:	462b      	mov	r3, r5
 8006e6c:	f7f9 fbb8 	bl	80005e0 <__aeabi_dmul>
 8006e70:	4602      	mov	r2, r0
 8006e72:	460b      	mov	r3, r1
 8006e74:	4640      	mov	r0, r8
 8006e76:	4649      	mov	r1, r9
 8006e78:	f7f9 f9fe 	bl	8000278 <__aeabi_dsub>
 8006e7c:	4604      	mov	r4, r0
 8006e7e:	460d      	mov	r5, r1
 8006e80:	4602      	mov	r2, r0
 8006e82:	460b      	mov	r3, r1
 8006e84:	4640      	mov	r0, r8
 8006e86:	4649      	mov	r1, r9
 8006e88:	f7f9 fbaa 	bl	80005e0 <__aeabi_dmul>
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	e9cd 0100 	strd	r0, r1, [sp]
 8006e92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006e96:	4620      	mov	r0, r4
 8006e98:	4629      	mov	r1, r5
 8006e9a:	f7f9 f9ed 	bl	8000278 <__aeabi_dsub>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	460b      	mov	r3, r1
 8006ea2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ea6:	f7f9 fcc5 	bl	8000834 <__aeabi_ddiv>
 8006eaa:	4632      	mov	r2, r6
 8006eac:	4604      	mov	r4, r0
 8006eae:	460d      	mov	r5, r1
 8006eb0:	463b      	mov	r3, r7
 8006eb2:	4640      	mov	r0, r8
 8006eb4:	4649      	mov	r1, r9
 8006eb6:	f7f9 fb93 	bl	80005e0 <__aeabi_dmul>
 8006eba:	4632      	mov	r2, r6
 8006ebc:	463b      	mov	r3, r7
 8006ebe:	f7f9 f9dd 	bl	800027c <__adddf3>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	4629      	mov	r1, r5
 8006eca:	f7f9 f9d5 	bl	8000278 <__aeabi_dsub>
 8006ece:	4642      	mov	r2, r8
 8006ed0:	464b      	mov	r3, r9
 8006ed2:	f7f9 f9d1 	bl	8000278 <__aeabi_dsub>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	460b      	mov	r3, r1
 8006eda:	2000      	movs	r0, #0
 8006edc:	492d      	ldr	r1, [pc, #180]	; (8006f94 <__ieee754_pow+0x9e4>)
 8006ede:	f7f9 f9cb 	bl	8000278 <__aeabi_dsub>
 8006ee2:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8006ee6:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8006eea:	da03      	bge.n	8006ef4 <__ieee754_pow+0x944>
 8006eec:	4652      	mov	r2, sl
 8006eee:	f000 f99b 	bl	8007228 <scalbn>
 8006ef2:	e000      	b.n	8006ef6 <__ieee754_pow+0x946>
 8006ef4:	4621      	mov	r1, r4
 8006ef6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006efa:	f7f9 fb71 	bl	80005e0 <__aeabi_dmul>
 8006efe:	e008      	b.n	8006f12 <__ieee754_pow+0x962>
 8006f00:	4603      	mov	r3, r0
 8006f02:	4924      	ldr	r1, [pc, #144]	; (8006f94 <__ieee754_pow+0x9e4>)
 8006f04:	e00c      	b.n	8006f20 <__ieee754_pow+0x970>
 8006f06:	9b00      	ldr	r3, [sp, #0]
 8006f08:	9901      	ldr	r1, [sp, #4]
 8006f0a:	e009      	b.n	8006f20 <__ieee754_pow+0x970>
 8006f0c:	463b      	mov	r3, r7
 8006f0e:	4621      	mov	r1, r4
 8006f10:	e006      	b.n	8006f20 <__ieee754_pow+0x970>
 8006f12:	4603      	mov	r3, r0
 8006f14:	e004      	b.n	8006f20 <__ieee754_pow+0x970>
 8006f16:	42ae      	cmp	r6, r5
 8006f18:	f73f ab71 	bgt.w	80065fe <__ieee754_pow+0x4e>
 8006f1c:	f7ff bb64 	b.w	80065e8 <__ieee754_pow+0x38>
 8006f20:	4618      	mov	r0, r3
 8006f22:	b011      	add	sp, #68	; 0x44
 8006f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f28:	652b82fe 	.word	0x652b82fe
 8006f2c:	3c971547 	.word	0x3c971547
 8006f30:	8800759c 	.word	0x8800759c
 8006f34:	7e37e43c 	.word	0x7e37e43c
 8006f38:	c2f8f359 	.word	0xc2f8f359
 8006f3c:	01a56e1f 	.word	0x01a56e1f
 8006f40:	00000000 	.word	0x00000000
 8006f44:	3fe62e43 	.word	0x3fe62e43
 8006f48:	fefa39ef 	.word	0xfefa39ef
 8006f4c:	3fe62e42 	.word	0x3fe62e42
 8006f50:	0ca86c39 	.word	0x0ca86c39
 8006f54:	be205c61 	.word	0xbe205c61
 8006f58:	72bea4d0 	.word	0x72bea4d0
 8006f5c:	3e663769 	.word	0x3e663769
 8006f60:	c5d26bf1 	.word	0xc5d26bf1
 8006f64:	3ebbbd41 	.word	0x3ebbbd41
 8006f68:	af25de2c 	.word	0xaf25de2c
 8006f6c:	3f11566a 	.word	0x3f11566a
 8006f70:	16bebd93 	.word	0x16bebd93
 8006f74:	3f66c16c 	.word	0x3f66c16c
 8006f78:	5555553e 	.word	0x5555553e
 8006f7c:	3fc55555 	.word	0x3fc55555
 8006f80:	408fffff 	.word	0x408fffff
 8006f84:	4090cbff 	.word	0x4090cbff
 8006f88:	3f6f3400 	.word	0x3f6f3400
 8006f8c:	3fe00000 	.word	0x3fe00000
 8006f90:	000fffff 	.word	0x000fffff
 8006f94:	3ff00000 	.word	0x3ff00000

08006f98 <__ieee754_sqrt>:
 8006f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f9c:	4f52      	ldr	r7, [pc, #328]	; (80070e8 <__ieee754_sqrt+0x150>)
 8006f9e:	f8df c148 	ldr.w	ip, [pc, #328]	; 80070e8 <__ieee754_sqrt+0x150>
 8006fa2:	400f      	ands	r7, r1
 8006fa4:	4567      	cmp	r7, ip
 8006fa6:	4606      	mov	r6, r0
 8006fa8:	460d      	mov	r5, r1
 8006faa:	4686      	mov	lr, r0
 8006fac:	460c      	mov	r4, r1
 8006fae:	460b      	mov	r3, r1
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	d108      	bne.n	8006fc6 <__ieee754_sqrt+0x2e>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	460b      	mov	r3, r1
 8006fb8:	f7f9 fb12 	bl	80005e0 <__aeabi_dmul>
 8006fbc:	4632      	mov	r2, r6
 8006fbe:	462b      	mov	r3, r5
 8006fc0:	f7f9 f95c 	bl	800027c <__adddf3>
 8006fc4:	e08d      	b.n	80070e2 <__ieee754_sqrt+0x14a>
 8006fc6:	2900      	cmp	r1, #0
 8006fc8:	dc0e      	bgt.n	8006fe8 <__ieee754_sqrt+0x50>
 8006fca:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8006fce:	4307      	orrs	r7, r0
 8006fd0:	f000 8087 	beq.w	80070e2 <__ieee754_sqrt+0x14a>
 8006fd4:	b141      	cbz	r1, 8006fe8 <__ieee754_sqrt+0x50>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	460b      	mov	r3, r1
 8006fda:	f7f9 f94d 	bl	8000278 <__aeabi_dsub>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	f7f9 fc27 	bl	8000834 <__aeabi_ddiv>
 8006fe6:	e07c      	b.n	80070e2 <__ieee754_sqrt+0x14a>
 8006fe8:	1524      	asrs	r4, r4, #20
 8006fea:	d112      	bne.n	8007012 <__ieee754_sqrt+0x7a>
 8006fec:	b91b      	cbnz	r3, 8006ff6 <__ieee754_sqrt+0x5e>
 8006fee:	0ad3      	lsrs	r3, r2, #11
 8006ff0:	3c15      	subs	r4, #21
 8006ff2:	0552      	lsls	r2, r2, #21
 8006ff4:	e7fa      	b.n	8006fec <__ieee754_sqrt+0x54>
 8006ff6:	2100      	movs	r1, #0
 8006ff8:	02d8      	lsls	r0, r3, #11
 8006ffa:	d402      	bmi.n	8007002 <__ieee754_sqrt+0x6a>
 8006ffc:	005b      	lsls	r3, r3, #1
 8006ffe:	3101      	adds	r1, #1
 8007000:	e7fa      	b.n	8006ff8 <__ieee754_sqrt+0x60>
 8007002:	1e48      	subs	r0, r1, #1
 8007004:	1a24      	subs	r4, r4, r0
 8007006:	f1c1 0020 	rsb	r0, r1, #32
 800700a:	fa22 f000 	lsr.w	r0, r2, r0
 800700e:	4303      	orrs	r3, r0
 8007010:	408a      	lsls	r2, r1
 8007012:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007016:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800701a:	07e1      	lsls	r1, r4, #31
 800701c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007020:	bf42      	ittt	mi
 8007022:	005b      	lslmi	r3, r3, #1
 8007024:	eb03 73d2 	addmi.w	r3, r3, r2, lsr #31
 8007028:	0052      	lslmi	r2, r2, #1
 800702a:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
 800702e:	f04f 0e00 	mov.w	lr, #0
 8007032:	440b      	add	r3, r1
 8007034:	0056      	lsls	r6, r2, #1
 8007036:	1064      	asrs	r4, r4, #1
 8007038:	2216      	movs	r2, #22
 800703a:	4677      	mov	r7, lr
 800703c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007040:	1878      	adds	r0, r7, r1
 8007042:	4298      	cmp	r0, r3
 8007044:	bfde      	ittt	le
 8007046:	1a1b      	suble	r3, r3, r0
 8007048:	1847      	addle	r7, r0, r1
 800704a:	448e      	addle	lr, r1
 800704c:	005b      	lsls	r3, r3, #1
 800704e:	3a01      	subs	r2, #1
 8007050:	eb03 73d6 	add.w	r3, r3, r6, lsr #31
 8007054:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007058:	ea4f 0646 	mov.w	r6, r6, lsl #1
 800705c:	d1f0      	bne.n	8007040 <__ieee754_sqrt+0xa8>
 800705e:	2520      	movs	r5, #32
 8007060:	4694      	mov	ip, r2
 8007062:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007066:	429f      	cmp	r7, r3
 8007068:	eb01 000c 	add.w	r0, r1, ip
 800706c:	db02      	blt.n	8007074 <__ieee754_sqrt+0xdc>
 800706e:	d116      	bne.n	800709e <__ieee754_sqrt+0x106>
 8007070:	42b0      	cmp	r0, r6
 8007072:	d813      	bhi.n	800709c <__ieee754_sqrt+0x104>
 8007074:	2800      	cmp	r0, #0
 8007076:	eb00 0c01 	add.w	ip, r0, r1
 800707a:	da05      	bge.n	8007088 <__ieee754_sqrt+0xf0>
 800707c:	f1bc 0f00 	cmp.w	ip, #0
 8007080:	db02      	blt.n	8007088 <__ieee754_sqrt+0xf0>
 8007082:	f107 0801 	add.w	r8, r7, #1
 8007086:	e000      	b.n	800708a <__ieee754_sqrt+0xf2>
 8007088:	46b8      	mov	r8, r7
 800708a:	1bdb      	subs	r3, r3, r7
 800708c:	42b0      	cmp	r0, r6
 800708e:	bf88      	it	hi
 8007090:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8007094:	1a36      	subs	r6, r6, r0
 8007096:	440a      	add	r2, r1
 8007098:	4647      	mov	r7, r8
 800709a:	e000      	b.n	800709e <__ieee754_sqrt+0x106>
 800709c:	463b      	mov	r3, r7
 800709e:	eb03 70d6 	add.w	r0, r3, r6, lsr #31
 80070a2:	3d01      	subs	r5, #1
 80070a4:	4403      	add	r3, r0
 80070a6:	ea4f 0646 	mov.w	r6, r6, lsl #1
 80070aa:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80070ae:	d1da      	bne.n	8007066 <__ieee754_sqrt+0xce>
 80070b0:	4333      	orrs	r3, r6
 80070b2:	d007      	beq.n	80070c4 <__ieee754_sqrt+0x12c>
 80070b4:	1c53      	adds	r3, r2, #1
 80070b6:	bf13      	iteet	ne
 80070b8:	f002 0301 	andne.w	r3, r2, #1
 80070bc:	f10e 0e01 	addeq.w	lr, lr, #1
 80070c0:	462a      	moveq	r2, r5
 80070c2:	18d2      	addne	r2, r2, r3
 80070c4:	ea4f 036e 	mov.w	r3, lr, asr #1
 80070c8:	0852      	lsrs	r2, r2, #1
 80070ca:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80070ce:	f01e 0f01 	tst.w	lr, #1
 80070d2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80070d6:	bf18      	it	ne
 80070d8:	f042 4200 	orrne.w	r2, r2, #2147483648	; 0x80000000
 80070dc:	eb03 5104 	add.w	r1, r3, r4, lsl #20
 80070e0:	4610      	mov	r0, r2
 80070e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070e6:	bf00      	nop
 80070e8:	7ff00000 	.word	0x7ff00000

080070ec <fabs>:
 80070ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80070f0:	4770      	bx	lr

080070f2 <finite>:
 80070f2:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80070f6:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 80070fa:	0fc0      	lsrs	r0, r0, #31
 80070fc:	4770      	bx	lr

080070fe <matherr>:
 80070fe:	2000      	movs	r0, #0
 8007100:	4770      	bx	lr
	...

08007104 <nan>:
 8007104:	2000      	movs	r0, #0
 8007106:	4901      	ldr	r1, [pc, #4]	; (800710c <nan+0x8>)
 8007108:	4770      	bx	lr
 800710a:	bf00      	nop
 800710c:	7ff80000 	.word	0x7ff80000

08007110 <rint>:
 8007110:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8007114:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007116:	f2ac 3eff 	subw	lr, ip, #1023	; 0x3ff
 800711a:	f1be 0f13 	cmp.w	lr, #19
 800711e:	4602      	mov	r2, r0
 8007120:	460b      	mov	r3, r1
 8007122:	4607      	mov	r7, r0
 8007124:	460c      	mov	r4, r1
 8007126:	4606      	mov	r6, r0
 8007128:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800712c:	dc44      	bgt.n	80071b8 <rint+0xa8>
 800712e:	f1be 0f00 	cmp.w	lr, #0
 8007132:	da26      	bge.n	8007182 <rint+0x72>
 8007134:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007138:	4301      	orrs	r1, r0
 800713a:	d06d      	beq.n	8007218 <rint+0x108>
 800713c:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8007140:	430f      	orrs	r7, r1
 8007142:	427b      	negs	r3, r7
 8007144:	431f      	orrs	r7, r3
 8007146:	4b36      	ldr	r3, [pc, #216]	; (8007220 <rint+0x110>)
 8007148:	0b3f      	lsrs	r7, r7, #12
 800714a:	0c64      	lsrs	r4, r4, #17
 800714c:	f407 2700 	and.w	r7, r7, #524288	; 0x80000
 8007150:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007154:	0464      	lsls	r4, r4, #17
 8007156:	ea47 0104 	orr.w	r1, r7, r4
 800715a:	e9d3 6700 	ldrd	r6, r7, [r3]
 800715e:	4632      	mov	r2, r6
 8007160:	463b      	mov	r3, r7
 8007162:	f7f9 f88b 	bl	800027c <__adddf3>
 8007166:	e9cd 0100 	strd	r0, r1, [sp]
 800716a:	4632      	mov	r2, r6
 800716c:	463b      	mov	r3, r7
 800716e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007172:	f7f9 f881 	bl	8000278 <__aeabi_dsub>
 8007176:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800717a:	4602      	mov	r2, r0
 800717c:	ea41 73c5 	orr.w	r3, r1, r5, lsl #31
 8007180:	e04a      	b.n	8007218 <rint+0x108>
 8007182:	4928      	ldr	r1, [pc, #160]	; (8007224 <rint+0x114>)
 8007184:	fa41 f10e 	asr.w	r1, r1, lr
 8007188:	ea03 0001 	and.w	r0, r3, r1
 800718c:	4310      	orrs	r0, r2
 800718e:	d043      	beq.n	8007218 <rint+0x108>
 8007190:	084b      	lsrs	r3, r1, #1
 8007192:	ea04 0203 	and.w	r2, r4, r3
 8007196:	ea52 0607 	orrs.w	r6, r2, r7
 800719a:	d029      	beq.n	80071f0 <rint+0xe0>
 800719c:	ea24 0303 	bic.w	r3, r4, r3
 80071a0:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 80071a4:	f1be 0f13 	cmp.w	lr, #19
 80071a8:	fa44 f40e 	asr.w	r4, r4, lr
 80071ac:	bf0c      	ite	eq
 80071ae:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 80071b2:	2600      	movne	r6, #0
 80071b4:	431c      	orrs	r4, r3
 80071b6:	e01b      	b.n	80071f0 <rint+0xe0>
 80071b8:	f1be 0f33 	cmp.w	lr, #51	; 0x33
 80071bc:	dd05      	ble.n	80071ca <rint+0xba>
 80071be:	f5be 6f80 	cmp.w	lr, #1024	; 0x400
 80071c2:	d129      	bne.n	8007218 <rint+0x108>
 80071c4:	f7f9 f85a 	bl	800027c <__adddf3>
 80071c8:	e028      	b.n	800721c <rint+0x10c>
 80071ca:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 80071ce:	f04f 31ff 	mov.w	r1, #4294967295
 80071d2:	fa21 f10c 	lsr.w	r1, r1, ip
 80071d6:	4208      	tst	r0, r1
 80071d8:	d01e      	beq.n	8007218 <rint+0x108>
 80071da:	084b      	lsrs	r3, r1, #1
 80071dc:	4218      	tst	r0, r3
 80071de:	bf1f      	itttt	ne
 80071e0:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 80071e4:	ea20 0303 	bicne.w	r3, r0, r3
 80071e8:	fa46 fc0c 	asrne.w	ip, r6, ip
 80071ec:	ea4c 0603 	orrne.w	r6, ip, r3
 80071f0:	4b0b      	ldr	r3, [pc, #44]	; (8007220 <rint+0x110>)
 80071f2:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80071f6:	4621      	mov	r1, r4
 80071f8:	e9d5 4500 	ldrd	r4, r5, [r5]
 80071fc:	4630      	mov	r0, r6
 80071fe:	4622      	mov	r2, r4
 8007200:	462b      	mov	r3, r5
 8007202:	f7f9 f83b 	bl	800027c <__adddf3>
 8007206:	e9cd 0100 	strd	r0, r1, [sp]
 800720a:	4622      	mov	r2, r4
 800720c:	462b      	mov	r3, r5
 800720e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007212:	f7f9 f831 	bl	8000278 <__aeabi_dsub>
 8007216:	e001      	b.n	800721c <rint+0x10c>
 8007218:	4610      	mov	r0, r2
 800721a:	4619      	mov	r1, r3
 800721c:	b003      	add	sp, #12
 800721e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007220:	08007450 	.word	0x08007450
 8007224:	000fffff 	.word	0x000fffff

08007228 <scalbn>:
 8007228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800722a:	4616      	mov	r6, r2
 800722c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007230:	4604      	mov	r4, r0
 8007232:	460d      	mov	r5, r1
 8007234:	460b      	mov	r3, r1
 8007236:	b98a      	cbnz	r2, 800725c <scalbn+0x34>
 8007238:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800723c:	4303      	orrs	r3, r0
 800723e:	d050      	beq.n	80072e2 <scalbn+0xba>
 8007240:	2200      	movs	r2, #0
 8007242:	4b2d      	ldr	r3, [pc, #180]	; (80072f8 <scalbn+0xd0>)
 8007244:	f7f9 f9cc 	bl	80005e0 <__aeabi_dmul>
 8007248:	4a2c      	ldr	r2, [pc, #176]	; (80072fc <scalbn+0xd4>)
 800724a:	4296      	cmp	r6, r2
 800724c:	4604      	mov	r4, r0
 800724e:	460d      	mov	r5, r1
 8007250:	460b      	mov	r3, r1
 8007252:	db34      	blt.n	80072be <scalbn+0x96>
 8007254:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007258:	3a36      	subs	r2, #54	; 0x36
 800725a:	e008      	b.n	800726e <scalbn+0x46>
 800725c:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8007260:	42ba      	cmp	r2, r7
 8007262:	d104      	bne.n	800726e <scalbn+0x46>
 8007264:	4602      	mov	r2, r0
 8007266:	460b      	mov	r3, r1
 8007268:	f7f9 f808 	bl	800027c <__adddf3>
 800726c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800726e:	4432      	add	r2, r6
 8007270:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007274:	428a      	cmp	r2, r1
 8007276:	dd02      	ble.n	800727e <scalbn+0x56>
 8007278:	4622      	mov	r2, r4
 800727a:	462b      	mov	r3, r5
 800727c:	e011      	b.n	80072a2 <scalbn+0x7a>
 800727e:	2a00      	cmp	r2, #0
 8007280:	dd06      	ble.n	8007290 <scalbn+0x68>
 8007282:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007286:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800728a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800728e:	e028      	b.n	80072e2 <scalbn+0xba>
 8007290:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007294:	da17      	bge.n	80072c6 <scalbn+0x9e>
 8007296:	f24c 3350 	movw	r3, #50000	; 0xc350
 800729a:	429e      	cmp	r6, r3
 800729c:	4622      	mov	r2, r4
 800729e:	462b      	mov	r3, r5
 80072a0:	dd08      	ble.n	80072b4 <scalbn+0x8c>
 80072a2:	a111      	add	r1, pc, #68	; (adr r1, 80072e8 <scalbn+0xc0>)
 80072a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072a8:	f000 f82c 	bl	8007304 <copysign>
 80072ac:	a30e      	add	r3, pc, #56	; (adr r3, 80072e8 <scalbn+0xc0>)
 80072ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b2:	e013      	b.n	80072dc <scalbn+0xb4>
 80072b4:	a10e      	add	r1, pc, #56	; (adr r1, 80072f0 <scalbn+0xc8>)
 80072b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072ba:	f000 f823 	bl	8007304 <copysign>
 80072be:	a30c      	add	r3, pc, #48	; (adr r3, 80072f0 <scalbn+0xc8>)
 80072c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c4:	e00a      	b.n	80072dc <scalbn+0xb4>
 80072c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80072ca:	3236      	adds	r2, #54	; 0x36
 80072cc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80072d0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80072d4:	4b0a      	ldr	r3, [pc, #40]	; (8007300 <scalbn+0xd8>)
 80072d6:	4620      	mov	r0, r4
 80072d8:	4629      	mov	r1, r5
 80072da:	2200      	movs	r2, #0
 80072dc:	f7f9 f980 	bl	80005e0 <__aeabi_dmul>
 80072e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072e2:	4620      	mov	r0, r4
 80072e4:	4629      	mov	r1, r5
 80072e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072e8:	8800759c 	.word	0x8800759c
 80072ec:	7e37e43c 	.word	0x7e37e43c
 80072f0:	c2f8f359 	.word	0xc2f8f359
 80072f4:	01a56e1f 	.word	0x01a56e1f
 80072f8:	43500000 	.word	0x43500000
 80072fc:	ffff3cb0 	.word	0xffff3cb0
 8007300:	3c900000 	.word	0x3c900000

08007304 <copysign>:
 8007304:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8007308:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800730c:	ea42 0103 	orr.w	r1, r2, r3
 8007310:	4770      	bx	lr
	...

08007314 <__errno>:
 8007314:	4b01      	ldr	r3, [pc, #4]	; (800731c <__errno+0x8>)
 8007316:	6818      	ldr	r0, [r3, #0]
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	2000076c 	.word	0x2000076c

08007320 <_init>:
 8007320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007322:	bf00      	nop
 8007324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007326:	bc08      	pop	{r3}
 8007328:	469e      	mov	lr, r3
 800732a:	4770      	bx	lr

0800732c <_fini>:
 800732c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800732e:	bf00      	nop
 8007330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007332:	bc08      	pop	{r3}
 8007334:	469e      	mov	lr, r3
 8007336:	4770      	bx	lr
