ENOMEM	,	V_17
nv40_fifo_create	,	F_16
NV03_PFIFO_RAMHT	,	V_39
vram_size	,	V_46
NV03_PFIFO_CACHE1_PUSH1	,	V_47
NV04_PFIFO_CACHE1_PULL0	,	V_52
NV03_PFIFO_CACHE1_PUSH0	,	V_51
dev_priv	,	V_7
NV_PFIFO_CACHE1_DMA_FETCH_TRIG_128_BYTES	,	V_28
pdev	,	V_19
NV03_PFIFO_INTR_0	,	V_49
fini	,	V_58
nv04_fifo_context_del	,	V_61
drm_device	,	V_4
nouveau_irq_register	,	F_17
dev	,	V_5
NV_PFIFO_CACHE1_BIG_ENDIAN	,	V_30
context_del	,	V_35
nv40_fifo_priv	,	V_9
priv	,	V_10
id	,	V_20
nouveau_channel	,	V_1
engctx	,	V_15
NVOBJ_ENGINE_FIFO	,	V_65
ret	,	V_14
init	,	V_57
nv_engine	,	F_2
NVOBJ_FLAG_ZERO_ALLOC	,	V_24
bits	,	V_41
destroy	,	V_55
NV_PMC_ENABLE_PFIFO	,	V_38
nv_wr32	,	F_15
NV03_USER	,	F_6
ioremap	,	F_4
fctx	,	V_12
ramfc	,	V_22
ramro	,	V_44
pci_resource_start	,	F_5
NVOBJ_FLAG_ZERO_FREE	,	V_25
spin_unlock_irqrestore	,	F_12
nv40_fifo_chan	,	V_11
nv40_ramfc	,	V_63
context_switch_lock	,	V_32
nv_mask	,	F_11
channels	,	V_48
spin_lock_irqsave	,	F_10
nouveau_gpuobj_ref	,	F_13
PAGE_SIZE	,	V_21
GFP_KERNEL	,	V_16
NV_PFIFO_CACHE1_DMA_FETCH_SIZE_128_BYTES	,	V_29
flags	,	V_13
drm_nouveau_private	,	V_6
NV03_PMC_ENABLE	,	V_37
NV03_PFIFO_INTR_EN_0	,	V_50
nv40_fifo_context_new	,	F_1
engine	,	V_3
kzalloc	,	F_3
NV03_PFIFO_RAMRO	,	V_43
pushbuf_base	,	V_26
NV04_PFIFO_MODE	,	V_33
ramht	,	V_40
eng	,	V_64
NV_PFIFO_CACHE1_DMA_FETCH_MAX_REQS_8	,	V_31
ramfc_desc	,	V_62
i	,	V_36
chipset	,	V_45
nv04_fifo_destroy	,	V_56
pinst	,	V_23
gpuobj	,	V_42
ptr	,	V_54
__BIG_ENDIAN	,	F_9
dev_private	,	V_8
nv40_fifo_init	,	F_14
context_new	,	V_60
nouveau_gpuobj_new_fake	,	F_7
nv_wo32	,	F_8
NV03_PFIFO_CACHES	,	V_53
nv04_fifo_isr	,	V_66
nv04_fifo_fini	,	V_59
chan	,	V_2
user	,	V_18
pushbuf	,	V_27
base	,	V_34
