vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/18.1/Projects/IITB_Proc/register_file_VHDL.vhdl
source_file = 1, C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl
source_file = 1, C:/intelFPGA_lite/18.1/Projects/IITB_Proc/Memory_asyncread_syncwrite.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/intelFPGA_lite/18.1/Projects/IITB_Proc/db/digital_project.cbx.xml
design_name = control_unit
instance = comp, \RST~I\, RST, control_unit, 1
instance = comp, \clk~I\, clk, control_unit, 1
