verilog xil_defaultlib --include "../../../../project_final.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../project_final.srcs/sources_1/bd/system/ipshared/8c62/hdl" --include "../../../../project_final.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ipshared/cee8/hdl/sevenseg_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/cee8/hdl/sevenseg_v1_0.v" \
"../../../bd/system/ip/system_sevenseg_0_0/sim/system_sevenseg_0_0.v" \
"../../../bd/system/ipshared/cf50/hdl/cycle_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/cf50/hdl/cycle_v1_0.v" \
"../../../bd/system/ip/system_cycle_1_0/sim/system_cycle_1_0.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
