Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Proyecto3/ --output-directory=D:/Proyecto3/soc_matrix/ --report-file=bsf:D:/Proyecto3/soc_matrix.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C50F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/Proyecto3/soc_matrix.qsys
Progress: Loading Proyecto3/soc_matrix.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding pio_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_matrix.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_matrix.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: soc_matrix.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Proyecto3/ --output-directory=D:/Proyecto3/soc_matrix/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Proyecto3/soc_matrix.sopcinfo --report-file=html:D:/Proyecto3/soc_matrix.html --report-file=qip:D:/Proyecto3/soc_matrix/synthesis/soc_matrix.qip --report-file=cmp:D:/Proyecto3/soc_matrix.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C50F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:/Proyecto3/soc_matrix.qsys --language=VERILOG
Progress: Loading Proyecto3/soc_matrix.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding pio_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_matrix.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_matrix.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: soc_matrix.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit.
Info: soc_matrix: Generating soc_matrix "soc_matrix" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 22 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 46 connections
Info: merlin_domain_transform: After transform: 30 modules, 124 connections
Info: merlin_router_transform: After transform: 38 modules, 148 connections
Info: reset_adaptation_transform: After transform: 39 modules, 150 connections
Info: merlin_network_to_switch_transform: After transform: 54 modules, 182 connections
Info: merlin_mm_transform: After transform: 54 modules, 182 connections
Info: merlin_interrupt_mapper_transform: After transform: 55 modules, 185 connections
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: soc_matrix: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: RAM: Starting RTL generation for module 'soc_matrix_RAM'
Info: RAM:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_matrix_RAM --dir=C:/Users/JGONZA~1/AppData/Local/Temp/alt6372_4715905462968757866.dir/0001_RAM_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/JGONZA~1/AppData/Local/Temp/alt6372_4715905462968757866.dir/0001_RAM_gen//soc_matrix_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'soc_matrix_RAM'
Info: RAM: "soc_matrix" instantiated altera_avalon_onchip_memory2 "RAM"
Info: jtag_uart_0: Starting RTL generation for module 'soc_matrix_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_matrix_jtag_uart_0 --dir=C:/Users/JGONZA~1/AppData/Local/Temp/alt6372_4715905462968757866.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/JGONZA~1/AppData/Local/Temp/alt6372_4715905462968757866.dir/0002_jtag_uart_0_gen//soc_matrix_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'soc_matrix_jtag_uart_0'
Info: jtag_uart_0: "soc_matrix" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'soc_matrix_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=soc_matrix_nios2_qsys_0 --dir=C:/Users/JGONZA~1/AppData/Local/Temp/alt6372_4715905462968757866.dir/0003_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/JGONZA~1/AppData/Local/Temp/alt6372_4715905462968757866.dir/0003_nios2_qsys_0_gen//soc_matrix_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2014.10.29 09:14:55 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2014.10.29 09:14:55 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2014.10.29 09:14:56 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_0: # 2014.10.29 09:14:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2014.10.29 09:14:56 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2014.10.29 09:14:56 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2014.10.29 09:14:56 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2014.10.29 09:14:56 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2014.10.29 09:14:56 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2014.10.29 09:14:57 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2014.10.29 09:14:57 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2014.10.29 09:14:59 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'soc_matrix_nios2_qsys_0'
Info: nios2_qsys_0: "soc_matrix" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: timer_0: Starting RTL generation for module 'soc_matrix_timer_0'
Info: timer_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_matrix_timer_0 --dir=C:/Users/JGONZA~1/AppData/Local/Temp/alt6372_4715905462968757866.dir/0004_timer_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/JGONZA~1/AppData/Local/Temp/alt6372_4715905462968757866.dir/0004_timer_0_gen//soc_matrix_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'soc_matrix_timer_0'
Info: timer_0: "soc_matrix" instantiated altera_avalon_timer "timer_0"
Info: sysid_qsys_0: "soc_matrix" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: pio_0: Starting RTL generation for module 'soc_matrix_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_matrix_pio_0 --dir=C:/Users/JGONZA~1/AppData/Local/Temp/alt6372_4715905462968757866.dir/0006_pio_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/JGONZA~1/AppData/Local/Temp/alt6372_4715905462968757866.dir/0006_pio_0_gen//soc_matrix_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'soc_matrix_pio_0'
Info: pio_0: "soc_matrix" instantiated altera_avalon_pio "pio_0"
Info: nios2_qsys_0_instruction_master_translator: "soc_matrix" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "soc_matrix" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "soc_matrix" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "soc_matrix" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "soc_matrix" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "soc_matrix" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "soc_matrix" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "soc_matrix" instantiated altera_merlin_router "id_router"
Info: id_router_002: "soc_matrix" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "soc_matrix" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "soc_matrix" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "soc_matrix" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "soc_matrix" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "soc_matrix" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "soc_matrix" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "soc_matrix" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/Proyecto3/soc_matrix/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "soc_matrix" instantiated altera_irq_mapper "irq_mapper"
Info: soc_matrix: Done soc_matrix" with 24 modules, 71 files, 1371869 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
