
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1.1 (64-bit)
  **** SW Build 3869133 on Jun 15 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/software/xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rsamanta9' on host 'chao-srv1.ece.gatech.edu' (Linux_x86_64 version 3.10.0-1160.95.1.el7.x86_64) on Tue Aug 29 22:24:59 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Server release 7.9 (Maipo)"
INFO: [HLS 200-10] In directory '/export/hdd/scratch/rsamanta9/QDTrack'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: source script.tcl
INFO: [HLS 200-1510] Running: open_project proj 
INFO: [HLS 200-10] Opening project '/export/hdd/scratch/rsamanta9/QDTrack/proj'.
INFO: [HLS 200-1510] Running: set_top layer_top 
INFO: [HLS 200-1510] Running: add_files vhls_src/layer1_layer1.cpp vhls_src/layer1_utils.cpp vhls_src/layer2_utils.cpp vhls_src/layer2_layer2.cpp vhls_src/layer3_utils.cpp vhls_src/layer3_layer3.cpp vhls_src/layer_top.cpp 
INFO: [HLS 200-10] Adding design file 'vhls_src/layer1_layer1.cpp' to the project
INFO: [HLS 200-10] Adding design file 'vhls_src/layer1_utils.cpp' to the project
INFO: [HLS 200-10] Adding design file 'vhls_src/layer2_utils.cpp' to the project
INFO: [HLS 200-10] Adding design file 'vhls_src/layer2_layer2.cpp' to the project
INFO: [HLS 200-10] Adding design file 'vhls_src/layer3_utils.cpp' to the project
INFO: [HLS 200-10] Adding design file 'vhls_src/layer3_layer3.cpp' to the project
INFO: [HLS 200-10] Adding design file 'vhls_src/layer_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./bin 
INFO: [HLS 200-10] Adding test bench file './bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./tb/tb_resnet.cpp 
INFO: [HLS 200-10] Adding test bench file './tb/tb_resnet.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./tb/tb_utils.cpp 
INFO: [HLS 200-10] Adding test bench file './tb/tb_utils.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer2_utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer2_layer2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer3_utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer3_layer3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer_top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.64 seconds. CPU system time: 5.63 seconds. Elapsed time: 36.05 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 5,978 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 38,938 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17,625 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,787 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'OW' is marked as complete unroll implied by the pipeline pragma (vhls_src/layer3_layer3.cpp:142:21)
INFO: [HLS 214-291] Loop 'OW' is marked as complete unroll implied by the pipeline pragma (vhls_src/layer2_layer2.cpp:147:21)
INFO: [HLS 214-291] Loop 'OW' is marked as complete unroll implied by the pipeline pragma (vhls_src/layer1_layer1.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'OW' (vhls_src/layer3_layer3.cpp:142:21) in function 'layer_3::conv' completely with a factor of 160 (vhls_src/layer3_layer3.cpp:130:0)
INFO: [HLS 214-186] Unrolling loop 'OW' (vhls_src/layer2_layer2.cpp:147:21) in function 'layer_2::conv' completely with a factor of 160 (vhls_src/layer2_layer2.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'OW' (vhls_src/layer1_layer1.cpp:146:21) in function 'layer_1::conv' completely with a factor of 160 (vhls_src/layer1_layer1.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'layer_1::load_bias(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_1::load_input_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], int, int, int)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_1::load_weight_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], int, int)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_1::store_output_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_2::load_bias(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_2::load_input_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [162], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], int, int, int)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_2::load_weight_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], int, int)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_2::store_output_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_3::load_bias(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::load_input_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], int, int, int)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::load_weight_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], int, int)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::store_output_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::resnet_add_residual_fm(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], bool)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' into 'layer_top(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer_top.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 2. (vhls_src/layer2_layer2.cpp:41:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 2. (vhls_src/layer2_layer2.cpp:51:14)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 2. (vhls_src/layer3_layer3.cpp:34:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 2. (vhls_src/layer3_layer3.cpp:44:14)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf.i': Complete partitioning on dimension 2. (vhls_src/layer1_layer1.cpp:40:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf.i': Complete partitioning on dimension 2. (vhls_src/layer1_layer1.cpp:50:14)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights_3' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights_2' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights_1' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 in loop 'BIAS_LOOP'(vhls_src/layer2_utils.cpp:90:9) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer2_utils.cpp:90:9)
INFO: [HLS 214-115] Multiple burst reads of length 147456 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer2_layer2.cpp:75:17) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer2_layer2.cpp:75:17)
INFO: [HLS 214-115] Multiple burst reads of length 512 and bit width 16 in loop 'BIAS_LOOP'(vhls_src/layer3_utils.cpp:90:9) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer3_utils.cpp:90:9)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer3_layer3.cpp:68:17) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer3_layer3.cpp:68:17)
INFO: [HLS 214-115] Multiple burst writes of length 7536640 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer3_layer3.cpp:68:17) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer3_layer3.cpp:68:17)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 in loop 'BIAS_LOOP'(vhls_src/layer1_utils.cpp:89:9) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer1_utils.cpp:89:9)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer1_layer1.cpp:74:17) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer1_layer1.cpp:74:17)
INFO: [HLS 214-115] Multiple burst reads of length 7536640 and bit width 16 in loop 'CHANNEL_LOOP'(vhls_src/layer1_layer1.cpp:77:21) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer1_layer1.cpp:77:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.31 seconds. CPU system time: 1.28 seconds. Elapsed time: 34.55 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 22.35 seconds; current allocated memory: 1.670 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] vhls_src/layer3_utils.cpp:144: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 15.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 15.58 seconds; current allocated memory: 1.670 GB.
INFO: [XFORM 203-510] Pipelining loop 'BIAS_LOOP' (vhls_src/layer3_utils.cpp:90) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (vhls_src/layer3_utils.cpp:34) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (vhls_src/layer3_utils.cpp:119) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_3' (vhls_src/layer3_utils.cpp:141) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS_LOOP' (vhls_src/layer2_utils.cpp:90) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (vhls_src/layer2_utils.cpp:34) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (vhls_src/layer2_utils.cpp:76) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (vhls_src/layer2_utils.cpp:119) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS_LOOP' (vhls_src/layer1_utils.cpp:89) in function 'layer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (vhls_src/layer1_utils.cpp:33) in function 'layer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (vhls_src/layer1_utils.cpp:118) in function 'layer_top' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/layer3_utils.cpp:144:57) to (vhls_src/layer3_utils.cpp:144:20) in function 'layer_3::layer3'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'layer_3::layer3' (vhls_src/layer3_utils.cpp:31:13)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 19.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 19.7 seconds; current allocated memory: 1.670 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (vhls_src/layer1_utils.cpp:30:9) in function 'layer_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'CHANNEL_LOOP' (vhls_src/layer1_layer1.cpp:77:21) in function 'layer_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (vhls_src/layer1_utils.cpp:115:9) in function 'layer_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL_LOOP' (vhls_src/layer1_layer1.cpp:74:17) in function 'layer_top' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (vhls_src/layer3_utils.cpp:31:9) in function 'layer_3::layer3'.
WARNING: [HLS 200-960] Cannot flatten loop 'CHANNEL_LOOP' (vhls_src/layer3_layer3.cpp:71:21) in function 'layer_3::layer3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (vhls_src/layer3_utils.cpp:116:9) in function 'layer_3::layer3'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL_LOOP' (vhls_src/layer3_layer3.cpp:68:17) in function 'layer_3::layer3' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_2' (vhls_src/layer3_utils.cpp:139:27) in function 'layer_3::layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_137_1' (vhls_src/layer3_utils.cpp:137:23) in function 'layer_3::layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (vhls_src/layer2_utils.cpp:31:9) in function 'layer_2::layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (vhls_src/layer2_utils.cpp:73:9) in function 'layer_2::layer2'.
WARNING: [HLS 200-960] Cannot flatten loop 'CHANNEL_LOOP' (vhls_src/layer2_layer2.cpp:78:21) in function 'layer_2::layer2' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (vhls_src/layer2_utils.cpp:116:9) in function 'layer_2::layer2'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL_LOOP' (vhls_src/layer2_layer2.cpp:75:17) in function 'layer_2::layer2' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'KW' (vhls_src/layer2_layer2.cpp:140:13) in function 'layer_2::conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'KH' (vhls_src/layer2_layer2.cpp:137:9) in function 'layer_2::conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 17.51 seconds. CPU system time: 0.24 seconds. Elapsed time: 17.8 seconds; current allocated memory: 1.920 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'layer_top' ...
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.920 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.920 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'OH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.46 seconds; current allocated memory: 1.920 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KH_KW_OH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'KH_KW_OH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.74 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'OH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.36 seconds; current allocated memory: 2.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'.
WARNING: [HLS 200-880] The II Violation in module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' (loop 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('fm_addr_write_ln145', vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) and bus write operation ('fm_addr_write_ln143', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer_top_Pipeline_BIAS_LOOP' pipeline 'BIAS_LOOP' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top_Pipeline_BIAS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OH' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2' pipeline 'OH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_29_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_160_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_BIAS_LOOP' pipeline 'BIAS_LOOP' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_BIAS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.19 seconds; current allocated memory: 2.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'KH_KW_OH' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_1' pipeline 'KH_KW_OH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16s_29_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_15_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_160_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2'.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_bias_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_BIAS_LOOP' pipeline 'BIAS_LOOP' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_BIAS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 2.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OH' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv' pipeline 'OH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16s_29_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_160_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' pipeline 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_14ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_16ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3'.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer3_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer3_conv_bias_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_weights_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_bias_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_weights_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_bias_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_weights_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layer_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights_1', 'layer_bias_1', 'layer_weights_2', 'layer_bias_2', 'layer_weights_3', 'layer_bias_3', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top'.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer1_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.76 seconds; current allocated memory: 2.369 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.6 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.01 seconds; current allocated memory: 2.369 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.97 seconds; current allocated memory: 2.431 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for layer_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 185.74 seconds. CPU system time: 9.08 seconds. Elapsed time: 202.23 seconds; current allocated memory: 844.016 MB.
INFO: [HLS 200-112] Total CPU user time: 191.44 seconds. Total CPU system time: 10.17 seconds. Total elapsed time: 211.12 seconds; peak allocated memory: 2.431 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Aug 29 22:28:29 2023...
