{
	"author": ["Balakrishna Kumthekar", "Fabio Somenzi"],
	"booktitle": "Proceedings of the Fifth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2000",
	"dblpkey": "conf/date/KumthekarS00",
	"doi": "10.1109/DATE.2000.840039",
	"isbn": "0-7695-0537-6",
	"pages": "202-207",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["power", "and", "delay", "reduct", "via", "simultan", "logic", "and", "placement", "optim", "in", "fpgas"],
	"tag": ["logic", "optimisation", "reduction"],
	"title": "Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2000
}