{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1407678112792 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CEFA2F23C8 " "Selected device 5CEFA2F23C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1407678113010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1407678113072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1407678113072 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST altpll:pll\|altpll_0cp:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance altpll:pll\|altpll_0cp:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1407678113228 ""}  } { { "db/altpll_0cp.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_BeMicroCV_patch/db/altpll_0cp.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1407678113228 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK altpll:pll\|altpll_0cp:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"altpll:pll\|altpll_0cp:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1407678113244 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1407678114102 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1407678114149 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1407678114866 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1407678115272 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1407678121886 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y38_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "altpll:pll\|altpll_0cp:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL altpll:pll\|altpll_0cp:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1407678122276 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1407678122276 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altpll:pll\|altpll_0cp:auto_generated\|clk\[0\]~CLKENA0 19 global CLKCTRL_G14 " "altpll:pll\|altpll_0cp:auto_generated\|clk\[0\]~CLKENA0 with 19 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1407678122276 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1407678122276 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "tim:clkgen\|divide\[12\]~CLKENA0 4121 global CLKCTRL_G2 " "tim:clkgen\|divide\[12\]~CLKENA0 with 4121 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1407678122276 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1407678122276 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1407678122276 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407678122604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1407678125693 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1407678125693 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1407678125771 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407678125896 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1407678125896 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1407678126098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1407678126098 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1407678126098 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1407678126457 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1407678126473 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1407678126520 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1407678126566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1407678126566 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1407678126582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1407678126691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1407678126707 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1407678126707 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407678127284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1407678134444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407678156409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1407678156581 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1407678258047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:41 " "Fitter placement operations ending: elapsed time is 00:01:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407678258047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1407678264311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 4.9% " "5e+03 ns of routing delay (approximately 4.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1407678312083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "52 X33_Y23 X43_Y33 " "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33" {  } { { "loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_BeMicroCV_patch/" { { 1 { 0 "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} { { 11 { 0 ""} 33 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1407678328136 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1407678328136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:04:55 " "Fitter routing operations ending: elapsed time is 00:04:55" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407678567331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1407678567346 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1407678567346 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "42.98 " "Total time spent on timing analysis during the Fitter is 42.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1407678602197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1407678602571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1407678653505 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1407678653708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1407678706514 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:28 " "Fitter post-fit operations ending: elapsed time is 00:02:28" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407678750740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_BeMicroCV_patch/top.fit.smsg " "Generated suppressed messages file C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_BeMicroCV_patch/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1407678753704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1651 " "Peak virtual memory: 1651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1407678761286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 10 09:52:41 2014 " "Processing ended: Sun Aug 10 09:52:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1407678761286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:51 " "Elapsed time: 00:10:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1407678761286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:48 " "Total CPU time (on all processors): 00:10:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1407678761286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1407678761286 ""}
