Using GPU
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_prompts/7420.v
Prompt str:  //The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
Loading LLM model...
Loaded LLM:  shailja/CodeGen_16B_Verilog
Initializing MCTS tree/LLM env...
Episode not stated yet!
Simulations per episode:  100
********-- EPISODE-1--************
ORIG MODILE:  top_module
--------MCTS-------
Env seed:  42
Initializing MCTS tree.
Initialize search (creating root node)

MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.13937  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [1.31150450e+00 2.24814592e-01 1.19629442e-01 8.23549228e-04
 7.70695311e-04 4.76023186e-04 2.89014953e-01 2.11864166e-05
 1.79765653e-05 1.74730961e-05]  taking action:  0
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.900534  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  2.0
Iteration TIME (sec):  24.057441350000005
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [3.03129204e-01 2.75340519e-01 1.46515546e-01 1.00863769e-03
 9.43905130e-04 5.83006955e-04 3.53969582e-01 2.59479550e-05
 2.20167061e-05 2.14000849e-05]  taking action:  6
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.642662  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  3.0
Iteration TIME (sec):  24.810816773
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 4.27373724e-01  3.17935845e-01  1.69181580e-01  1.16467449e-03
  1.08992776e-03  6.73198445e-04 -2.95635567e-01  2.99621176e-05
  2.54227024e-05  2.47106895e-05]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [1.8965608e+00 2.8490061e-02 1.4137645e-02 9.5247906e-03 1.0117484e-03
 4.3576548e-04 3.2672705e-04 3.2511080e-04 3.0452915e-04 1.6577692e-04]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.766154  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  4.0
Iteration TIME (sec):  23.93912629799999
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 2.45568759e-02  3.55463081e-01  1.89150756e-01  1.30214566e-03
  1.21857628e-03  7.52658743e-04 -2.71513617e-01  3.34986659e-05
  2.84234454e-05  2.76273908e-05]  taking action:  1
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.604584  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  5.0
Iteration TIME (sec):  25.76553522399999
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 9.05307883e-02 -3.05304852e-01  2.07204272e-01  1.42642911e-03
  1.33488344e-03  8.24496343e-04 -2.49705708e-01  3.66959499e-05
  3.11363244e-05  3.02642902e-05]  taking action:  2
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y ); 

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.572134  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  6.0
Iteration TIME (sec):  24.72968099100001
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 1.51200062e-01 -2.89705205e-01 -3.88096904e-01  1.54071953e-03
  1.44183890e-03  8.90557834e-04 -2.29651266e-01  3.96361560e-05
  3.36310741e-05  3.26891696e-05]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [6.6140151e-01 3.4893055e-02 1.7315008e-02 1.1665438e-02 1.2391336e-03
 5.3370156e-04 4.0015730e-04 3.9817777e-04 3.7297053e-04 2.0303443e-04]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [1.7985169e+00 9.0947434e-02 1.2889447e-02 4.7315718e-03 3.9100014e-03
 3.1197283e-03 2.9341590e-03 2.0362816e-03 1.9466243e-03 1.0368223e-03]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  570

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.279955  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  7.0
Iteration TIME (sec):  23.44176535500003
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-9.42477511e-02 -2.75185408e-01 -3.80370558e-01  1.64709846e-03
  1.54139062e-03  9.52046371e-04 -2.10985047e-01  4.23728331e-05
  3.59531305e-05  3.49461922e-05]  taking action:  3
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );  

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.463259  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  8.0
Iteration TIME (sec):  24.62208649600001
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-5.44697070e-02 -2.61548116e-01 -3.73113815e-01 -4.99126494e-01
  1.63489164e-03  1.00979767e-03 -1.93453350e-01  4.49431764e-05
  3.81340536e-05  3.70660343e-05]  taking action:  4
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );    

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.458691  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  9.0
Iteration TIME (sec):  24.62022010999999
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-1.68466975e-02 -2.48649645e-01 -3.66250218e-01 -4.99079244e-01
 -4.99138336e-01  1.06442020e-03 -1.76871459e-01  4.73742676e-05
  4.01968219e-05  3.90710307e-05]  taking action:  5
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );   

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.447683  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  10.0
Iteration TIME (sec):  24.60214794699999
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 1.89376707e-02 -2.36381523e-01 -3.59722045e-01 -4.99034303e-01
 -4.99096280e-01 -4.99441813e-01 -1.61099927e-01  4.96865510e-05
  4.21587825e-05  4.09780427e-05]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.22738063 0.04029103 0.01999365 0.01347009 0.00143083 0.00061627
 0.00046206 0.00045978 0.00043067 0.00023444]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.6013622  0.1113874  0.01578628 0.00579497 0.00478875 0.00382087
 0.0035936  0.00249393 0.00238412 0.00126984]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [1.95161307e+00 6.86653607e-07 3.28403502e-07 2.74291949e-07
 1.42889348e-07 1.15812476e-07 6.79352894e-08 1.84123436e-08
 1.53958304e-08 1.40549536e-08]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  279

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  21.788484  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  11.0
Iteration TIME (sec):  22.95617373099998
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-1.57496649e-01 -2.24659481e-01 -3.53484454e-01 -4.98991362e-01
 -4.99056095e-01 -4.99416993e-01 -1.46030418e-01  5.18959100e-05
  4.40334122e-05  4.28001697e-05]  taking action:  7
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );     

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.474654  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  12.0
Iteration TIME (sec):  24.61257166300004
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-1.31261309e-01 -2.13416502e-01 -3.47501785e-01 -4.98950177e-01
 -4.99017552e-01 -4.99393187e-01 -1.31576778e-01 -4.99972993e-01
  4.58314285e-05  4.45478290e-05]  taking action:  8
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );        

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.462744  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  13.0
Iteration TIME (sec):  24.623568381999974
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-1.06017063e-01 -2.02598249e-01 -3.41745123e-01 -4.98910547e-01
 -4.98980466e-01 -4.99370281e-01 -1.17669154e-01 -4.99971973e-01
 -4.99976219e-01  4.62294670e-05]  taking action:  9
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );      

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.467222  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  14.0
Iteration TIME (sec):  24.619297523
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.08165941 -0.19215994 -0.33619064 -0.49887231 -0.49894468 -0.49934818
 -0.10424998 -0.49997099 -0.49997538 -0.49997607]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.00031859  0.04504674  0.02235358  0.01506002  0.00159971  0.00068901
  0.0005166   0.00051405  0.0004815   0.00026212]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );


    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.085414  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  15.0
Iteration TIME (sec):  24.24671974300003
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.21508416 -0.18206415 -0.33081842 -0.49883533 -0.49891007 -0.4993268
 -0.09127113 -0.49997004 -0.49997458 -0.49997529]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [1.4612526e+00 4.4285047e-01 2.5247572e-02 3.1103047e-03 2.1208173e-03
 5.6374702e-04 2.0712527e-04 1.6856390e-04 1.4053985e-04 4.1147316e-05]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.087636  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  16.0
Iteration TIME (sec):  24.253002183999968
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.19605668 -0.17227923 -0.32561162 -0.49879948 -0.49887653 -0.49930608
 -0.38579464 -0.49996912 -0.49997379 -0.49997453]  taking action:  1
Leaf selection - depth:  1
Leaf selection - action scores:  [1.4731579  0.23215035 0.06868951 0.0606738  0.04018747 0.02701437
 0.0160826  0.01139245 0.00502959 0.0019629 ]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  198

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.064146  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  17.0
Iteration TIME (sec):  25.22034372799999
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.17758106 -0.44185209 -0.32055584 -0.49876468 -0.49884396 -0.49928597
 -0.37765173 -0.49996822 -0.49997304 -0.49997379]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 7.1234882e-02 -4.7532690e-01  2.4487117e-02  1.6497420e-02
  1.7523996e-03  7.5476797e-04  5.6590780e-04  5.6310836e-04
  5.2745995e-04  2.8713403e-04]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.18116236 0.12861909 0.01822843 0.00669145 0.00552958 0.00441196
 0.00414953 0.00287974 0.00275294 0.00146629]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [6.9511414e-01 8.4097547e-07 4.0221050e-07 3.3593767e-07 1.7500300e-07
 1.4184074e-07 8.3203396e-08 2.2550424e-08 1.8855964e-08 1.7213733e-08]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [1.8785734e+00 2.2443624e-02 1.2945841e-02 9.4429515e-03 5.2454597e-03
 3.5317517e-03 1.7580546e-03 1.6457284e-03 1.4997338e-03 1.3158183e-03]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  16

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  21.443542  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  18.0
Iteration TIME (sec):  22.589453329000037
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.27966739 -0.43569165 -0.31563865 -0.49873083 -0.49881228 -0.4992664
 -0.36973205 -0.49996735 -0.4999723  -0.49997307]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-9.0371966e-02 -4.7334999e-01  2.6449112e-02  1.7819252e-02
  1.8928080e-03  8.1524259e-04  6.1125035e-04  6.0822658e-04
  5.6972192e-04  3.1014023e-04]  taking action:  2
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

	assign p1y = ~(p1a & p1b & p1c & p1d);
	assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.577449  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  19.0
Iteration TIME (sec):  23.734610808999946
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.35658233 -0.4296913  -0.31084924 -0.49869785 -0.49878142 -0.49924734
 -0.36201818 -0.4999665  -0.49997158 -0.49997237]  taking action:  2
Leaf selection - depth:  1
Leaf selection - action scores:  [1.0609987e+00 8.9025235e-01 2.9087736e-04 1.0546365e-05 3.0345502e-06
 2.0933594e-06 1.7674079e-06 1.1632325e-06 8.3115674e-07 8.1699511e-07]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y ); 

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.06564  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  20.0
Iteration TIME (sec):  24.224291925999978
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.34377996 -0.42383917 -0.53745212 -0.4986657  -0.49875133 -0.49922875
 -0.35449486 -0.49996567 -0.49997087 -0.49997169]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-4.1375697e-02 -4.7150993e-01 -4.8586234e-01  1.9049581e-02
  2.0234969e-03  8.7153097e-04  6.5345410e-04  6.5022160e-04
  6.0905830e-04  3.3155383e-04]  taking action:  3
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

   assign p1y = ~(p1a & p1b & p1c & p1d);
   assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.588163  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  21.0
Iteration TIME (sec):  23.71151725499999
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.4055813  -0.4181248  -0.53441136 -0.4986343  -0.49872195 -0.4992106
 -0.34714863 -0.49996487 -0.49997019 -0.49997102]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [3.9483076e-01 5.4237884e-01 3.0921835e-02 3.8093296e-03 2.5974601e-03
 6.9044629e-04 2.5367562e-04 2.0644777e-04 1.7212547e-04 5.0394963e-05]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  197

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	
	
	assign p1y = ~(p1a & p1b & p1c & p1d);
	assign p2y = ~(p2a & p2b & p2c & p2d);
	
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.516409  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  22.0
Iteration TIME (sec):  25.66963866900005
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.3947191  -0.4125389  -0.53143896 -0.4986036  -0.49869322 -0.49919286
 -0.50497565 -0.49996408 -0.49996952 -0.49997037]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 4.6425462e-03 -4.6978173e-01 -4.8500475e-01 -4.8989743e-01
  2.1462424e-03  9.2439813e-04  6.9309270e-04  6.8966410e-04
  6.4600387e-04  3.5166595e-04]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.03907382  0.14380051  0.02038     0.00748127  0.00618225  0.00493272
  0.00463931  0.00321964  0.00307788  0.00163936]  taking action:  1
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  266

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    wire w1, w2, w3, w4;
    assign w1 = p1a & p1b & p1c;
    assign w2 = p1a & p1b & p1d;
    assign w3 = p1a & p1c & p1d;
    assign w4 = p1b & p1c & p1d;
    assign p1y = w1 | w2 | w3 | w4;

    assign w5 = p2a & p2b & p2c;
    assign w6 = p2a & p2b & p2d;
    assign w7 = p2a & p2c & p2d;
    assign w8 = p2b & p2c & p2d;
    assign p2y = w5 | w6 | w7 | w8;

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  118.043488  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  23.0
Iteration TIME (sec):  118.98829568299993
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.44568149 -0.40707316 -0.52853051 -0.49857357 -0.49866512 -0.4991755
 -0.49970571 -0.4999633  -0.49996886 -0.49996974]  taking action:  1
Leaf selection - depth:  1
Leaf selection - action scores:  [0.40212125 0.28432494 0.08412713 0.07430993 0.0492194  0.03308571
 0.01969708 0.01395284 0.00615997 0.00240405]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [1.1548024e+00 6.7724895e-01 7.5854324e-02 1.1805012e-02 2.5932172e-03
 2.3842130e-03 2.2373013e-03 1.8892935e-03 1.6012957e-03 1.1029404e-03]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.617123  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  24.0
Iteration TIME (sec):  24.78195614599997
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.43631311 -0.5512901  -0.52568204 -0.49854416 -0.49863759 -0.4991585
 -0.49454446 -0.49996255 -0.49996822 -0.49996911]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-1.2652689e-01 -4.6814716e-01 -4.8419362e-01 -4.8935097e-01
  2.2623381e-03  9.7440125e-04  7.3058385e-04  7.2696980e-04
  6.8094791e-04  3.7068845e-04]  taking action:  4
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

  assign p1y = ~(p1a & p1b & p1c & p1d);
  assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.545335  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  25.0
Iteration TIME (sec):  23.707778163000057
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.47920942 -0.54735487 -0.52288999 -0.49851533 -0.49861061 -0.49914184
 -0.48948544 -0.49996181 -0.49996759 -0.4999685 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-9.2028439e-02 -4.6659243e-01 -4.8342213e-01 -4.8883119e-01
 -4.9881363e-01  1.0219608e-03  7.6624285e-04  7.6245243e-04
  7.1418425e-04  3.8878137e-04]  taking action:  5
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

        assign p1y = ~(p1a & p1b & p1c & p1d);
        assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.528295  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  26.0
Iteration TIME (sec):  23.69634226800008
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.51510208 -0.54349461 -0.52015114 -0.49848704 -0.49858414 -0.49912549
 -0.48452281 -0.49996108 -0.49996697 -0.4999679 ]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [ 5.3326154e-01 -1.8685743e-01  3.5705458e-02  4.3986347e-03
  2.9992885e-03  7.9725863e-04  2.9291937e-04  2.3838534e-04
  1.9875336e-04  5.8191090e-05]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [1.8509333e+00 5.9442800e-02 2.8299877e-02 8.8220462e-03 6.7596830e-04
 6.6134817e-04 6.5331417e-04 4.5536360e-04 3.9994228e-04 3.1977289e-04]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.624077  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  27.0
Iteration TIME (sec):  23.779034771000056
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.50773331 -0.53970521 -0.51746256 -0.49845928 -0.49855816 -0.49910944
 -0.58372102 -0.49996036 -0.49996637 -0.49996731]  taking action:  3
Leaf selection - depth:  1
Leaf selection - action scores:  [1.5738165e+00 3.6242372e-01 7.7182642e-04 2.9357525e-05 2.6522715e-05
 2.1680928e-05 1.1064414e-05 6.4381761e-06 4.6745422e-06 4.0891705e-06]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );  

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.009017  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  28.0
Iteration TIME (sec):  24.16864702800001
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.50049499 -0.53598288 -0.51482157 -0.66562136 -0.49853264 -0.49909368
 -0.57989278 -0.49995966 -0.49996577 -0.49996673]  taking action:  4
Leaf selection - depth:  1
Leaf selection - action scores:  [1.4406108e+00 4.8970208e-01 1.0655945e-03 2.0968716e-04 9.6177726e-05
 9.0731926e-05 6.4968961e-05 4.9348160e-05 4.2031690e-05 4.1254589e-05]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );    

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.017167  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  29.0
Iteration TIME (sec):  24.170060990000025
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.49338043 -0.53232421 -0.51222574 -0.66560349 -0.66567172 -0.49907819
 -0.57612999 -0.49995897 -0.49996519 -0.49996616]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-5.9065640e-02 -4.6510693e-01 -4.8268500e-01 -4.8833457e-01
 -4.9876088e-01 -4.9946630e-01  8.0031459e-04  7.9635554e-04
  7.4594107e-04  4.0606887e-04]  taking action:  6
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  198

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

 
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.511773  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  30.0
Iteration TIME (sec):  24.670654126000045
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.52589244 -0.52872602 -0.50967283 -0.66558591 -0.66565528 -0.49906295
 -0.57242941 -0.49995829 -0.49996461 -0.4999656 ]  taking action:  5
Leaf selection - depth:  1
Leaf selection - action scores:  [1.4231118e+00 4.9924675e-01 1.6347617e-03 5.9742779e-05 5.4191787e-05
 3.7116650e-05 3.3014752e-05 3.2020485e-05 2.8118617e-05 1.5192252e-05]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );   

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.01831  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  31.0
Iteration TIME (sec):  24.179802440999993
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.51953708 -0.52518541 -0.50716076 -0.66556862 -0.66563909 -0.66603199
 -0.56878805 -0.49995763 -0.49996405 -0.49996505]  taking action:  7
Leaf selection - depth:  1
Leaf selection - action scores:  [1.1415138e+00 6.9515789e-01 2.7908529e-03 4.0781905e-04 1.2982673e-04
 5.6025547e-05 5.2149884e-05 4.9022441e-05 3.4455297e-05 3.4184039e-05]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );     

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.033827  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  32.0
Iteration TIME (sec):  24.191970511000022
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.51328028 -0.5216997  -0.50468766 -0.6655516  -0.66562316 -0.66602215
 -0.56520315 -0.666638   -0.49996349 -0.49996451]  taking action:  8
Leaf selection - depth:  1
Leaf selection - action scores:  [1.1311235e+00 7.0596218e-01 3.7141715e-03 1.9370046e-04 9.5638803e-05
 9.2282797e-05 5.2824020e-05 4.4369081e-05 4.2556188e-05 3.4083900e-05]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );        

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.033929  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  33.0
Iteration TIME (sec):  24.187866593999956
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.50711758 -0.51826642 -0.50225174 -0.66553483 -0.66560747 -0.66601246
 -0.56167218 -0.66663757 -0.66664198 -0.49996398]  taking action:  9
Leaf selection - depth:  1
Leaf selection - action scores:  [1.2248452e+00 6.6647553e-01 4.8832945e-03 1.2626441e-04 1.2368061e-04
 5.7815116e-05 5.2464839e-05 2.6380172e-05 2.4412939e-05 2.1278731e-05]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );      

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.078392  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  34.0
Iteration TIME (sec):  24.191279667999993
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.50104486 -0.51488327 -0.4998514  -0.6655183  -0.665592   -0.6660029
 -0.55819275 -0.66663714 -0.66664162 -0.66664232]  taking action:  2
Leaf selection - depth:  1
Leaf selection - action scores:  [1.49726331e-01 1.09033203e+00 3.56250559e-04 1.29166065e-05
 3.71654983e-06 2.56383123e-06 2.16462377e-06 1.42466308e-06
 1.01795490e-06 1.00061061e-06]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y ); 
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.501425  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  35.0
Iteration TIME (sec):  25.655148473000054
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.49505829 -0.51154812 -0.62311382 -0.66550201 -0.66557676 -0.66599349
 -0.55476269 -0.66663672 -0.66664126 -0.66664198]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-2.7449965e-02 -4.6368214e-01 -4.8197797e-01 -4.8785824e-01
 -4.9871027e-01 -4.9944451e-01 -4.9958351e-01  8.2887313e-04
  7.7640009e-04  4.2264987e-04]  taking action:  7
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );



    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.044633  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  36.0
Iteration TIME (sec):  24.212815617999922
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.52564325 -0.50825897 -0.62136358 -0.66548595 -0.66556172 -0.6659842
 -0.55137995 -0.66663631 -0.66664091 -0.66664163]  taking action:  1
Leaf selection - depth:  1
Leaf selection - action scores:  [0.02778655 0.32831016 0.09714164 0.08580571 0.05683367 0.03820409
 0.02274423 0.01611135 0.00711292 0.00277595]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  198

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
	
	assign p1y = ~(p1a & p1b & p1c & p1d);
	assign p2y = ~(p2a & p2b & p2c & p2d);
	
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.023776  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  37.0
Iteration TIME (sec):  25.180996504000177
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.52023458 -0.60401119 -0.61963684 -0.6654701  -0.66554689 -0.66597504
 -0.54804262 -0.6666359  -0.66664057 -0.6666413 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 2.9713511e-03 -4.6231121e-01 -4.8129764e-01 -4.8739988e-01
 -4.9866158e-01 -4.9942353e-01 -4.9956778e-01 -4.9956992e-01
  8.0570841e-04  4.3860447e-04]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.02878064 -0.42123723  0.02232518  0.00819532  0.00677232  0.00540353
  0.00508211  0.00352694  0.00337165  0.00179583]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [2.5333250e-01 9.7107488e-07 4.6443267e-07 3.8790742e-07 2.0207604e-07
 1.6378358e-07 9.6074999e-08 2.6038986e-08 2.1772992e-08 1.9876707e-08]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.6503866  0.02748771 0.01585535 0.01156521 0.00642435 0.00432549
 0.00215317 0.0020156  0.00183679 0.00161154]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.9493212e+00 2.2207205e-03 6.9266825e-05 1.9981776e-06 4.5696336e-07
 3.2080820e-07 1.2267141e-07 9.7244140e-08 8.5642363e-08 6.5267699e-08]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  88

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  21.004352  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  38.0
Iteration TIME (sec):  22.172775509000076
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.54723687 -0.60144914 -0.61793267 -0.66545445 -0.66553225 -0.665966
 -0.54474892 -0.6666355  -0.66664023 -0.66664097]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [ 1.03480935e-01 -1.49895996e-01  3.99199165e-02  4.91782324e-03
  3.35330633e-03  8.91362259e-04  3.27493792e-04  2.66522926e-04
  2.22213013e-04  6.50596121e-05]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [6.3346052e-01 7.2802268e-02 3.4660131e-02 1.0804757e-02 8.2788873e-04
 8.0998277e-04 8.0014323e-04 5.5770425e-04 4.8982725e-04 3.9164021e-04]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [1.7472243e+00 1.1986739e-01 1.4854529e-02 5.6415424e-03 5.5699488e-03
 4.8835031e-03 3.8151622e-03 2.3894357e-03 2.0205055e-03 9.4412785e-04]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  570

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.373429  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  39.0
Iteration TIME (sec):  23.434106061999955
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.54231824 -0.59891973 -0.61625022 -0.66543901 -0.6655178  -0.66595707
 -0.61791429 -0.6666351  -0.66663989 -0.66664064]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-1.1515069e-01 -4.6098837e-01 -4.8064125e-01 -4.8695764e-01
 -4.9861461e-01 -4.9940330e-01 -4.9955261e-01 -4.9955481e-01
  8.3398743e-04  4.5399880e-04]  taking action:  8
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

     assign p1y = ~(p1a & p1b & p1c & p1d);
     assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.550318  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  40.0
Iteration TIME (sec):  23.703332820000014
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.56636943 -0.59642174 -0.61458867 -0.66542376 -0.66550353 -0.66594826
 -0.61523817 -0.66663471 -0.66663956 -0.66664032]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-9.0816557e-02 -4.5970896e-01 -4.8000634e-01 -4.8652992e-01
 -4.9856916e-01 -4.9938375e-01 -4.9953794e-01 -4.9954021e-01
 -4.9956933e-01  4.6888794e-04]  taking action:  9
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  279

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

 assign p1y = ~(p1a & p1b & p1c & p1d);
 assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  20.590032  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  41.0
Iteration TIME (sec):  21.75235145800002
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.58764302 -0.59395403 -0.61294726 -0.66540869 -0.66548943 -0.66593955
 -0.6125945  -0.66663432 -0.66663923 -0.66664   ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.06723189 -0.45846897 -0.479391   -0.48611537 -0.49852514 -0.49936476
 -0.49952373 -0.49952608 -0.49955606 -0.49975833]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.1270566  -0.41492647  0.02411395  0.00885196  0.00731494  0.00583648
  0.00548931  0.00380953  0.0036418   0.00193972]  taking action:  2
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  357

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    and (p1y, p1a, p1b, p1c, p1d);
    and (p2y, p2a, p2b, p2c, p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  20.218271  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  42.0
Iteration TIME (sec):  21.389284193999856
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.60660019 -0.59151554 -0.61132527 -0.66539381 -0.6654755  -0.66593094
 -0.60998211 -0.66663394 -0.6666389  -0.66663968]  taking action:  1
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.10975564 -0.31646904  0.10860765  0.0959337   0.06354197  0.04271347
  0.02542882  0.01801304  0.00795248  0.00310361]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.20716923 0.82945716 0.0929022  0.01445813 0.00317603 0.00292005
 0.00274012 0.0023139  0.00196118 0.00135082]  taking action:  1
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  570

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  21.686044  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  43.0
Iteration TIME (sec):  22.847787832999984
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.60269434 -0.65758766 -0.60972204 -0.66537909 -0.66546173 -0.66592244
 -0.60739993 -0.66663356 -0.66663858 -0.66663937]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.16378975 -0.4572649  -0.47879353 -0.48571283 -0.49848238 -0.49934635
 -0.4995099  -0.49951234 -0.49954322 -0.49975133]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.08059329 -0.40905255 -0.48711056  0.00946314  0.00782     0.00623946
  0.00586832  0.00407256  0.00389325  0.00207364]  taking action:  3
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  392

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    nand_gate inst1 (p1a, p1b, p1c, p1d, p1y);
    nand_gate inst2 (p2a, p2b, p2c, p2d, p2y);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  25.172433  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  44.0
Iteration TIME (sec):  26.317785836999974
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.61994676 -0.65560177 -0.60813693 -0.66536454 -0.66544811 -0.66591403
 -0.60484693 -0.66663319 -0.66663826 -0.66663906]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [-1.17259145e-01 -1.16480261e-01  4.37300764e-02  5.38720516e-03
  3.67336301e-03  9.76438401e-04  3.58751480e-04  2.91961216e-04
  2.43422153e-04  7.12692345e-05]  taking action:  2
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  198

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	 
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.623817  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  45.0
Iteration TIME (sec):  24.802494360000082
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.61632873 -0.65363783 -0.60656934 -0.66535015 -0.66543464 -0.66590571
 -0.65913329 -0.66663282 -0.66663795 -0.66663875]  taking action:  2
Leaf selection - depth:  1
Leaf selection - action scores:  [2.5023937e-01 1.2950349e-01 4.1136271e-04 1.4914812e-05 4.2915021e-06
 2.9604571e-06 2.4994922e-06 1.6450591e-06 1.1754331e-06 1.1554056e-06]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [1.9103371e+00 2.5586817e-02 9.0296380e-03 3.8637978e-03 8.5901772e-04
 6.5978849e-04 3.0290399e-04 2.8894920e-04 1.6563360e-04 1.4514655e-04]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y ); 

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.692313  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  46.0
Iteration TIME (sec):  23.85080291700001
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.61274981 -0.65169512 -0.68401496 -0.66533592 -0.66542133 -0.66589748
 -0.65699258 -0.66663245 -0.66663764 -0.66663845]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.23937857 -0.45609388 -0.47821242 -0.4853213  -0.4984408  -0.49932843
 -0.4994965  -0.49949896 -0.4995307  -0.49974453]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.03695393 -0.4035357  -0.4863287  -0.4949814   0.00829437  0.00661794
  0.00622429  0.00431961  0.00412941  0.00219943]  taking action:  4
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  306

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    supply1 vcc;
    supply0 gnd;

    wire p1a_bar, p1b_bar, p1c_bar, p1d_bar;
    wire p2a_bar, p2b_bar, p2c_bar, p2d_bar;

    wire p1y_bar, p2y_bar;

    not n1a(p1a_bar, p1a);
    not n1b(p1b_bar, p1b);
    not n1c(p1c_bar, p1c);
    not n1d(p1d_bar, p1d);

    not n2a(p2a_bar, p2a);
    not n2b(p2b_bar, p2b);
    not n2c(p2c_bar, p2c);
    not n2d(p2d_bar, p2d);

    and a1(p1y_bar, p1a_bar, p1b_bar, p1c_bar, p1d_bar);
    and a2(p2y_bar, p2a_bar, p2b_bar, p2c_bar, p2d_bar);

    or o1(p1y, p1y_bar, p2y_bar);
    or o2(p2y, p1y_bar, p2y_bar);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  237.483991  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  47.0
Iteration TIME (sec):  238.14982286600002
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.62874831 -0.64977297 -0.68278758 -0.66532184 -0.66540815 -0.66588934
 -0.65487453 -0.66663209 -0.66663733 -0.66663815]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.30025482 -0.45495325 -0.4776464  -0.48494    -0.49840027 -0.499311
 -0.4994834  -0.49948597 -0.49951848 -0.4997379 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.00432116 -0.3983177  -0.48558915 -0.49470994 -0.49562848  0.00697592
  0.00656098  0.00455326  0.00435278  0.00231841]  taking action:  5
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  357

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    or (p1y, p1a, p1b, p1c, p1d);
    or (p2y, p2a, p2b, p2c, p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  20.202454  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  48.0
Iteration TIME (sec):  21.37094742599993
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.64325638 -0.64787074 -0.68157291 -0.6653079  -0.6653951  -0.66588129
 -0.65277843 -0.66663173 -0.66663703 -0.66663786]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.35040373 -0.45384082 -0.4770944  -0.4845681  -0.49836078 -0.49929398
 -0.49947065 -0.49947327 -0.4995066  -0.49973142]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.04357916 -0.39335468 -0.48488578 -0.49445173 -0.49541512 -0.4963418
  0.00688121  0.0047755   0.00456524  0.00243156]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [2.1442771e-02 1.0856946e-06 5.1925150e-07 4.3369366e-07 2.2592788e-07
 1.8311560e-07 1.0741511e-07 2.9112471e-08 2.4342944e-08 2.2222832e-08]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.21890128 0.03174008 0.01830818 0.01335435 0.0074182  0.00499465
 0.00248626 0.00232741 0.00212094 0.00186085]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [6.9371057e-01 2.7198161e-03 8.4834188e-05 2.4472579e-06 5.5966353e-07
 3.9290819e-07 1.5024118e-07 1.1909927e-07 1.0489004e-07 7.9936285e-08]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [1.9514174e+00 1.2002332e-04 1.4298040e-05 1.0861123e-05 8.4603271e-06
 6.6170205e-06 4.6913110e-06 3.5921264e-06 3.3816552e-06 2.6294997e-06]  taking action:  0
Adding child.
Leaf selection - depth:  7
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  796

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  20.600996  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  49.0
Iteration TIME (sec):  21.759184317000063
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.65647623 -0.64598782 -0.68037057 -0.6652941  -0.66538219 -0.66587331
 -0.65070361 -0.66663138 -0.66663673 -0.66663756]  taking action:  1
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.112104   -0.29895192  0.11897372  0.1050901   0.06960674  0.04679026
  0.02785588  0.01973229  0.00871151  0.00339983]  taking action:  2
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  198

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
   
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.525515  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  50.0
Iteration TIME (sec):  24.677099675999898
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.6535103  -0.69496315 -0.6791802  -0.66528045 -0.66536941 -0.66586542
 -0.64864944 -0.66663102 -0.66663643 -0.66663727]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [-6.6561699e-02 -8.5751325e-02 -4.7638306e-01  5.8188471e-03
  3.9676856e-03  1.0546740e-03  3.8749591e-04  3.1535418e-04
  2.6292598e-04  7.6979573e-05]  taking action:  3
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	    

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.519741  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  51.0
Iteration TIME (sec):  24.674988808999842
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.6505733  -0.69338087 -0.67800144 -0.66526692 -0.66535676 -0.6658576
 -0.69078839 -0.66663068 -0.66663613 -0.66663699]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.39248502 -0.4527546  -0.47655538 -0.48420492 -0.49832222 -0.49927735
 -0.4994582  -0.49946088 -0.499495   -0.4997251 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.09909183 -0.3886126  -0.4842137  -0.49420503 -0.49521124 -0.49617913
  0.00718719  0.00498785  0.00476824  0.00253969]  taking action:  6
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.621311  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  52.0
Iteration TIME (sec):  24.77118237800005
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.66298337 -0.69181373 -0.67683396 -0.66525353 -0.66534422 -0.66584986
 -0.68902556 -0.66663033 -0.66663584 -0.6666367 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.42834228 -0.45169276 -0.47602844 -0.48384994 -0.4982845  -0.4992611
 -0.499446   -0.49944875 -0.49948364 -0.4997189 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.06911063 -0.38406432 -0.48356912 -0.4939684  -0.4950157  -0.49602312
 -0.49625966  0.00519152  0.00496294  0.00264339]  taking action:  7
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  279

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    reg p1y, p2y;
    always @(*) begin
        if(p1a && p1b && p1c && p1d) begin
            p1y <= 1;
        end
        else begin
            p1y <= 0;
        end
        if(p2a && p2b && p2c && p2d) begin
            p2y <= 1;
        end
        else begin
            p2y <= 0;
        end
    end

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  55.361048  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  53.0
Iteration TIME (sec):  56.44972805500015
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.67438426 -0.69026131 -0.67567745 -0.66524026 -0.6653318  -0.66584219
 -0.68727928 -0.66662999 -0.66663555 -0.66663642]  taking action:  3
Leaf selection - depth:  1
Leaf selection - action scores:  [4.63761866e-01 4.43876594e-01 9.45290434e-04 3.59554797e-05
 3.24835601e-05 2.65536055e-05 1.35510845e-05 7.88512352e-06
 5.72512181e-06 5.00819078e-06]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [1.9084125e+00 1.8492857e-02 1.1089868e-02 8.8149412e-03 1.4039075e-03
 9.2135160e-04 9.1815175e-04 5.1932945e-04 2.9693168e-04 1.8979541e-04]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );  

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.652376  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  54.0
Iteration TIME (sec):  23.806990613999915
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.67176716 -0.6887232  -0.67453159 -0.74892032 -0.6653195  -0.66583459
 -0.6855491  -0.66662965 -0.66663526 -0.66663614]  taking action:  4
Leaf selection - depth:  1
Leaf selection - action scores:  [3.8219029e-01 5.9976012e-01 1.3050814e-03 2.5681328e-04 1.1779318e-04
 1.1112346e-04 7.9570404e-05 6.0438906e-05 5.1478095e-05 5.0526345e-05]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );    
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.502771  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  55.0
Iteration TIME (sec):  25.656140767999887
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.66917375 -0.68719901 -0.67339611 -0.74891055 -0.74898047 -0.66582706
 -0.68383458 -0.66662932 -0.66663498 -0.66663587]  taking action:  5
Leaf selection - depth:  1
Leaf selection - action scores:  [3.7147444e-01 6.1144990e-01 2.0021661e-03 7.3169664e-05 6.6371111e-05
 4.5458426e-05 4.0434650e-05 3.9216924e-05 3.4438133e-05 1.8606634e-05]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );   
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.498415  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  56.0
Iteration TIME (sec):  25.65639057899989
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.66660339 -0.68568837 -0.67227072 -0.74890086 -0.7489714  -0.74936468
 -0.6821353  -0.66662899 -0.6666347  -0.66663559]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.45929432 -0.45065376 -0.4755129  -0.48350257 -0.4982476  -0.49924523
 -0.49943408 -0.4994369  -0.49947253 -0.49971285]  taking action:  1
Leaf selection - depth:  2
Leaf selection - action scores:  [1.7012275  0.09738403 0.04080001 0.02219308 0.02160039 0.01208293
 0.006497   0.00603272 0.00438671 0.00432239]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );


    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.636112  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  57.0
Iteration TIME (sec):  23.800157194999883
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.67749326 -0.68419092 -0.67115516 -0.74889126 -0.74896242 -0.74935913
 -0.68045086 -0.66662866 -0.66663442 -0.66663532]  taking action:  7
Leaf selection - depth:  1
Leaf selection - action scores:  [1.9903159e-01 8.5139102e-01 3.4180828e-03 4.9947429e-04 1.5900463e-04
 6.8617002e-05 6.3870306e-05 6.0039987e-05 4.2198950e-05 4.1866726e-05]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );     
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.491679  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  58.0
Iteration TIME (sec):  25.650339667000026
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.67506827 -0.68270633 -0.67004917 -0.74888175 -0.74895351 -0.74935363
 -0.67878088 -0.74997123 -0.66663414 -0.66663505]  taking action:  8
Leaf selection - depth:  1
Leaf selection - action scores:  [1.92668855e-01 8.64623547e-01 4.54891240e-03 2.37233646e-04
 1.17133139e-04 1.13022885e-04 6.46959525e-05 5.43408023e-05
 5.21204747e-05 4.17440824e-05]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );        
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.020433  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  59.0
Iteration TIME (sec):  25.160665791999918
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.67266374 -0.68123426 -0.66895252 -0.74887231 -0.74894468 -0.74934818
 -0.67712499 -0.74997099 -0.74997538 -0.66663479]  taking action:  9
Leaf selection - depth:  1
Leaf selection - action scores:  [2.5006145e-01 8.1626248e-01 5.9807901e-03 1.5464168e-04 1.5147719e-04
 7.0808768e-05 6.4256041e-05 3.2308981e-05 2.9899622e-05 2.6061016e-05]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );      
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.511356  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  60.0
Iteration TIME (sec):  25.649240557999974
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.67027917 -0.67977441 -0.66786497 -0.74886295 -0.74893592 -0.74934277
 -0.67548284 -0.74997075 -0.74997518 -0.74997588]  taking action:  2
Leaf selection - depth:  1
Leaf selection - action scores:  [-1.0747135e-01  2.0380628e-01  4.5991747e-04  1.6675267e-05
  4.7980448e-06  3.3098916e-06  2.7945171e-06  1.8392320e-06
  1.3141741e-06  1.2917826e-06]  taking action:  1
Leaf selection - depth:  2
Leaf selection - action scores:  [1.5819036  0.20186359 0.04284174 0.03319304 0.03010202 0.0201372
 0.01219632 0.0087299  0.00585204 0.003372  ]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  198

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y ); 
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.105676  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  61.0
Iteration TIME (sec):  25.26020375400003
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.66791406 -0.67832648 -0.72232189 -0.74885367 -0.74892724 -0.7493374
 -0.67385411 -0.74997051 -0.74997498 -0.74997568]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.4496175  -0.63309085 -0.47500795 -0.4831624  -0.49821147 -0.49922967
 -0.49942243 -0.4994253  -0.49946165 -0.49970695]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.04026198 -0.37968785 -0.48294887 -0.4937407  -0.49482757 -0.49587297
 -0.4961185  -0.49730626  0.00515028  0.00274317]  taking action:  8
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  62

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    mod_a instance1 (p1a, p1b, p1c, p1d, p1y);
    mod_b instance2 (p2a, p2b, p2c, p2d, p2y);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.106374  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  62.0
Iteration TIME (sec):  25.26465354800007
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.67843071 -0.67689018 -0.72143022 -0.74884446 -0.74891862 -0.74933208
 -0.67223845 -0.74997027 -0.74997478 -0.74997548]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [-1.9373715e-02 -5.7149529e-02 -4.7475243e-01 -4.9688968e-01
  4.2416346e-03  1.1274940e-03  4.1425053e-04  3.3712780e-04
  2.8107970e-04  8.2294631e-05]  taking action:  4
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	   

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.519502  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  63.0
Iteration TIME (sec):  24.671323420000135
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.67619267 -0.67546524 -0.72054559 -0.74883533 -0.74891007 -0.7493268
 -0.70723162 -0.74997004 -0.74997458 -0.74997529]  taking action:  1
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.06099349 -0.28284323 -0.43574685  0.11351029  0.07518388  0.05053926
  0.03008779  0.02131331  0.0094095   0.00367224]  taking action:  3
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

assign p1y = ~(p1a & p1b & p1c & p1d);
assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.032779  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  64.0
Iteration TIME (sec):  23.197959354999966
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.67397205 -0.71479495 -0.71966786 -0.74882626 -0.74890159 -0.74932156
 -0.70581792 -0.7499698  -0.74997438 -0.7499751 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.4774569  -0.6324259  -0.474513   -0.48282894 -0.49817604 -0.4992144
 -0.499411   -0.4994139  -0.499451   -0.49970114]  taking action:  2
Leaf selection - depth:  2
Leaf selection - action scores:  [1.4837998  0.22733814 0.03438766 0.02894296 0.02290363 0.00686517
 0.00632589 0.00503971 0.00425956 0.00359239]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  570

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

	assign p1y = ~(p1a & p1b & p1c & p1d);
	assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.1441  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  65.0
Iteration TIME (sec):  23.311679135000077
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.68392522 -0.71356731 -0.71879684 -0.74881727 -0.74889317 -0.74931636
 -0.70441506 -0.74996957 -0.74997418 -0.74997491]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.4687727  -0.63177365 -0.64935166 -0.48250183 -0.4981413  -0.49919945
 -0.49939975 -0.49940273 -0.49944055 -0.49969545]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.01242644 -0.3754651  -0.4823504  -0.49352103 -0.494646   -0.49572814
 -0.49598223 -0.4972117  -0.49733448  0.00283945]  taking action:  9
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  392

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    triand(p1y, p1a, p1b, p1c);
    triand(p2y, p2a, p2b, p2c);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  17.255539  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  66.0
Iteration TIME (sec):  18.416973305000056
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.69318284 -0.71234893 -0.7179324  -0.74880834 -0.74888482 -0.7493112
 -0.70302279 -0.74996934 -0.74997399 -0.74997472]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.49398246 -0.6311333  -0.64903396 -0.48218074 -0.4981072  -0.49918476
 -0.49938875 -0.49939176 -0.49943027 -0.49968985]  taking action:  3
Leaf selection - depth:  2
Leaf selection - action scores:  [1.3778671  0.20064898 0.11859343 0.04184132 0.01395704 0.00822818
 0.00493306 0.00468048 0.00363406 0.00258658]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  570

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

   assign p1y = ~(p1a & p1b & p1c & p1d);
   assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.149711  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  67.0
Iteration TIME (sec):  23.316283375000012
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.70181655 -0.71113962 -0.71707439 -0.74879948 -0.74887653 -0.74930608
 -0.70164086 -0.74996912 -0.74997379 -0.74997453]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [ 2.4946153e-02 -3.0286163e-02 -4.7322091e-01 -4.9670103e-01
 -4.9775052e-01  1.1958879e-03  4.3937902e-04  3.5757801e-04
  2.9813003e-04  8.7286629e-05]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.20587164 0.08406481 0.04002207 0.01247626 0.00095596 0.00093529
 0.00092393 0.00064398 0.0005656  0.00045223]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.569952   0.14680699 0.01819301 0.00690945 0.00682177 0.00598105
 0.0046726  0.00292645 0.0024746  0.00115632]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [1.9516131e+00 7.0624844e-07 4.4891030e-07 3.2709568e-07 1.6777305e-07
 1.2568687e-07 1.0078712e-07 2.5618553e-08 1.9536760e-08 1.5751676e-08]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  279

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  21.905404  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  68.0
Iteration TIME (sec):  23.045255404000272
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.69988465 -0.70993916 -0.71622267 -0.74879069 -0.7488683  -0.749301
 -0.73024213 -0.74996889 -0.7499736  -0.74997434]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.48613197 -0.63050437 -0.6487218  -0.6545769  -0.4980737  -0.49917033
 -0.49937794 -0.499381   -0.4994202  -0.49968436]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.01449573 -0.37138093 -0.48177156 -0.49330854 -0.49447042 -0.49558803
 -0.49585047 -0.49712026 -0.49724707 -0.49853373]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [-1.2394142e-01  1.1893189e-06  5.6881152e-07  4.7508760e-07
  2.4749158e-07  2.0059309e-07  1.1766736e-07  3.1891112e-08
  2.6666360e-08  2.4343892e-08]  taking action:  1
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  62

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assignment_1 obj1(p1a, p1b, p1c, p1d, p1y);
    assignment_2 obj2(p2a, p2b, p2c, p2d, p2y);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.773162  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  69.0
Iteration TIME (sec):  25.883649314000195
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.70803446 -0.70874737 -0.71537709 -0.74878195 -0.74886013 -0.74929595
 -0.72901642 -0.74996866 -0.74997341 -0.74997416]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.50909716 -0.62988615 -0.6484151  -0.65437025 -0.49804077 -0.49915615
 -0.4993673  -0.49937043 -0.49941027 -0.49967897]  taking action:  4
Leaf selection - depth:  2
Leaf selection - action scores:  [1.230769   0.37706542 0.06843337 0.06356636 0.05308372 0.01563416
 0.00959247 0.00792216 0.00599728 0.00423887]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  570

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

  assign p1y = ~(p1a & p1b & p1c & p1d);
  assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.166857  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  70.0
Iteration TIME (sec):  23.332123800000318
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.71567126 -0.70756406 -0.71453754 -0.74877328 -0.74885201 -0.74929094
 -0.72779944 -0.74996844 -0.74997322 -0.74997397]  taking action:  1
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.01342106 -0.26784965 -0.43131047 -0.4393262   0.08037495  0.05402874
  0.0321652   0.02278489  0.01005918  0.00392579]  taking action:  4
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  198

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
 
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
 
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.038267  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  71.0
Iteration TIME (sec):  25.19927967900003
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.71390233 -0.7390125  -0.71370387 -0.74876468 -0.74884396 -0.74928597
 -0.726591   -0.74996822 -0.74997304 -0.74997379]  taking action:  2
Leaf selection - depth:  1
Leaf selection - action scores:  [-5.4098845e-02 -1.5267926e-01  5.0381431e-04  1.8266839e-05
  5.2559949e-06  3.6258045e-06  3.0612400e-06  2.0147777e-06
  1.4396056e-06  1.4150770e-06]  taking action:  2
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y ); 	

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.559962  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  72.0
Iteration TIME (sec):  24.717903695000132
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.71214563 -0.73797528 -0.75389372 -0.74875613 -0.74883596 -0.74928102
 -0.72539093 -0.749968   -0.74997285 -0.74997361]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.5019549  -0.6292782  -0.64811337 -0.654167   -0.66533893 -0.4991422
 -0.49935684 -0.49936002 -0.49940053 -0.49967366]  taking action:  5
Leaf selection - depth:  2
Leaf selection - action scores:  [1.4679459  0.2501683  0.04229561 0.03937005 0.0205694  0.00692879
 0.00529533 0.00414853 0.00406379 0.00303089]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  570

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

        assign p1y = ~(p1a & p1b & p1c & p1d);
        assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.193226  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  73.0
Iteration TIME (sec):  23.35963833699998
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.71945092 -0.73694514 -0.75318894 -0.74874764 -0.74882801 -0.74927612
 -0.72419904 -0.74996778 -0.74997266 -0.74997343]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.49492687 -0.62867993 -0.6478165  -0.65396696 -0.6653177  -0.66608566
 -0.49934655 -0.49934977 -0.49939093 -0.49966845]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.1080668  -0.36742246 -0.48121056 -0.4931026  -0.49430025 -0.49545226
 -0.49572277 -0.49703163 -0.49716234 -0.49848858]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [-6.9773257e-02 -4.9999934e-01  6.1438669e-07  5.1315328e-07
  2.6732150e-07  2.1666531e-07  1.2709529e-07  3.4446341e-08
  2.8802962e-08  2.6294410e-08]  taking action:  2
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  334

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assume u1_p1a = p1a;
    assume u1_p1b = p1b;
    assume u1_p1c = p1c;
    assume u1_p1d = p1d;
    assign p1y = u1_p1a & u1_p1b & u1_p1c & u1_p1d;

    assume u1_p2a = p2a;
    assume u1_p2b = p2b;
    assume u1_p2c = p2c;
    assume u1_p2d = p2d;
    assign p2y = u1_p2a & u1_p2b & u1_p2c & u1_p2d;

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  106.724244  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  74.0
Iteration TIME (sec):  107.65725231399983
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.72632451 -0.73592194 -0.7524889  -0.7487392  -0.74882012 -0.74927124
 -0.72301519 -0.74996757 -0.74997248 -0.74997325]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [-1.4650804e-01 -4.8781633e-03 -4.7177234e-01 -4.9652258e-01
 -4.9762887e-01  1.2605767e-03  4.6314616e-04  3.7692033e-04
  3.1425664e-04  9.2008187e-05]  taking action:  5
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	  

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.608324  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  75.0
Iteration TIME (sec):  24.71208876699984
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.7247074  -0.73490554 -0.75179352 -0.74873083 -0.74881228 -0.7492664
 -0.74712659 -0.74996735 -0.7499723  -0.74997307]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.51645184 -0.628091   -0.64752424 -0.6537701  -0.6652968  -0.66607666
 -0.49933642 -0.4993397  -0.4993815  -0.4996633 ]  taking action:  6
Leaf selection - depth:  2
Leaf selection - action scores:  [1.7757342e+00 1.5129031e-01 2.2621518e-02 1.6343524e-03 9.4173163e-05
 2.4841333e-05 1.6948590e-05 1.0045079e-05 9.8264691e-06 8.0218442e-06]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

 
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.172336  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  76.0
Iteration TIME (sec):  24.340095006999945
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.73124493 -0.7338958  -0.7511027  -0.7487225  -0.74880449 -0.74926159
 -0.74606452 -0.74996714 -0.74997211 -0.7499729 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.5100155  -0.62751085 -0.64723635 -0.65357614 -0.66527617 -0.6660678
 -0.6662176  -0.49932978 -0.49937218 -0.49965826]  taking action:  7
Leaf selection - depth:  2
Leaf selection - action scores:  [1.5774579e+00 2.3065704e-01 6.5045908e-02 3.1530552e-02 1.4997971e-02
 1.4703621e-02 3.6465863e-03 2.7171588e-03 1.4688645e-03 1.4656183e-03]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );



    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.690041  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  77.0
Iteration TIME (sec):  23.83437156300033
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.73741877 -0.7328926  -0.75041635 -0.74871423 -0.74879675 -0.74925681
 -0.74500932 -0.74996692 -0.74997193 -0.74997272]  taking action:  1
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.03125989 -0.25376737 -0.42714378 -0.4356457  -0.45737475  0.05730613
  0.03411635  0.02416702  0.01066937  0.00416393]  taking action:  5
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  570

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
assign p1y = ~(p1a & p1b & p1c & p1d);
assign p2y = ~(p2a & p2b & p2c & p2d);
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  21.0867  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  78.0
Iteration TIME (sec):  22.250158423999892
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.73592349 -0.7587062  -0.74973438 -0.74870602 -0.74878906 -0.74925206
 -0.74396086 -0.74996671 -0.74997175 -0.74997255]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.50367314 -0.6269392  -0.6469527  -0.653385   -0.66525584 -0.666059
 -0.66621107 -0.66621333 -0.49936303 -0.49965325]  taking action:  8
Leaf selection - depth:  2
Leaf selection - action scores:  [1.3045682  0.28702635 0.04225096 0.01963908 0.01653902 0.0117644
 0.00972079 0.00782161 0.00403883 0.00320201]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  570

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

     assign p1y = ~(p1a & p1b & p1c & p1d);
     assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.173244  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  79.0
Iteration TIME (sec):  23.33759464900004
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.74181435 -0.75781474 -0.74905672 -0.74869785 -0.74878142 -0.74924734
 -0.74291902 -0.7499665  -0.74997158 -0.74997237]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.49742076 -0.6263757  -0.646673   -0.6531966  -0.6652359  -0.66605043
 -0.66620463 -0.6662069  -0.66623604 -0.49964833]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.20055616 -0.36357886 -0.48066583 -0.49290264 -0.494135   -0.4953204
 -0.49559876 -0.4969456  -0.49708006 -0.49844477]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [-1.9354761e-02 -4.9999931e-01 -4.9999967e-01  5.4858390e-07
  2.8577870e-07  2.3162495e-07  1.3587058e-07  3.6824687e-08
  3.0791661e-08  2.8109907e-08]  taking action:  3
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  22055

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    associativity_array 
        #(
           .data_width(4),
           .address_width(4)
        )
        associativity_array1
        (
           .data_in(4'b0),
           .data_out(p1y),
           .address_in(4'b0),
           .address_out(p2y)
        );
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    
    

Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  1380.590294  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  80.0
Iteration TIME (sec):  1378.5925765020002
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.7473956  -0.75692885 -0.74838328 -0.74868974 -0.74877383 -0.74924265
 -0.74188367 -0.74996629 -0.7499714  -0.7499722 ]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [-1.14611804e-01  1.92882419e-02 -4.70394582e-01 -4.96352851e-01
 -4.97513115e-01 -4.99338955e-01  4.85751836e-04  3.95317387e-04
  3.29595176e-04  9.64990104e-05]  taking action:  1
Leaf selection - depth:  2
Leaf selection - action scores:  [0.93542254 0.8600308  0.03987767 0.03385923 0.02100732 0.0158441
 0.01088964 0.00760638 0.0057808  0.00217647]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  198

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	
	
	assign p1y = ~(p1a & p1b & p1c & p1d);
	assign p2y = ~(p2a & p2b & p2c & p2d);
	
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.094062  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  81.0
Iteration TIME (sec):  25.243257158999768
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.74600742 -0.7560484  -0.74771398 -0.74868168 -0.74876629 -0.74923799
 -0.76245013 -0.74996609 -0.74997122 -0.74997203]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.51803076 -0.62581986 -0.64639723 -0.6530108  -0.66521615 -0.6660419
 -0.66619825 -0.6662006  -0.6662301  -0.49964347]  taking action:  9
Leaf selection - depth:  2
Leaf selection - action scores:  [1.9012948e+00 1.2067018e-02 1.1679971e-02 4.3359767e-03 1.9119325e-03
 1.9058303e-03 1.5988817e-03 1.2406869e-03 9.8324043e-04 8.7963778e-04]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  16

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

 assign p1y = ~(p1a & p1b & p1c & p1d);
 assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  20.177177  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  82.0
Iteration TIME (sec):  21.31767919999993
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.75134796 -0.75517331 -0.74704876 -0.74867366 -0.74875879 -0.74923336
 -0.76151264 -0.74996588 -0.74997105 -0.74997186]  taking action:  2
Leaf selection - depth:  1
Leaf selection - action scores:  [-5.01775742e-03 -1.11496806e-01 -4.99727905e-01  1.97304416e-05
  5.67712368e-06  3.91631693e-06  3.30651733e-06  2.17620868e-06
  1.55495184e-06  1.52845791e-06]  taking action:  3
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  198

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y ); 		
	
	assign p1y = ~(p1a & p1b & p1c & p1d);
	assign p2y = ~(p2a & p2b & p2c & p2d);
	
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.959562  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  83.0
Iteration TIME (sec):  26.105976378000378
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.7500126  -0.75430347 -0.77808908 -0.7486657  -0.74875133 -0.74922875
 -0.76058077 -0.74996567 -0.74997087 -0.74997169]  taking action:  3
Leaf selection - depth:  1
Leaf selection - action scores:  [7.5237572e-02 5.1254451e-01 1.0915273e-03 4.1517811e-05 3.7508784e-05
 3.0661460e-05 1.5647443e-05 9.1049560e-06 6.6108009e-06 5.7829602e-06]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  50284

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );  
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  24.481234  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  84.0
Iteration TIME (sec):  25.6311181330002
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.74868516 -0.75343879 -0.77751393 -0.79892624 -0.74874392 -0.74922418
 -0.75965444 -0.74996547 -0.7499707  -0.74997152]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.5122676  -0.62527156 -0.64612514 -0.6528275  -0.66519666 -0.6660335
 -0.66619194 -0.6661943  -0.66622424 -0.6664258 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.27295536 -0.35984057 -0.48013604 -0.49270815 -0.49397427 -0.49519217
 -0.49547815 -0.49686188 -0.49700004 -0.49840215]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [ 2.7999282e-02 -4.9999928e-01 -4.9999964e-01 -4.9999970e-01
  3.0311406e-07  2.4567535e-07  1.4411251e-07  3.9058477e-08
  3.2659486e-08  2.9815059e-08]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [-0.00742871  0.03548648  0.02046917  0.01493062  0.0082938   0.00558419
  0.00277973  0.00260212  0.00237129  0.00208049]  taking action:  1
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  79

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign	p1y = ~(p1a & p1b & p1c & p1d);
    assign	p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.391303  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  85.0
Iteration TIME (sec):  23.563282617000368
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.75384333 -0.75257919 -0.77694216 -0.79891994 -0.74873655 -0.74921963
 -0.75873354 -0.74996527 -0.74997053 -0.74997136]  taking action:  4
Leaf selection - depth:  1
Leaf selection - action scores:  [ 5.1866555e-01 -1.5372834e-01  1.5069782e-03  2.9654242e-04
  1.3601583e-04  1.2831432e-04  9.1879985e-05  6.9788832e-05
  5.9441783e-05  5.8342797e-05]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [1.9079274e+00 2.1063615e-02 8.7029887e-03 8.6586149e-03 1.4951212e-03
 9.5076294e-04 8.7413483e-04 5.4162095e-04 4.9692829e-04 1.9266762e-04]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );    

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.618168  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  86.0
Iteration TIME (sec):  23.78853313100035
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.75256497 -0.75172457 -0.7763737  -0.79891368 -0.79898339 -0.7492151
 -0.75781798 -0.74996507 -0.74997036 -0.74997119]  taking action:  5
Leaf selection - depth:  1
Leaf selection - action scores:  [ 5.0629199e-01 -1.4697924e-01  2.3119021e-03  8.4489046e-05
  7.6638760e-05  5.2490868e-05  4.6689911e-05  4.5283803e-05
  3.9765731e-05  2.1485088e-05]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [1.9155220e+00 1.8823011e-02 7.4528526e-03 5.5597434e-03 1.2120495e-03
 7.7646802e-04 6.8270502e-04 5.6608603e-04 2.5407487e-04 1.3723472e-04]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );   

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.605274  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  87.0
Iteration TIME (sec):  23.767995521000103
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.75129393 -0.75087485 -0.77580851 -0.79890745 -0.79897757 -0.7993685
 -0.75690766 -0.74996487 -0.74997019 -0.74997102]  taking action:  7
Leaf selection - depth:  1
Leaf selection - action scores:  [ 3.0717212e-01 -8.4491670e-03  3.9468617e-03  5.7674322e-04
  1.8360272e-04  7.9232086e-05  7.3751071e-05  6.9328205e-05
  4.8727146e-05  4.8343529e-05]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [1.9013925e+00 2.8232459e-02 9.0705724e-03 6.6560493e-03 1.7648619e-03
 1.3778986e-03 9.5324893e-04 5.9352274e-04 5.7298422e-04 1.8577681e-04]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );     

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.599655  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  88.0
Iteration TIME (sec):  23.76503351600013
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.7500301  -0.75002994 -0.77524651 -0.79890126 -0.79897178 -0.79936492
 -0.7560025  -0.79997175 -0.74997002 -0.74997086]  taking action:  8
Leaf selection - depth:  1
Leaf selection - action scores:  [ 2.9982507e-01 -8.0937147e-04  5.2526318e-03  2.7393381e-04
  1.3525369e-04  1.3050759e-04  7.4704447e-05  6.2747349e-05
  6.0183538e-05  4.8201913e-05]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [1.9031045e+00 2.5358818e-02 8.3002858e-03 7.3770224e-03 2.1690950e-03
 2.0091177e-03 8.6572079e-04 6.3792377e-04 5.9867080e-04 1.8458153e-04]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );        

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.609534  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  89.0
Iteration TIME (sec):  23.768188874000316
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.74877334 -0.74918976 -0.77468766 -0.7988951  -0.79896602 -0.79936136
 -0.75510242 -0.79997159 -0.79997589 -0.7499707 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.5312507  -0.62473047 -0.6458566  -0.6526466  -0.6651774  -0.6660253
 -0.66618574 -0.6661881  -0.66621846 -0.66642267]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.331259   -0.3561995  -0.47962    -0.49251872 -0.49381775 -0.49506727
 -0.49536067 -0.49678037 -0.4969221  -0.49836063]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [-1.0601008e-01 -4.9999923e-01 -4.9999964e-01 -4.9999970e-01
  3.1951026e-07  2.5896458e-07  1.5190791e-07  4.1171251e-08
  3.4426122e-08  3.1427831e-08]  taking action:  4
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  279

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assig p1y = ~(p1a & p1b & p1c & p1d);
    assig p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  21.728898  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  90.0
Iteration TIME (sec):  22.891674286000125
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.75383549 -0.74835424 -0.77413191 -0.79888898 -0.79896029 -0.79935782
 -0.75420732 -0.79997143 -0.79997576 -0.74997053]  taking action:  1
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.07352024 -0.24044803 -0.4232028  -0.43216464 -0.45506904 -0.46979702
  0.03596179  0.02547428  0.01124651  0.00438917]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.3165686  -0.02111268  0.10727422  0.01669481  0.00366736  0.00337179
  0.00316402  0.00267186  0.00226457  0.00155979]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [1.8821005e+00 1.9061884e-02 1.2501471e-02 1.0159437e-02 5.6872005e-03
 3.6424121e-03 3.5130440e-03 1.5667254e-03 1.2437961e-03 9.3657715e-04]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
    
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);
    
endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.237921  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  91.0
Iteration TIME (sec):  24.377656492999904
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.75262362 -0.77047578 -0.77357921 -0.7988829  -0.79895459 -0.7993543
 -0.75331712 -0.79997127 -0.79997563 -0.74997037]  taking action:  9
Leaf selection - depth:  1
Leaf selection - action scores:  [ 3.6609632e-01 -2.8730631e-02  6.9060209e-03  1.7856482e-04
  1.7491079e-04  8.1762919e-05  7.4196483e-05  3.7307196e-05
  3.4525110e-05  3.0092668e-05]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [1.9028101e+00 2.3941519e-02 9.4514731e-03 8.6192004e-03 1.9223529e-03
 1.4369445e-03 9.5198216e-04 6.8885408e-04 5.8973883e-04 3.4442754e-04]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  562

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );      

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.624914  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  92.0
Iteration TIME (sec):  23.790950297999643
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.75141832 -0.76972447 -0.7730295  -0.79887684 -0.79894892 -0.7993508
 -0.75243175 -0.79997112 -0.7999755  -0.79997618]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.5484916  -0.62419623 -0.64559156 -0.65246797 -0.66515845 -0.6660171
 -0.66617966 -0.66618204 -0.66621274 -0.66641957]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.3792854  -0.35264832 -0.4791167  -0.49233398 -0.49366507 -0.49494547
 -0.4952461  -0.49670085 -0.4968461  -0.49832016]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [1.1926708  0.12074749 0.11028461 0.10132992 0.06649183 0.06636335
 0.05195167 0.04334106 0.01210837 0.01202606]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  16

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    wire w1, w2, w3, w4;
    assign w1 = p1a & p1b & p1c;
    assign w2 = p1a & p1b & p1d;
    assign w3 = p1a & p1c & p1d;
    assign w4 = p1b & p1c & p1d;
    assign p1y = w1 | w2 | w3 | w4;

    assign w5 = p2a & p2b & p2c;
    assign w6 = p2a & p2b & p2d;
    assign w7 = p2a & p2c & p2d;
    assign w8 = p2b & p2c & p2d;
    assign p2y = w5 | w6 | w7 | w8;

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  117.793474  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  93.0
Iteration TIME (sec):  118.7329252530003
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.75631169 -0.76897719 -0.77248273 -0.79887082 -0.79894329 -0.79934732
 -0.75155113 -0.79997096 -0.79997536 -0.79997605]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [-8.4135413e-02 -3.0508080e-01 -4.6907815e-01 -4.9619067e-01
 -4.9740255e-01 -4.9930954e-01  5.0735124e-04  4.1289555e-04
  3.4425093e-04  1.0078993e-04]  taking action:  6
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  628

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	     

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.573399  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  94.0
Iteration TIME (sec):  24.738536013000157
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.75514829 -0.76823388 -0.77193887 -0.79886483 -0.79893768 -0.79934386
 -0.769854   -0.79997081 -0.79997523 -0.79997593]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.56422526 -0.6236686  -0.6453297  -0.6522916  -0.66513973 -0.666009
 -0.6661736  -0.666176   -0.6662071  -0.66641647]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.3668177  -0.5661205  -0.47862527 -0.49215358 -0.493516   -0.49482653
 -0.49513423 -0.49662322 -0.4967719  -0.4982806 ]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [-7.0510209e-02 -4.9999920e-01 -4.9999961e-01 -4.9999967e-01
 -4.9999982e-01  2.7160434e-07  1.5932237e-07  4.3180776e-08
  3.6106425e-08  3.2961790e-08]  taking action:  5
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  279

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assigned p1y = ~(p1a & p1b & p1c & p1d);
    assigned p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  21.807089  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  95.0
Iteration TIME (sec):  22.97213401800036
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.75984831 -0.76749446 -0.77139786 -0.79885887 -0.79893211 -0.79934041
 -0.76904967 -0.79997066 -0.7999751  -0.7999758 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.5786464  -0.62314737 -0.6450711  -0.6521173  -0.6651212  -0.666001
 -0.6661676  -0.66617006 -0.66620153 -0.6664135 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.40841103 -0.5638608  -0.47814488 -0.4919772  -0.49337026 -0.49471024
 -0.4950249  -0.4965473  -0.49669933 -0.498242  ]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [-3.6590576e-02 -4.9999917e-01 -4.9999961e-01 -4.9999967e-01
 -4.9999982e-01 -4.9999985e-01  1.6640679e-07  4.5100848e-08
  3.7711928e-08  3.4427465e-08]  taking action:  6
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  279

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assigning p1y = ~(p1a & p1b & p1c & p1d);
    assigning p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  21.79331  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  96.0
Iteration TIME (sec):  22.967551206999815
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.76433553 -0.76675889 -0.77085967 -0.79885294 -0.79892656 -0.79933699
 -0.76824952 -0.7999705  -0.79997497 -0.79997567]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.59191704 -0.6226324  -0.6448155  -0.6519451  -0.6651029  -0.66599315
 -0.6661617  -0.6661642  -0.666196   -0.66641045]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.4438273  -0.5616496  -0.4776748  -0.4918047  -0.4932277  -0.49459648
 -0.4949179  -0.49647304 -0.49662834 -0.49820417]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [-4.0572286e-03 -4.9999914e-01 -4.9999958e-01 -4.9999964e-01
 -4.9999982e-01 -4.9999985e-01 -4.9999991e-01  4.6942450e-08
  3.9251820e-08  3.5833242e-08]  taking action:  7
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  279

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assgn p1y = ~(p1a & p1b & p1c & p1d);
    assgn p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  21.80338  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  97.0
Iteration TIME (sec):  22.967655188000208
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.76862431 -0.7660271  -0.77032424 -0.79884704 -0.79892104 -0.79933358
 -0.76745349 -0.79997035 -0.79997484 -0.79997555]  taking action:  1
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.10902774 -0.22777957 -0.4194544  -0.42885366 -0.452876   -0.46832284
  0.03771704  0.02671765  0.01179544  0.0046034 ]  taking action:  6
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  198

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );
  
    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  23.549454  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  98.0
Iteration TIME (sec):  24.704840456000056
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.76756248 -0.78485745 -0.76979153 -0.79884118 -0.79891555 -0.79933019
 -0.76666151 -0.7999702  -0.79997472 -0.79997543]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [-5.4904521e-02 -2.9031616e-01 -4.6781552e-01 -4.9603513e-01
 -4.9729648e-01 -4.9928135e-01 -4.9973595e-01  4.2975531e-04
  3.5830773e-04  1.0490548e-04]  taking action:  7
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  570

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );	assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.08383  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  99.0
Iteration TIME (sec):  23.250280131999716
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.76650599 -0.78419342 -0.76926151 -0.79883534 -0.79891008 -0.79932681
 -0.78259681 -0.79997005 -0.79997459 -0.7999753 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.60417366 -0.6221233  -0.6445629  -0.65177494 -0.66508484 -0.6659854
 -0.6661559  -0.6661584  -0.66619056 -0.6664075 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [-0.4743773  -0.5594841  -0.47721446 -0.49163568 -0.49308804 -0.49448505
 -0.49481308 -0.49640033 -0.49655882 -0.49816713]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [ 2.7247131e-02 -4.9999911e-01 -4.9999955e-01 -4.9999964e-01
 -4.9999982e-01 -4.9999985e-01 -4.9999991e-01 -4.9999997e-01
  4.0733536e-08  3.7185909e-08]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [ 0.0634461  -0.48056325  0.02242285  0.01635567  0.0090854   0.00611717
  0.00304504  0.00285049  0.00259761  0.00227906]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [2.5225210e-01 3.1405729e-03 9.7958080e-05 2.8258498e-06 6.4624379e-07
 4.5369131e-07 1.7348357e-07 1.3752398e-07 1.2111659e-07 9.2302464e-08]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [6.9499433e-01 1.4699795e-04 1.7511451e-05 1.3302104e-05 1.0361742e-05
 8.1041617e-06 5.7456591e-06 4.3994382e-06 4.1416652e-06 3.2204664e-06]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [1.9254417e+00 1.9598089e-02 2.3716844e-03 1.1785743e-03 1.1697415e-03
 4.6580963e-04 4.3014006e-04 1.9688140e-04 1.2684685e-04 1.1990026e-04]  taking action:  0
Adding child.
Leaf selection - depth:  8
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  5299

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  20.243223  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  100.0
Iteration TIME (sec):  21.40937116100031
ROBUST FINAL VALUE, ITERATION:  1.0
Adding child.
//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  19.863457  seconds
Running getPromptScore: 
//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  19.864106  seconds
Running getPromptScore: 
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.77066688 -0.7835327  -0.76873414 -0.79882953 -0.79890465 -0.79932346
 -0.78186875 -0.7999699  -0.79997446 -0.79997518]  taking action:  2
Leaf selection - depth:  1
Leaf selection - action scores:  [ 4.0665746e-02 -7.3165119e-02 -4.9970913e-01 -4.9998945e-01
  6.0691004e-06  4.1867188e-06  3.5348157e-06  2.3264649e-06
  1.6623135e-06  1.6339902e-06]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [6.6983771e-01 3.1337325e-02 1.1059003e-02 4.7321664e-03 1.0520775e-03
 8.0807257e-04 3.7098012e-04 3.5388907e-04 2.0285891e-04 1.7776749e-04]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [1.7727544e+00 1.0701431e-01 1.4934340e-02 5.9888433e-03 4.3751514e-03
 3.7848467e-03 2.9019208e-03 2.5084733e-03 2.1750969e-03 1.0601708e-03]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  570

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y ); 

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  22.305312  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  101.0
Iteration TIME (sec):  23.47395272600079
----
 Tree depth: 0
 Node: action=None
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619]]
 Child Action scores:[-0.7696441  -0.78287524 -0.79396388 -0.79882375 -0.79889924 -0.79932011
 -0.78114429 -0.79996975 -0.79997434 -0.79997506]
 Child averaged monte carlo:-0.9901960784313726
 Child probablities:[6.72009945e-01 1.15194147e-01 6.12976737e-02 4.21983510e-04
 3.94901363e-04 2.43912480e-04 1.48090169e-01 1.08558397e-05
 9.21112405e-06 8.95314837e-06]
 Child visitation:[1 1 1 1 1 1 1 1 1 1]
 N=101.0,Q=-0.9901960784313726,M=-0.9901960784313726
----
 Tree depth: 1
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628]]
 Child Action scores:[-0.61553156 -0.62161994 -0.6443131  -0.6516067  -0.66506696 -0.66597766
 -0.6661501  -0.66615266 -0.6661852  -0.66640455]
 Child averaged monte carlo:-0.9777777777777777
 Child probablities:[9.7179055e-01 1.4598199e-02 7.2440756e-03 4.8804665e-03 5.1841605e-04
 2.2328459e-04 1.6741370e-04 1.6658554e-04 1.5603959e-04 8.4943465e-05]
 Child visitation:[1 1 1 1 1 1 1 1 1 1]
 N=44.0,Q=-0.9777777777777777,M=-0.9777777777777777
----
 Tree depth: 1
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   198]]
 Child Action scores:[-0.07830304 -0.21567506 -0.41587287 -0.42569005 -0.4507806  -0.4669143
 -0.48030293  0.02790568  0.01231993  0.00480809]
 Child averaged monte carlo:-0.9166666666666666
 Child probablities:[0.7548405  0.11895296 0.03519624 0.03108903 0.02059191 0.01384206
 0.00824066 0.00583745 0.00257714 0.00100578]
 Child visitation:[1 1 1 1 1 1 1 0 0 0]
 N=11.0,Q=-0.9166666666666666,M=-0.9166666666666666
----
 Tree depth: 1
 Node: action=2
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   220]]
 Child Action scores:[-1.8732053e-01 -3.7163258e-02 -4.9969149e-01 -4.9998882e-01
  6.4372530e-06  4.4406856e-06  3.7492380e-06  2.4675887e-06
  1.7631496e-06  1.7331083e-06]
 Child averaged monte carlo:-0.8888888888888888
 Child probablities:[5.4365170e-01 4.5616195e-01 1.4904446e-04 5.4039174e-06 1.5548920e-06
 1.0726294e-06 9.0561309e-07 5.9603593e-07 4.2588155e-07 4.1862521e-07]
 Child visitation:[1 1 1 1 0 0 0 0 0 0]
 N=8.0,Q=-0.8888888888888888,M=-0.8888888888888888
----
 Tree depth: 1
 Node: action=3
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50286]]
 Child Action scores:[ 1.6280746e-01 -2.1347889e-01  1.2203646e-03  4.6418321e-05
  4.1936095e-05  3.4280554e-05  1.7494374e-05  1.0179650e-05
  7.3911001e-06  6.4655460e-06]
 Child averaged monte carlo:-0.8
 Child probablities:[8.0641764e-01 1.8570454e-01 3.9548092e-04 1.5042685e-05 1.3590139e-05
 1.1109225e-05 5.6693639e-06 3.2988971e-06 2.3952177e-06 2.0952755e-06]
 Child visitation:[1 1 0 0 0 0 0 0 0 0]
 N=4.0,Q=-0.8,M=-0.8
----
 Tree depth: 1
 Node: action=4
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50284]]
 Child Action scores:[ 9.2601776e-02 -1.1285654e-01  1.6848528e-03  3.3154449e-04
  1.5207032e-04  1.4345977e-04  1.0272494e-04  7.8026285e-05
  6.6457935e-05  6.5229229e-05]
 Child averaged monte carlo:-0.8
 Child probablities:[7.3816347e-01 2.5092149e-01 5.4600660e-04 1.0744291e-04 4.9281101e-05
 4.6490695e-05 3.3289849e-05 2.5285810e-05 2.1536878e-05 2.1138694e-05]
 Child visitation:[1 1 0 0 0 0 0 0 0 0]
 N=4.0,Q=-0.8,M=-0.8
----
 Tree depth: 1
 Node: action=5
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50285]]
 Child Action scores:[ 8.3379030e-02 -1.0531083e-01  2.5847852e-03  9.4461619e-05
  8.5684733e-05  5.8686575e-05  5.2200907e-05  5.0628831e-05
  4.4459437e-05  2.4021059e-05]
 Child averaged monte carlo:-0.8
 Child probablities:[7.2919708e-01 2.5581214e-01 8.3764573e-04 3.0611973e-05 2.7767666e-05
 1.9018431e-05 1.6916634e-05 1.6407175e-05 1.4407873e-05 7.7844525e-06]
 Child visitation:[1 1 0 0 0 0 0 0 0 0]
 N=4.0,Q=-0.8,M=-0.8
----
 Tree depth: 1
 Node: action=6
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197]]
 Child Action scores:[-2.67779231e-02 -2.76109308e-01 -4.66600597e-01 -4.95885462e-01
 -4.97194409e-01 -4.99254227e-01 -4.99725997e-01 -4.99777019e-01
  3.71833477e-04  1.08865555e-04]
 Child averaged monte carlo:-0.9285714285714286
 Child probablities:[7.4874026e-01 2.2691490e-01 1.2936761e-02 1.5937083e-03 1.0866987e-03
 2.8886183e-04 1.0613020e-04 8.6371503e-05 7.2012088e-05 2.1083728e-05]
 Child visitation:[1 1 1 1 1 1 1 1 0 0]
 N=13.0,Q=-0.9285714285714286,M=-0.9285714285714286
----
 Tree depth: 1
 Node: action=7
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50283]]
 Child Action scores:[-6.5036118e-02  4.9570501e-02  4.4127256e-03  6.4481853e-04
  2.0527409e-04  8.8584165e-05  8.2456201e-05  7.7511286e-05
  5.4478605e-05  5.4049706e-05]
 Child averaged monte carlo:-0.8
 Child probablities:[5.8490735e-01 3.5619625e-01 1.4300224e-03 2.0896494e-04 6.6522727e-05
 2.8707278e-05 2.6721404e-05 2.5118914e-05 1.7654764e-05 1.7515771e-05]
 Child visitation:[1 1 0 0 0 0 0 0 0 0]
 N=4.0,Q=-0.8,M=-0.8
----
 Tree depth: 1
 Node: action=8
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50280]]
 Child Action scores:[-7.0512295e-02  5.8112085e-02  5.8726207e-03  3.0626729e-04
  1.5121822e-04  1.4591191e-04  8.3522107e-05  7.0153670e-05
  6.7287241e-05  5.3891374e-05]
 Child averaged monte carlo:-0.8
 Child probablities:[5.7958341e-01 3.6173233e-01 1.9031274e-03 9.9251381e-05 4.9004961e-05
 4.7285357e-05 2.7066828e-05 2.2734548e-05 2.1805630e-05 1.7464461e-05]
 Child visitation:[1 1 0 0 0 0 0 0 0 0]
 N=4.0,Q=-0.8,M=-0.8
----
 Tree depth: 1
 Node: action=9
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50282]]
 Child Action scores:[-2.1116614e-02  2.6895165e-02  7.7211661e-03  1.9964154e-04
  1.9555620e-04  9.1413720e-05  8.2954190e-05  4.1710711e-05
  3.8600243e-05  3.3644625e-05]
 Child averaged monte carlo:-0.8
 Child probablities:[6.2760603e-01 3.4149954e-01 2.5021816e-03 6.4697400e-05 6.3373474e-05
 2.9624247e-05 2.6882784e-05 1.3517100e-05 1.2509097e-05 1.0903141e-05]
 Child visitation:[1 1 0 0 0 0 0 0 0 0]
 N=4.0,Q=-0.8,M=-0.8
----
 Tree depth: 2
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284]]
 Child Action scores:[-0.50102365 -0.5573615  -0.47676322 -0.49147004 -0.49295115 -0.49437582
 -0.49471036 -0.49632904 -0.4964907  -0.49813083]
 Child averaged monte carlo:-0.9615384615384616
 Child probablities:[9.2155325e-01 4.6601120e-02 6.6045038e-03 2.4244394e-03 2.0034700e-03
 1.5985370e-03 1.5034520e-03 1.0433830e-03 9.9744287e-04 5.3126382e-04]
 Child visitation:[1 1 1 1 1 1 1 1 1 1]
 N=25.0,Q=-0.9615384615384616,M=-0.9615384615384616
----
 Tree depth: 2
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628   198]]
 Child Action scores:[0.5417849  0.11927059 0.04996961 0.02718086 0.02645497 0.01479851
 0.00795717 0.00738855 0.0053726  0.00529383]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[0.87170255 0.04989921 0.02090577 0.01137165 0.01106796 0.00619125
 0.00332904 0.00309114 0.00224773 0.00221478]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=2
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628   197]]
 Child Action scores:[0.40863812 0.2784312  0.04211612 0.03544774 0.0280511  0.00840809
 0.00774761 0.00617236 0.00521688 0.00439976]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[0.7602934  0.1164872  0.01762011 0.01483026 0.01173573 0.00351769
 0.00324136 0.00258233 0.00218258 0.00184073]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=3
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50285]]
 Child Action scores:[0.34376782 0.24574381 0.1452467  0.05124494 0.01709381 0.01007742
 0.00604174 0.0057324  0.00445079 0.0031679 ]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[0.70601386 0.10281178 0.06076682 0.02143933 0.00715153 0.00421609
 0.00252768 0.00239826 0.00186208 0.00132536]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=4
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50286]]
 Child Action scores:[0.25368905 0.46180895 0.08381342 0.07785257 0.06501402 0.01914786
 0.01174833 0.00970263 0.00734513 0.00519154]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[0.6306414  0.19320689 0.035065   0.03257116 0.0271999  0.00801088
 0.00491515 0.00405928 0.00307298 0.00217198]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=5
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50280]]
 Child Action scores:[0.3989296  0.30639234 0.05180133 0.04821826 0.02519227 0.008486
 0.00648543 0.00508089 0.0049771  0.00371207]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[0.7521699  0.12818529 0.02167211 0.02017306 0.01053968 0.00355029
 0.00271331 0.00212569 0.00208227 0.00155302]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=6
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628   220]]
 Child Action scores:[5.8741069e-01 1.8529205e-01 2.7705589e-02 2.0016646e-03 1.1533810e-04
 3.0424295e-05 2.0757700e-05 1.2302658e-05 1.2034918e-05 9.8247128e-06]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.0987945e-01 7.7520587e-02 1.1591180e-02 8.3743595e-04 4.8253973e-05
 1.2728605e-05 8.6843938e-06 5.1470602e-06 5.0350454e-06 4.1103626e-06]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=7
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628   628]]
 Child Action scores:[0.46599174 0.28249604 0.07966465 0.03861688 0.01836869 0.01800819
 0.00446614 0.00332783 0.00179898 0.00179501]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[8.0828345e-01 1.1818779e-01 3.3329278e-02 1.6156135e-02 7.6849037e-03
 7.5340797e-03 1.8684970e-03 1.3922618e-03 7.5264060e-04 7.5097725e-04]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=8
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50283]]
 Child Action scores:[0.2988816  0.35153404 0.05174664 0.02405286 0.02025609 0.01440839
 0.01190549 0.00957947 0.00494654 0.00392164]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[0.6684558  0.14707121 0.02164923 0.01006299 0.00847453 0.00602803
 0.0049809  0.00400776 0.00206948 0.0016407 ]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=9
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628  8333]]
 Child Action scores:[0.66430056 0.01477902 0.01430499 0.00531047 0.00234163 0.00233416
 0.00195822 0.00151952 0.00120422 0.00107733]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.7421628e-01 6.1830943e-03 5.9847729e-03 2.2217380e-03 9.7966695e-04
 9.7654026e-04 8.1926089e-04 6.3572323e-04 5.0380867e-04 4.5072308e-04]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   198 50284]]
 Child Action scores:[-0.05803239  0.03541225  0.11993621  0.01866536  0.00410024  0.00376977
  0.00353748  0.00298724  0.00253187  0.0017439 ]
 Child averaged monte carlo:-0.8
 Child probablities:[5.9171641e-01 3.4701979e-01 3.8867470e-02 6.0488433e-03 1.3287547e-03
 1.2216617e-03 1.1463847e-03 9.6806686e-04 8.2049781e-04 5.6514249e-04]
 Child visitation:[1 1 0 0 0 0 0 0 0 0]
 N=4.0,Q=-0.8,M=-0.8
----
 Tree depth: 2
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   198   197]]
 Child Action scores:[1.05057    0.3804506  0.31429964 0.08814713 0.03700204 0.01618326
 0.01228896 0.00550486 0.00537488 0.00525963]
 Child averaged monte carlo:-0.5
 Child probablities:[0.5383081  0.19494145 0.16104595 0.04516626 0.01895971 0.00829224
 0.00629681 0.00282067 0.00275407 0.00269501]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=2
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   198 50285]]
 Child Action scores:[1.6782999e+00 1.8840638e-01 2.8610086e-02 1.2782147e-02 1.0069631e-02
 2.5845568e-03 2.0383226e-03 1.4327830e-03 7.7020878e-04 5.8257405e-04]
 Child averaged monte carlo:-0.5
 Child probablities:[8.5995454e-01 9.6538715e-02 1.4659700e-02 6.5495237e-03 5.1596407e-03
 1.3243171e-03 1.0444288e-03 7.3415256e-04 3.9465207e-04 2.9850873e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=3
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   198   198]]
 Child Action scores:[1.5089546e+00 1.5831265e-01 7.9668395e-02 1.7037479e-02 1.1198027e-02
 4.3247407e-03 2.6409193e-03 1.9610380e-03 1.2937365e-03 1.1864749e-03]
 Child averaged monte carlo:-0.5
 Child probablities:[7.7318263e-01 8.1118800e-02 4.0821783e-02 8.7299393e-03 5.7378267e-03
 2.2159808e-03 1.3531970e-03 1.0048285e-03 6.6290569e-04 6.0794526e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=4
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   198   220]]
 Child Action scores:[1.9449406e+00 5.5399989e-03 1.0307719e-03 8.7440727e-05 7.1537361e-06
 3.4287357e-06 1.2542218e-06 6.1731396e-07 5.1795405e-07 5.0541547e-07]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9658018e-01 2.8386745e-03 5.2816363e-04 4.4804296e-05 3.6655472e-06
 1.7568711e-06 6.4265851e-07 3.1630933e-07 2.6539769e-07 2.5897296e-07]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=5
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   198   562]]
 Child Action scores:[1.9514921e+00 6.8771791e-05 2.0684827e-05 1.6655002e-05 8.0623158e-06
 4.1252492e-06 1.5132701e-06 4.7567232e-07 3.0444943e-07 1.7965310e-07]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9993718e-01 3.5238405e-05 1.0598827e-05 8.5339598e-06 4.1311000e-06
 2.1137621e-06 7.7539391e-07 2.4373270e-07 1.5599873e-07 9.2053568e-08]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=6
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   198 50286]]
 Child Action scores:[1.7362423e+00 8.0939166e-02 5.7388332e-02 4.7325358e-02 5.9892642e-03
 3.4105501e-03 1.4106217e-03 1.1664701e-03 5.8209785e-04 5.6116650e-04]
 Child averaged monte carlo:-0.5
 Child probablities:[8.8964397e-01 4.1472923e-02 2.9405564e-02 2.4249334e-02 3.0688762e-03
 1.7475529e-03 7.2279718e-04 5.9769489e-04 2.9826473e-04 2.8753959e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   220   628]]
 Child Action scores:[2.3387486e-01 3.6185224e-02 1.2769836e-02 5.4642349e-03 1.2148345e-03
 9.3308178e-04 4.2837093e-04 4.0863588e-04 2.3424128e-04 2.0526821e-04]
 Child averaged monte carlo:-0.75
 Child probablities:[9.7884947e-01 1.3110588e-02 4.6267523e-03 1.9797953e-03 4.4015743e-04
 3.3807312e-04 1.5520686e-04 1.4805648e-04 8.4870029e-05 7.4372540e-05]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=3.0,Q=-0.75,M=-0.75
----
 Tree depth: 2
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   220   198]]
 Child Action scores:[0.46871418 0.2472314  0.0524702  0.040653   0.03686729 0.02466294
 0.01493738 0.0106919  0.00716725 0.00412984]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[0.8105614  0.10343414 0.02195194 0.01700799 0.01542416 0.01031823
 0.00624935 0.00447317 0.00299856 0.0017278 ]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=2
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   220   197]]
 Child Action scores:[1.2223046e+00 5.1024038e-01 1.4978552e-01 8.2306722e-03 4.3346798e-03
 2.9087453e-03 2.3452449e-03 1.2367062e-03 3.9136800e-04 3.2411402e-04]
 Child averaged monte carlo:-0.5
 Child probablities:[6.2630421e-01 2.6144522e-01 7.6749533e-02 4.2173653e-03 2.2210735e-03
 1.4904301e-03 1.2016946e-03 6.3368358e-04 2.0053548e-04 1.6607479e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=3
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   220 50294]]
 Child Action scores:[8.5779190e-01 6.3222593e-01 3.3331834e-02 2.8941976e-02 2.6607323e-02
 7.1529639e-03 4.0020542e-03 1.3638970e-03 1.2081984e-03 8.0305483e-04]
 Child averaged monte carlo:-0.5
 Child probablities:[4.39529330e-01 3.23950171e-01 1.70791056e-02 1.48297586e-02
 1.36334915e-02 3.66515154e-03 2.05063750e-03 6.98855671e-04
 6.19076251e-04 4.11482266e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50286   628]]
 Child Action scores:[6.6865921e-01 2.2649031e-02 1.3582259e-02 1.0796054e-02 1.7194287e-03
 1.1284207e-03 1.1245017e-03 6.3604605e-04 3.6366557e-04 2.3245096e-04]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.7786331e-01 9.4756698e-03 5.6824065e-03 4.5167427e-03 7.1935693e-04
 4.7209708e-04 4.7045748e-04 2.6610243e-04 1.5214668e-04 9.7250449e-05]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50286   198]]
 Child Action scores:[1.5693429  0.11824751 0.06917236 0.05945676 0.04103896 0.02440324
 0.02351317 0.00910339 0.0069813  0.00554589]
 Child averaged monte carlo:-0.5
 Child probablities:[0.8041253  0.06058957 0.03544366 0.03046542 0.02102821 0.01250413
 0.01204806 0.00466454 0.00357719 0.00284169]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50284   628]]
 Child Action scores:[6.6836214e-01 2.5797555e-02 1.0658940e-02 1.0604594e-02 1.8311420e-03
 1.1644420e-03 1.0705922e-03 6.6334748e-04 6.0861040e-04 2.3596868e-04]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.7761476e-01 1.0792917e-02 4.4593783e-03 4.4366415e-03 7.6609442e-04
 4.8716733e-04 4.4790338e-04 2.7752452e-04 2.5462417e-04 9.8722157e-05]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50284   198]]
 Child Action scores:[1.6216863  0.10320061 0.05244256 0.04940073 0.03642081 0.02007209
 0.01616854 0.0140509  0.00912693 0.00291203]
 Child averaged monte carlo:-0.5
 Child probablities:[0.83094597 0.05287961 0.02687137 0.02531275 0.01866189 0.01028486
 0.0082847  0.00719963 0.0046766  0.00149211]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50285   628]]
 Child Action scores:[6.7301285e-01 2.3053387e-02 9.1278432e-03 6.8092672e-03 1.4844513e-03
 9.5097529e-04 8.3613949e-04 6.9331093e-04 3.1117690e-04 1.6807752e-04]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.8150623e-01 9.6448399e-03 3.8188135e-03 2.8487914e-03 6.2104955e-04
 3.9785929e-04 3.4981547e-04 2.9006033e-04 1.3018701e-04 7.0318551e-05]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50285   198]]
 Child Action scores:[1.5325438  0.0967629  0.07893822 0.06853668 0.06147996 0.02647692
 0.02020723 0.01853414 0.00987756 0.00517146]
 Child averaged monte carlo:-0.5
 Child probablities:[0.7852696  0.04958094 0.04044764 0.03511794 0.0315021  0.01356667
 0.01035411 0.00949682 0.00506123 0.00264984]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197   628]]
 Child Action scores:[-0.01835442  0.09398732  0.04474603  0.01394888  0.0010688   0.00104568
  0.00103298  0.00071999  0.00063236  0.00050561]
 Child averaged monte carlo:-0.8
 Child probablities:[9.4841123e-01 3.0458266e-02 1.4500750e-02 4.5203832e-03 3.4636361e-04
 3.3887228e-04 3.3475572e-04 2.3332659e-04 2.0492890e-04 1.6385042e-04]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=4.0,Q=-0.8,M=-0.8
----
 Tree depth: 2
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197   198]]
 Child Action scores:[0.07282698 1.0533183  0.04883997 0.04146893 0.02572861 0.01940498
 0.01333704 0.00931587 0.00708    0.00266562]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[0.47930697 0.4406765  0.02043317 0.01734934 0.01076407 0.00811846
 0.00557981 0.00389748 0.00296206 0.00111522]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=2
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197   220]]
 Child Action scores:[1.0756537e+00 8.3295286e-01 4.2029608e-02 6.2546035e-04 2.2422950e-04
 1.1946452e-05 7.1361660e-06 5.7029188e-06 2.2373542e-06 1.2834328e-06]
 Child averaged monte carlo:-0.5
 Child probablities:[5.5116087e-01 4.2680189e-01 2.1535812e-02 3.2048352e-04 1.1489435e-04
 6.1213168e-06 3.6565443e-06 2.9221540e-06 1.1464118e-06 6.5762612e-07]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=3
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197 50284]]
 Child Action scores:[1.0448277e+00 8.6030459e-01 2.4315014e-02 2.4646048e-03 4.7312788e-04
 4.0027208e-04 2.7665604e-04 1.1325564e-04 7.2161230e-05 6.0688013e-05]
 Child averaged monte carlo:-0.5
 Child probablities:[5.3536576e-01 4.4081682e-01 1.2458921e-02 1.2628542e-03 2.4242893e-04
 2.0509789e-04 1.4175751e-04 5.8031761e-05 3.6975140e-05 3.1096308e-05]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=4
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197 50285]]
 Child Action scores:[1.1667631e+00 7.0895296e-01 2.5459355e-02 2.8499297e-03 2.5186259e-03
 2.3210890e-04 2.2114554e-04 1.1935188e-04 1.0965219e-04 8.2340259e-05]
 Child averaged monte carlo:-0.5
 Child probablities:[5.97844958e-01 3.63264799e-01 1.30452765e-02 1.46029319e-03
 1.29053439e-03 1.18931719e-04 1.13314141e-04 6.11554497e-05
 5.61853667e-05 4.21908371e-05]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=5
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197 50286]]
 Child Action scores:[1.1884372e+00 6.2292677e-01 1.1369467e-01 5.7841586e-03 1.0191746e-03
 9.8710973e-04 1.7653398e-04 9.8866556e-05 8.8665351e-05 4.9475606e-05]
 Child averaged monte carlo:-0.5
 Child probablities:[6.0895073e-01 3.1918532e-01 5.8256716e-02 2.9637809e-03 5.2222121e-04
 5.0579128e-04 9.0455345e-05 5.0658848e-05 4.5431789e-05 2.5351113e-05]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=6
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197 50283]]
 Child Action scores:[9.6006769e-01 7.7549601e-01 5.9729610e-02 9.2254784e-03 2.5027837e-03
 9.0949616e-04 1.9749832e-04 1.0848800e-04 6.6823239e-05 6.5259344e-05]
 Child averaged monte carlo:-0.5
 Child probablities:[4.9193504e-01 3.9736122e-01 3.0605225e-02 4.7271000e-03 1.2824169e-03
 4.6602238e-04 1.0119739e-04 5.5588840e-05 3.4239973e-05 3.3438642e-05]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=7
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197   562]]
 Child Action scores:[1.9464364e+00 4.3585668e-03 4.1313004e-04 2.0281353e-04 4.4476656e-05
 2.7874432e-05 2.1304995e-05 1.9632547e-05 1.7507236e-05 1.7283613e-05]
 Child averaged monte carlo:-0.5
 Child probablities:[9.97346640e-01 2.23331316e-03 2.11686260e-04 1.03920887e-04
 2.27896708e-05 1.42827530e-05 1.09165985e-05 1.00596426e-05
 8.97064183e-06 8.85605823e-06]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50283   628]]
 Child Action scores:[6.6436040e-01 3.4577560e-02 1.1109138e-02 8.1519624e-03 2.1615054e-03
 1.6875743e-03 1.1674868e-03 7.2691398e-04 7.0175953e-04 2.2752919e-04]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.7426629e-01 1.4466205e-02 4.6477271e-03 3.4105345e-03 9.0430852e-04
 7.0603006e-04 4.8844115e-04 3.0411882e-04 2.9359496e-04 9.5191332e-05]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50283   198]]
 Child Action scores:[1.5231807  0.0961952  0.06997423 0.06017446 0.05631947 0.05436061
 0.02067645 0.0168391  0.01172835 0.00706385]
 Child averaged monte carlo:-0.5
 Child probablities:[0.78047204 0.04929006 0.03585453 0.03083317 0.02885788 0.02785417
 0.01059454 0.00862829 0.00600956 0.00361949]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50280   628]]
 Child Action scores:[6.6540873e-01 3.1058082e-02 1.0165732e-02 9.0349698e-03 2.6565881e-03
 2.4606567e-03 1.0602871e-03 7.8129384e-04 7.3321897e-04 2.2606528e-04]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.7514355e-01 1.2993762e-02 4.2530349e-03 3.7799582e-03 1.1114361e-03
 1.0294643e-03 4.4359206e-04 3.2686972e-04 3.0675664e-04 9.4578878e-05]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50280   198]]
 Child Action scores:[1.6035969  0.07226899 0.06792152 0.04426824 0.03390851 0.03154742
 0.01745087 0.01463715 0.01449358 0.00566737]
 Child averaged monte carlo:-0.5
 Child probablities:[0.82167697 0.03703035 0.03480273 0.02268288 0.01737459 0.01616478
 0.00894176 0.00750002 0.00742645 0.00290394]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50282   628]]
 Child Action scores:[6.6522849e-01 2.9322254e-02 1.1575644e-02 1.0556322e-02 2.3543919e-03
 1.7598904e-03 1.1659353e-03 8.4367051e-04 7.2227966e-04 4.2183584e-04]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.7499269e-01 1.2267544e-02 4.8428993e-03 4.4164457e-03 9.8500634e-04
 7.3628488e-04 4.8779204e-04 3.5296622e-04 3.0217995e-04 1.7648336e-04]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 2
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50282   198]]
 Child Action scores:[1.5568323  0.09098568 0.06474039 0.06225642 0.05261189 0.03520143
 0.02013536 0.01275164 0.0123763  0.01050122]
 Child averaged monte carlo:-0.5
 Child probablities:[0.797715   0.04662072 0.03317273 0.03189996 0.02695813 0.01803708
 0.01031728 0.00653389 0.00634157 0.00538079]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562]]
 Child Action scores:[-9.3612492e-02 -4.9999905e-01 -4.9999955e-01 -4.9999961e-01
 -4.9999979e-01 -4.9999985e-01 -4.9999991e-01 -4.9999997e-01
  4.2163219e-08  3.8491077e-08]
 Child averaged monte carlo:-0.9333333333333333
 Child probablities:[9.9999917e-01 3.5183871e-07 1.6827271e-07 1.4054616e-07 7.3215958e-08
 5.9341875e-08 3.4809784e-08 9.4344150e-09 7.8887652e-09 7.2017050e-09]
 Child visitation:[1 1 1 1 1 1 1 1 0 0]
 N=14.0,Q=-0.9333333333333333,M=-0.9333333333333333
----
 Tree depth: 3
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284 21809]]
 Child Action scores:[0.23035872 0.14788488 0.13507052 0.12410331 0.08143552 0.08127818
 0.06362754 0.05308175 0.01482966 0.01472886]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[0.61112    0.06187056 0.05650942 0.05192107 0.03407016 0.03400433
 0.02661984 0.0222078  0.00620428 0.00616211]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 3
 Node: action=2
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   392]]
 Child Action scores:[0.6310257  0.25821286 0.24409826 0.21548173 0.1219339  0.12189483
 0.04169821 0.03785587 0.03316694 0.0314349 ]
 Child averaged monte carlo:-0.5
 Child probablities:[0.32333517 0.13230729 0.12507503 0.11041202 0.06247847 0.06245845
 0.021366   0.0193972  0.01699461 0.01610713]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=3
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284    77]]
 Child Action scores:[1.9510128e+00 4.5995534e-04 4.1434450e-05 1.6143664e-05 1.0001179e-05
 8.4545418e-06 7.0890851e-06 5.1093889e-06 3.4011209e-06 2.7725591e-06]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9969161e-01 2.3567937e-04 2.1230855e-05 8.2719525e-06 5.1245665e-06
 4.3320752e-06 3.6324204e-06 2.6180314e-06 1.7427215e-06 1.4206488e-06]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=4
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284 18608]]
 Child Action scores:[1.9514568e+00 9.4128802e-05 3.9723527e-05 1.0353570e-05 3.3771855e-06
 3.3561748e-06 2.3185989e-06 8.5201856e-07 4.1395646e-07 3.7033564e-07]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9991906e-01 4.8231243e-05 2.0354184e-05 5.3051303e-06 1.7304570e-06
 1.7196912e-06 1.1880413e-06 4.3657107e-07 2.1210973e-07 1.8975858e-07]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=5
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   273]]
 Child Action scores:[0.39214996 0.31049672 0.18930176 0.18883008 0.15640774 0.1312451
 0.0788393  0.06153094 0.04900288 0.03804603]
 Child averaged monte carlo:-0.5
 Child probablities:[0.20093615 0.15909734 0.09699751 0.09675582 0.08014274 0.06724949
 0.04039696 0.03152822 0.02510889 0.01949464]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=6
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   198]]
 Child Action scores:[1.8762689e+00 1.6397960e-02 1.2376319e-02 7.2425441e-03 5.7577188e-03
 5.6625754e-03 3.7751400e-03 1.8459022e-03 1.7889732e-03 1.5706659e-03]
 Child averaged monte carlo:-0.5
 Child probablities:[9.6139306e-01 8.4022526e-03 6.3415789e-03 3.7110522e-03 2.9502334e-03
 2.9014822e-03 1.9343675e-03 9.4583328e-04 9.1666309e-04 8.0480322e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=7
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284  2301]]
 Child Action scores:[0.5374274  0.27962744 0.20319228 0.08578075 0.07473429 0.06724846
 0.06221578 0.06045384 0.04393269 0.03249492]
 Child averaged monte carlo:-0.5
 Child probablities:[0.27537578 0.14328004 0.10411496 0.04395374 0.03829357 0.03445786
 0.03187913 0.03097632 0.02251094 0.01665028]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=8
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284  4666]]
 Child Action scores:[1.8741415  0.01838445 0.01073694 0.00678269 0.00511085 0.00404755
 0.00346439 0.00321533 0.00287715 0.00257866]
 Child averaged monte carlo:-0.5
 Child probablities:[0.960303   0.00942012 0.00550157 0.00347542 0.00261878 0.00207395
 0.00177514 0.00164752 0.00147424 0.0013213 ]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=9
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284 28461]]
 Child Action scores:[0.64942306 0.24922952 0.2351355  0.15196493 0.06467157 0.06425574
 0.05268945 0.05126667 0.03550272 0.03508682]
 Child averaged monte carlo:-0.5
 Child probablities:[0.3327619  0.12770426 0.12048253 0.07786626 0.03313747 0.0329244
 0.02699787 0.02626885 0.01819146 0.01797836]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628   198 50284]]
 Child Action scores:[1.7808779e+00 7.0220932e-02 2.8103393e-02 9.1007538e-03 6.0250135e-03
 3.8170135e-03 2.7138223e-03 1.8847212e-03 1.3930182e-03 1.3799228e-03]
 Child averaged monte carlo:-0.5
 Child probablities:[9.1251510e-01 3.5980940e-02 1.4400071e-02 4.6631917e-03 3.0871942e-03
 1.9558233e-03 1.3905523e-03 9.6572400e-04 7.1377726e-04 7.0706726e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628   197   562]]
 Child Action scores:[1.9515989e+00 7.7278328e-06 4.4455323e-06 1.1843107e-06 1.1078645e-06
 6.3543871e-07 4.0713013e-07 9.5823886e-08 6.7238155e-08 6.5390601e-08]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9999189e-01 3.9597121e-06 2.2778738e-06 6.0683629e-07 5.6766555e-07
 3.2559637e-07 2.0861194e-07 4.9099796e-08 3.4452576e-08 3.3505895e-08]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50285   562]]
 Child Action scores:[1.9516103e+00 2.6175794e-06 5.2466845e-07 3.5315117e-07 2.2835974e-07
 2.0890737e-07 1.5663936e-07 4.9275226e-08 3.0272588e-08 2.1503773e-08]
 Child averaged monte carlo:-0.5
 Child probablities:[9.99997735e-01 1.34123775e-06 2.68838136e-07 1.80953322e-07
 1.17010664e-07 1.07043341e-07 8.02614153e-08 2.52484398e-08
 1.55115600e-08 1.10184519e-08]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50286   562]]
 Child Action scores:[1.9516082e+00 3.9761608e-06 5.4624502e-07 4.8006297e-07 4.4817855e-07
 4.2429781e-07 3.8564141e-07 4.1535984e-08 3.2319640e-08 2.8958764e-08]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9999666e-01 2.0373698e-06 2.7989387e-07 2.4598245e-07 2.2964500e-07
 2.1740858e-07 1.9760120e-07 2.1282881e-08 1.6560461e-08 1.4838361e-08]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50280   562]]
 Child Action scores:[1.9516108e+00 1.9333393e-06 1.1714225e-06 2.9185165e-07 2.3560779e-07
 1.9564564e-07 1.9160261e-07 6.2256476e-08 4.0650079e-08 3.5367549e-08]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9999797e-01 9.9063573e-07 6.0023245e-07 1.4954368e-07 1.2072454e-07
 1.0024809e-07 9.8176450e-08 3.1899983e-08 2.0828946e-08 1.8122199e-08]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628   220   198]]
 Child Action scores:[1.8281236  0.01989941 0.01570694 0.01459698 0.00985213 0.00724535
 0.00492705 0.00415799 0.00411614 0.00381268]
 Child averaged monte carlo:-0.5
 Child probablities:[0.9367236  0.01019638 0.00804818 0.00747944 0.00504819 0.00371249
 0.0025246  0.00213054 0.00210909 0.0019536 ]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628   628 50284]]
 Child Action scores:[1.6537075  0.07304122 0.0393079  0.01475073 0.01210339 0.01062488
 0.00395843 0.00315045 0.00242098 0.00237899]
 Child averaged monte carlo:-0.5
 Child probablities:[0.84735346 0.03742605 0.02014122 0.00755822 0.00620173 0.00544415
 0.00202829 0.00161428 0.0012405  0.00121899]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50283   562]]
 Child Action scores:[1.95160770e+00 3.24681992e-06 1.30444346e-06 7.56519398e-07
 5.68039468e-07 5.32836566e-07 3.59213232e-07 1.12989646e-07
 7.51545741e-08 4.82830309e-08]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9999642e-01 1.6636583e-06 6.6839186e-07 3.8763767e-07 2.9106127e-07
 2.7302343e-07 1.8405950e-07 5.7895466e-08 3.8508919e-08 2.4740043e-08]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628  8333   279]]
 Child Action scores:[1.9505689e+00 9.9685602e-04 4.1865864e-05 2.1875455e-06 1.7950656e-06
 1.6634860e-06 4.0677867e-07 1.4382708e-07 1.2121251e-07 1.0893807e-07]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9946409e-01 5.1078526e-04 2.1451910e-05 1.1208900e-06 9.1978484e-07
 8.5236394e-07 2.0843184e-07 7.3696448e-08 6.2108832e-08 5.5819452e-08]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   198 50284   198]]
 Child Action scores:[0.6525465  0.02334595 0.01531111 0.01244272 0.00696537 0.00446103
 0.00430258 0.00191884 0.00152333 0.00114707]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.6438116e-01 9.7672371e-03 6.4057061e-03 5.2056569e-03 2.9141000e-03
 1.8663582e-03 1.8000704e-03 8.0278417e-04 6.3731638e-04 4.7989859e-04]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 3
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   198 50284   562]]
 Child Action scores:[1.9516077e+00 2.0627497e-06 1.9613938e-06 1.2178200e-06 6.7763528e-07
 3.9851631e-07 2.9867763e-07 8.7249035e-08 5.3143967e-08 4.7157542e-08]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9999642e-01 1.0569452e-06 1.0050107e-06 6.2400636e-07 3.4721776e-07
 2.0419824e-07 1.5304128e-07 4.4706074e-08 2.7230767e-08 2.4163345e-08]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   220   628 50284]]
 Child Action scores:[0.58558595 0.13106523 0.01829076 0.00733481 0.00535844 0.00463547
 0.00355411 0.00307224 0.00266394 0.00129844]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.0835267e-01 5.4833729e-02 7.6522990e-03 3.0686606e-03 2.2418110e-03
 1.9393412e-03 1.4869332e-03 1.2853323e-03 1.1145114e-03 5.4322754e-04]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   220   198 50284]]
 Child Action scores:[0.97737116 0.85697776 0.0779766  0.01035543 0.00239979 0.00196269
 0.00179055 0.00177163 0.00145128 0.0010371 ]
 Child averaged monte carlo:-0.5
 Child probablities:[0.50080127 0.43911216 0.03995492 0.00530608 0.00122965 0.00100568
 0.00091747 0.00090778 0.00074363 0.00053141]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50286   628 50284]]
 Child Action scores:[1.7221626e+00 1.2693338e-01 2.2372279e-02 1.0034323e-02 5.9344899e-03
 5.5475701e-03 4.0665306e-03 2.6199671e-03 1.6475711e-03 1.1494531e-03]
 Child averaged monte carlo:-0.5
 Child probablities:[8.8242960e-01 6.5040186e-02 1.1463471e-02 5.1415488e-03 3.0408101e-03
 2.8425539e-03 2.0836750e-03 1.3424612e-03 8.4420916e-04 5.8897544e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50284   628 50284]]
 Child Action scores:[1.7164999e+00 1.5175523e-01 1.2748343e-02 9.8355357e-03 5.7058497e-03
 4.0927483e-03 3.2890667e-03 2.5804169e-03 2.3120125e-03 1.1276706e-03]
 Child averaged monte carlo:-0.5
 Child probablities:[8.7952805e-01 7.7758804e-02 6.5322025e-03 5.0396910e-03 2.9236558e-03
 2.0971086e-03 1.6853054e-03 1.3221959e-03 1.1846664e-03 5.7781418e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50285   628 50284]]
 Child Action scores:[1.7318982e+00 1.3184579e-01 1.7188121e-02 7.2679762e-03 6.5082153e-03
 4.6720533e-03 4.2803227e-03 2.4543661e-03 1.6923638e-03 1.0123467e-03]
 Child averaged monte carlo:-0.5
 Child probablities:[8.8741809e-01 6.7557283e-02 8.8071283e-03 3.7240835e-03 3.3347849e-03
 2.3939423e-03 2.1932211e-03 1.2576078e-03 8.6716079e-04 5.1872263e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197   628 50284]]
 Child Action scores:[0.15698272 0.1695181  0.02100748 0.00797835 0.0078771  0.00690632
 0.00539545 0.00337917 0.00285743 0.0013352 ]
 Child averaged monte carlo:-0.75
 Child probablities:[8.9527112e-01 6.1419599e-02 7.6114042e-03 2.8907049e-03 2.8540206e-03
 2.5022884e-03 1.9548747e-03 1.2243377e-03 1.0352994e-03 4.8376754e-04]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=3.0,Q=-0.75,M=-0.75
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197   198   197]]
 Child Action scores:[1.2854322  0.2813527  0.18550648 0.11026002 0.01974351 0.01060963
 0.00728421 0.00695722 0.00497373 0.00405795]
 Child averaged monte carlo:-0.5
 Child probablities:[0.6586506  0.14416406 0.09505282 0.05649681 0.0101165  0.00543633
 0.0037324  0.00356485 0.00254852 0.00207928]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50283   628 50284]]
 Child Action scores:[1.7426844e+00 1.2034663e-01 1.5644684e-02 9.8468987e-03 7.1049118e-03
 5.6838370e-03 3.9278981e-03 2.3958425e-03 1.8818961e-03 1.0309974e-03]
 Child averaged monte carlo:-0.5
 Child probablities:[8.9294487e-01 6.1665155e-02 8.0162771e-03 5.0455136e-03 3.6405299e-03
 2.9123765e-03 2.0126400e-03 1.2276206e-03 9.6427643e-04 5.2827917e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50280   628 50284]]
 Child Action scores:[1.76235080e+00 1.10032484e-01 1.38527974e-02 6.93656178e-03
 6.43374957e-03 5.66577725e-03 2.73968675e-03 1.98428240e-03
 1.81403023e-03 9.77469143e-04]
 Child averaged monte carlo:-0.5
 Child probablities:[9.0302187e-01 5.6380227e-02 7.0981211e-03 3.5542680e-03 3.2966288e-03
 2.9031229e-03 1.4038051e-03 1.0167388e-03 9.2950219e-04 5.0085149e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619 50282   628 50284]]
 Child Action scores:[1.7293184e+00 1.2881970e-01 1.6736960e-02 9.6925246e-03 8.4614540e-03
 6.0199238e-03 4.3037552e-03 2.5636626e-03 1.7595731e-03 1.3055203e-03]
 Child averaged monte carlo:-0.5
 Child probablities:[8.8609618e-01 6.6006728e-02 8.5759545e-03 4.9664127e-03 4.3356172e-03
 3.0845862e-03 2.2052280e-03 1.3136111e-03 9.0159860e-04 6.6894369e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562   570]]
 Child Action scores:[-0.09710222 -0.4790059   0.02421945  0.01766615  0.00981336  0.0066073
  0.00328902  0.00307888  0.00280574  0.00246167]
 Child averaged monte carlo:-0.8571428571428571
 Child probablities:[9.6257389e-01 1.1500028e-02 6.6334000e-03 4.8385328e-03 2.6877536e-03
 1.8096562e-03 9.0082054e-04 8.4326498e-04 7.6845789e-04 6.7422033e-04]
 Child visitation:[1 1 0 0 0 0 0 0 0 0]
 N=6.0,Q=-0.8571428571428571,M=-0.8571428571428571
----
 Tree depth: 4
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562 16747]]
 Child Action scores:[1.2748642  0.32005227 0.06401351 0.05670309 0.02459022 0.02452549
 0.02107072 0.01637387 0.01583328 0.01337646]
 Child averaged monte carlo:-0.5
 Child probablities:[0.6532356  0.16399357 0.03280028 0.02905445 0.01259994 0.01256677
 0.01079656 0.00838991 0.00811291 0.00685405]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=2
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562  2454]]
 Child Action scores:[0.304257   0.20641792 0.15175255 0.13009678 0.10286164 0.06066772
 0.04103496 0.03933008 0.03871663 0.03859556]
 Child averaged monte carlo:-0.5
 Child probablities:[0.15590014 0.10576776 0.07775743 0.0666611  0.05270592 0.03108591
 0.02102615 0.02015258 0.01983825 0.01977622]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=3
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562  1733]]
 Child Action scores:[1.0382198e+00 9.0757108e-01 2.6648920e-03 1.5773792e-03 1.2028529e-03
 1.6184601e-04 7.2877127e-05 6.8198715e-05 1.2909540e-05 9.5255809e-06]
 Child averaged monte carlo:-0.5
 Child probablities:[5.3197992e-01 4.6503597e-01 1.3654806e-03 8.0824312e-04 6.1633729e-04
 8.2929284e-05 3.7341964e-05 3.4944762e-05 6.6147991e-06 4.8808715e-06]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=4
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562   328]]
 Child Action scores:[0.61819965 0.60039455 0.09701964 0.07867175 0.05976932 0.03893554
 0.02058218 0.02037493 0.01649408 0.01602728]
 Child averaged monte carlo:-0.5
 Child probablities:[0.31676316 0.3076399  0.04971249 0.04031111 0.03062557 0.01995042
 0.01054623 0.01044004 0.0084515  0.00821232]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=5
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562  3916]]
 Child Action scores:[1.6584967  0.06378163 0.05653974 0.02436926 0.02248052 0.0128367
 0.01008056 0.00806069 0.00640383 0.00489122]
 Child averaged monte carlo:-0.5
 Child probablities:[0.84980744 0.03268147 0.02897075 0.01248671 0.01151893 0.00657748
 0.00516524 0.00413027 0.0032813  0.00250624]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=6
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562 38944]]
 Child Action scores:[1.6139883  0.05619137 0.0282451  0.02197877 0.0172697  0.01574015
 0.01499685 0.01340837 0.01246474 0.00997757]
 Child averaged monte carlo:-0.5
 Child probablities:[0.8270015  0.02879225 0.01447268 0.01126184 0.00884893 0.00806519
 0.00768433 0.0068704  0.00638689 0.00511247]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=7
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562  4593]]
 Child Action scores:[0.2871848  0.2647033  0.09317623 0.09136986 0.08224531 0.0820435
 0.07577892 0.06708749 0.06347526 0.05418506]
 Child averaged monte carlo:-0.5
 Child probablities:[0.14715241 0.13563298 0.04774315 0.04681757 0.04214218 0.04203878
 0.03882883 0.03437538 0.03252448 0.02776422]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284 21809   266]]
 Child Action scores:[1.7143466e+00 7.5586796e-02 6.9473557e-02 4.0156703e-02 1.7609946e-02
 1.0194500e-02 1.6713318e-03 1.3059913e-03 1.2460907e-03 1.2113884e-03]
 Child averaged monte carlo:-0.5
 Child probablities:[8.7842470e-01 3.8730387e-02 3.5597987e-02 2.0576144e-02 9.0232696e-03
 5.2236230e-03 8.5638411e-04 6.6918501e-04 6.3849217e-04 6.2071084e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   198 50284   198 50284]]
 Child Action scores:[1.7763098e+00 1.2341222e-01 4.6652048e-03 3.4111845e-03 3.2333920e-03
 1.6668857e-03 1.2017490e-03 1.1922515e-03 8.6385885e-04 6.5704377e-04]
 Child averaged monte carlo:-0.5
 Child probablities:[9.1017443e-01 6.3235953e-02 2.3904333e-03 1.7478780e-03 1.6567778e-03
 8.5410592e-04 6.1577163e-04 6.1090512e-04 4.4263800e-04 3.3666674e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   220   628 50284   562]]
 Child Action scores:[1.9516135e+00 5.0488143e-07 2.9025213e-07 2.4537999e-07 1.1659088e-07
 1.0052259e-07 5.7626696e-08 1.7058868e-08 1.2656443e-08 1.2418133e-08]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9999940e-01 2.5869934e-07 1.4872410e-07 1.2573177e-07 5.9740728e-08
 5.1507396e-08 2.9527701e-08 8.7408996e-09 6.4851133e-09 6.3630043e-09]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197   628 50284   562]]
 Child Action scores:[6.9511414e-01 8.6497414e-07 5.4980057e-07 4.0060877e-07 2.0547920e-07
 1.5393435e-07 1.2343851e-07 3.1376189e-08 2.3927548e-08 1.9291782e-08]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.9999917e-01 3.6187902e-07 2.3001994e-07 1.6760259e-07 8.5966278e-08
 6.4401476e-08 5.1642939e-08 1.3126849e-08 1.0010562e-08 8.0710985e-09]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 5
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562   570   279]]
 Child Action scores:[2.05367804e-02 3.51126725e-03 1.09520464e-04 3.15939610e-06
 7.22522486e-07 5.07242305e-07 1.93960517e-07 1.53756488e-07
 1.35412449e-07 1.03197294e-07]
 Child averaged monte carlo:-0.8
 Child probablities:[9.9882478e-01 1.1378888e-03 3.5492059e-05 1.0238587e-06 2.3414630e-07
 1.6438091e-07 6.2856365e-08 4.9827531e-08 4.3882821e-08 3.3442923e-08]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=4.0,Q=-0.8,M=-0.8
----
 Tree depth: 5
 Node: action=1
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562   570   197]]
 Child Action scores:[1.9354160e+00 3.0865462e-03 2.5698319e-03 1.4413252e-03 1.3634328e-03
 8.9330191e-04 8.6150854e-04 8.2763279e-04 7.0429174e-04 2.7844321e-04]
 Child averaged monte carlo:-0.5
 Child probablities:[9.9169981e-01 1.5815346e-03 1.3167722e-03 7.3852955e-04 6.9861783e-04
 4.5772453e-04 4.4143372e-04 4.2407590e-04 3.6087641e-04 1.4267325e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 5
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   197   628 50284   562   570]]
 Child Action scores:[1.8234274e+00 7.5054266e-02 1.3026763e-02 9.3758134e-03 4.4368692e-03
 3.5658318e-03 2.7386528e-03 2.0613219e-03 1.4912763e-03 1.4768741e-03]
 Child averaged monte carlo:-0.5
 Child probablities:[9.3431729e-01 3.8457520e-02 6.6748639e-03 4.8041311e-03 2.2734350e-03
 1.8271187e-03 1.4032753e-03 1.0562135e-03 7.6412433e-04 7.5674470e-04]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 6
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562   570   279    16]]
 Child Action scores:[2.5324035e-01 1.6973860e-04 2.0220481e-05 1.5359947e-05 1.1964709e-05
 9.3578801e-06 6.6345156e-06 5.0800336e-06 4.7823828e-06 3.7186742e-06]
 Child averaged monte carlo:-0.75
 Child probablities:[9.9989891e-01 6.1499493e-05 7.3262613e-06 5.5651981e-06 4.3350396e-06
 3.3905362e-06 2.4038100e-06 1.8405919e-06 1.7327474e-06 1.3473457e-06]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=3.0,Q=-0.75,M=-0.75
----
 Tree depth: 7
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562   570   279    16    88]]
 Child Action scores:[6.7908752e-01 2.4002660e-02 2.9047083e-03 1.4434528e-03 1.4326349e-03
 5.7049794e-04 5.2681187e-04 2.4112948e-04 1.5535502e-04 1.4684723e-04]
 Child averaged monte carlo:-0.6666666666666666
 Child probablities:[9.8658907e-01 1.0041987e-02 1.2152421e-03 6.0389697e-04 5.9937109e-04
 2.3867909e-04 2.2040214e-04 1.0088128e-04 6.4995846e-05 6.1436440e-05]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=2.0,Q=-0.6666666666666666,M=-0.6666666666666666
----
 Tree depth: 8
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562   570   279    16    88   796]]
 Child Action scores:[1.4010532e+00 1.6046181e-01 1.5551664e-01 1.3588017e-01 3.6116358e-02
 2.4241457e-02 2.0198172e-02 4.6491032e-03 1.4361429e-03 1.3996247e-03]
 Child averaged monte carlo:-0.5
 Child probablities:[7.1789438e-01 8.2220025e-02 7.9686135e-02 6.9624484e-02 1.8505884e-02
 1.2421231e-02 1.0349466e-02 2.3821827e-03 7.3587423e-04 7.1716245e-04]
 Child visitation:[1 0 0 0 0 0 0 0 0 0]
 N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 9
 Node: action=0
 state:[[ 1003   464   767  7029    12 25076 11521 24907   389   257  2168   286
   4875 12014   351   257  1178 17435  1123    13   220   198  1003   464
   8915  1238   318   257 11594   351   734   604    12 15414   399  6981
  17435    13   198   198  1003 13610   257  8265   351   262   976 11244
    355   262  8915  1238 11594    13   632   468   807 17311   290   362
  23862    13   198   198  1003    39   600    25   921   761   284  3708
    734 10425   357    79    16    88   290   279    17    88     8   351
    257  1988    13   198   198 21412  1353    62 21412   357   220   198
  50284 15414   279    16    64    11   279    16    65    11   279    16
     66    11   279    16    67    11   198 50284 22915   279    16    88
     11   198 50284 15414   279    17    64    11   279    17    65    11
    279    17    66    11   279    17    67    11   198 50284 22915   279
     17    88  5619   628 50284   562   570   279    16    88   796  5299]]
 Child Action scores:[0. 0. 0. 0. 0. 0. 0. 0. 0. 0.]
 Child averaged monte carlo:0.0
 Child probablities:[0. 0. 0. 0. 0. 0. 0. 0. 0. 0.]
 Child visitation:[0 0 0 0 0 0 0 0 0 0]
 N=0.0,Q=0.0,M=0.0
END ROBUST/MAX VALUES:
//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  19.86741  seconds
Running getPromptScore: 
//The 7400-series integrated circuits are a series of digital chips with a few gates each. 
//The 7420 is a chip with two 4-input NAND gates.

// Create a module with the same functionality as the 7420 chip. It has 8 inputs and 2 outputs.

//Hint: You need to drive two signals (p1y and p2y) with a value.

module top_module ( 
    input p1a, p1b, p1c, p1d,
    output p1y,
    input p2a, p2b, p2c, p2d,
    output p2y );

    assign p1y = ~(p1a & p1b & p1c & p1d);
    assign p2y = ~(p2a & p2b & p2c & p2d);

endmodule
Verilog compilation failed, error:  1
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_new/test_testbenches/7420/7420_0_tb.v: No such file or directory\nNo top level modules, and no -s option.\n'
LLM generates return in:  19.869372  seconds
Running getPromptScore: 
MCTS Total Time:  4395.977327
