
 ğŸš€ ARTISHOW Project - TÃ©lÃ©com Paris (1st Year)  

This project was developed as part of the **first-year curriculum at TÃ©lÃ©com Paris**, in collaboration with **Luc Kreucher** and **Ruoxuan Yang**.  

 ğŸ¯ Project Objective  

The goal of this project is to design a **5-stage pipelined RISC-V processor from scratch**, along with the following components:  

- ğŸ¨ **Graphics Processing Unit (GPU)**  
- ğŸ–¥ï¸ **VGA Controller** for image display  
- ğŸ² **LFSR (Linear Feedback Shift Register)** for random number generation  

Everything is implemented in **SystemVerilog**.  

 ğŸ› ï¸ Contributions  

 ğŸ”¢ RISC-V Processor  
- Designed and implemented the **core components**:  
  - âš™ï¸ **ALU (Arithmetic Logic Unit)**  
  - ğŸ“œ **Instruction Decoder**  
  - ğŸ¯ **Program Counter (PC)**  
- Developed and debugged a **non-pipelined** version of the processor  
- Debugged the **pipelined** version of the processor  

 ğŸ“ Compilation & Testing  
- Created a **assembler** (`execute.py`) to transform RISC-V instruction to HEX code  
- Wrote **assembly programs** for testing and debugging the processor, including RAM memory-mapped I/O interactions  

 ğŸ® Graphics & Game Development  
- Developed an **assembly program** utilizing the GPU  
- Started a **Pac-Man game** (currently displaying a moving red dot ğŸŸ¥)  

 ğŸ› ï¸ Hardware Support
-ğŸ–¥ï¸ **FPGA Board**: DE1-SoC-MTL2 (SoC: 5CSEMA5F31C6N)
