/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [23:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [15:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~((celloutsig_0_7z[5] | celloutsig_0_2z[0]) & celloutsig_0_0z[7]);
  assign celloutsig_0_14z = ~((celloutsig_0_10z[0] | celloutsig_0_12z[5]) & celloutsig_0_8z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[9] | celloutsig_1_1z[10]) & celloutsig_1_0z[2]);
  assign celloutsig_1_15z = ~((celloutsig_1_12z[4] | celloutsig_1_5z[3]) & (celloutsig_1_4z[2] | celloutsig_1_11z));
  assign celloutsig_0_6z = ~((celloutsig_0_5z | celloutsig_0_4z) & (celloutsig_0_3z[8] | celloutsig_0_2z[3]));
  assign celloutsig_0_9z = ~((celloutsig_0_8z | celloutsig_0_2z[3]) & (celloutsig_0_2z[1] | celloutsig_0_0z[2]));
  assign celloutsig_1_16z = celloutsig_1_14z[12:0] === { in_data[179:177], celloutsig_1_10z };
  assign celloutsig_1_3z = in_data[166:161] === in_data[102:97];
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_16z } >= celloutsig_1_17z[11:5];
  assign celloutsig_0_4z = celloutsig_0_3z[14:1] >= in_data[30:17];
  assign celloutsig_1_6z = { celloutsig_1_0z[13:12], celloutsig_1_3z, celloutsig_1_4z } || { celloutsig_1_5z[11:9], celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_1z[20:10], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z } || { in_data[180:173], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_18z = celloutsig_1_2z & ~(celloutsig_1_15z);
  assign celloutsig_1_8z = celloutsig_1_1z[7] & ~(celloutsig_1_6z);
  assign celloutsig_1_17z = celloutsig_1_2z ? in_data[181:169] : { celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_11z, 1'h0, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_10z = celloutsig_0_0z[4] ? { celloutsig_0_7z[5:2], celloutsig_0_6z } : { celloutsig_0_7z[4:1], celloutsig_0_5z };
  assign celloutsig_1_1z = celloutsig_1_0z[0] ? in_data[155:132] : { in_data[183:180], celloutsig_1_0z[19:1], 1'h0 };
  assign celloutsig_1_4z = in_data[154] ? celloutsig_1_1z[16:13] : celloutsig_1_1z[23:20];
  assign celloutsig_1_5z = celloutsig_1_3z ? { celloutsig_1_1z[14:11], celloutsig_1_4z, celloutsig_1_4z } : { in_data[182:172], 1'h0 };
  assign celloutsig_1_12z = celloutsig_1_5z[8] ? { celloutsig_1_5z[10:9], 1'h1, celloutsig_1_5z[7:6] } : { celloutsig_1_0z[3:0], celloutsig_1_2z };
  assign celloutsig_0_5z = celloutsig_0_2z[3] & celloutsig_0_3z[18];
  assign celloutsig_0_1z = in_data[87] & in_data[82];
  assign celloutsig_1_11z = celloutsig_1_10z[7] & celloutsig_1_3z;
  assign celloutsig_1_10z = celloutsig_1_0z[19:10] <<< { celloutsig_1_5z[10:3], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[9:2] - in_data[78:71];
  assign celloutsig_0_3z = in_data[45:22] - in_data[92:69];
  assign celloutsig_1_14z = celloutsig_1_0z[15:0] - { celloutsig_1_0z[14:13], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_12z };
  assign celloutsig_0_12z = { celloutsig_0_10z[3:2], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_8z } - { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_0z[7:3] - { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[175:156] - in_data[136:117];
  assign celloutsig_0_2z = in_data[42:39] - celloutsig_0_0z[5:2];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_3z[12:10], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_7z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_7z = { celloutsig_1_5z[9], celloutsig_1_6z, celloutsig_1_6z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
