C:\lscc\diamond\3.9_x64\synpbase\bin64\c_hdl.exe  -osyn  C:\Users\eliot\Documents\Github\arqui3CM3\word00\word00\synwork\word00_word00_comp.srs  -top  topword00  -hdllog  C:\Users\eliot\Documents\Github\arqui3CM3\word00\word00\synlog\word00_word00_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\Users\eliot\Documents\Github\arqui3CM3\word00\word00\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work C:\Users\eliot\Documents\Github\arqui3CM3\divosc00vhdl\div00.vhdl -lib work C:\Users\eliot\Documents\Github\arqui3CM3\divosc00vhdl\osc00.vhdl -lib work C:\Users\eliot\Documents\Github\arqui3CM3\divosc00vhdl\packagediv00.vhdl -lib work C:\Users\eliot\Documents\Github\arqui3CM3\word00\contring00.vhdl -lib work C:\Users\eliot\Documents\Github\arqui3CM3\word00\coder00.vhdl -lib work C:\Users\eliot\Documents\Github\arqui3CM3\word00\packageword00.vhdl -lib work C:\Users\eliot\Documents\Github\arqui3CM3\divosc00vhdl\toposcdiv00.vhdl -lib work C:\Users\eliot\Documents\Github\arqui3CM3\word00\topword00.vhdl 
rc:0 success:1 runtime:1
file:C:\Users\eliot\Documents\Github\arqui3CM3\word00\word00\synwork\word00_word00_comp.srs|io:o|time:1506428850|size:8684|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\word00\word00\synlog\word00_word00_compiler.srr|io:o|time:1506428850|size:4682|exec:0
file:C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1480973228|size:73964|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\divosc00vhdl\div00.vhdl|io:i|time:1506397102|size:2058|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\divosc00vhdl\osc00.vhdl|io:i|time:1504111464|size:513|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\divosc00vhdl\packagediv00.vhdl|io:i|time:1505480570|size:394|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\word00\contring00.vhdl|io:i|time:1505235077|size:710|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\word00\coder00.vhdl|io:i|time:1506397102|size:648|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\word00\packageword00.vhdl|io:i|time:1505732464|size:602|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\divosc00vhdl\toposcdiv00.vhdl|io:i|time:1505492921|size:507|exec:0
file:C:\Users\eliot\Documents\Github\arqui3CM3\word00\topword00.vhdl|io:i|time:1506397102|size:1155|exec:0
file:C:\lscc\diamond\3.9_x64\synpbase\bin\c_hdl.exe|io:i|time:1489222768|size:1338368|exec:1
file:C:\lscc\diamond\3.9_x64\synpbase\bin64\c_hdl.exe|io:i|time:1489222974|size:1754112|exec:1
