C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/ultimate_test.sv {1 {vlog -work work -sv -stats=none C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/ultimate_test.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ultimate_test

Top level modules:
	ultimate_test

} {} {}} C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/shifter.sv {1 {vlog -work work -sv -stats=none C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/shifter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shifter

Top level modules:
	shifter

} {} {}} C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/regfile.sv {1 {vlog -work work -sv -stats=none C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/regfile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regfile

Top level modules:
	regfile

} {} {}} C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/lab7bonus_autograder_check.sv {1 {vlog -work work -sv -stats=none C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/lab7bonus_autograder_check.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7bonus_check_tb

Top level modules:
	lab7bonus_check_tb

} {} {}} C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/ram.sv {1 {vlog -work work -sv -stats=none C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/ram.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RAM

Top level modules:
	RAM

} {} {}} C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv {1 {vlog -work work -sv -stats=none C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/lab7_top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7bonus_top
-- Compiling module LED_controller
-- Compiling module SW_controller

Top level modules:
	lab7bonus_top

} {} {}} C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/lab7bonus_stage2_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/lab7bonus_stage2_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7bonus_stage2_tb

Top level modules:
	lab7bonus_stage2_tb

} {} {}} C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv {1 {vlog -work work -sv -stats=none C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/instruction_decoder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_decoder

Top level modules:
	instruction_decoder

} {} {}} C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/datapath.sv {1 {vlog -work work -sv -stats=none C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/datapath.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module datapath
-- Compiling module vDFFE

Top level modules:
	datapath

} {} {}} C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/lab7_autograder_check.sv {1 {vlog -work work -sv -stats=none C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/lab7_autograder_check.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module lab7_check_tb

Top level modules:
	lab7_check_tb

} {} {}} C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/rovne/Repos/cpen211-labs/lab7_bonus_pipeline/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}}
