INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:30:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.541ns  (required time - arrival time)
  Source:                 fork32/control/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer39/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.193ns (23.925%)  route 3.793ns (76.075%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1219, unset)         0.508     0.508    fork32/control/generateBlocks[1].regblock/clk
    SLICE_X12Y169        FDSE                                         r  fork32/control/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y169        FDSE (Prop_fdse_C_Q)         0.254     0.762 r  fork32/control/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=8, routed)           0.413     1.175    buffer63/control/transmitValue_13
    SLICE_X13Y168        LUT6 (Prop_lut6_I1_O)        0.043     1.218 f  buffer63/control/transmitValue_i_3__46/O
                         net (fo=8, routed)           0.305     1.522    init12/control/transmitValue_reg_33
    SLICE_X12Y167        LUT5 (Prop_lut5_I4_O)        0.043     1.565 r  init12/control/transmitValue_i_3__5/O
                         net (fo=42, routed)          0.460     2.025    init12/control/transmitValue_reg_2
    SLICE_X12Y162        LUT5 (Prop_lut5_I1_O)        0.043     2.068 r  init12/control/i__i_47__0/O
                         net (fo=1, routed)           0.303     2.371    cmpi4/i__i_29_0
    SLICE_X12Y163        LUT6 (Prop_lut6_I5_O)        0.043     2.414 r  cmpi4/i__i_39/O
                         net (fo=1, routed)           0.273     2.687    cmpi4/i__i_39_n_0
    SLICE_X13Y164        LUT6 (Prop_lut6_I5_O)        0.043     2.730 r  cmpi4/i__i_29/O
                         net (fo=1, routed)           0.000     2.730    cmpi4/i__i_29_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.917 r  cmpi4/i__i_21/CO[3]
                         net (fo=1, routed)           0.000     2.917    cmpi4/i__i_21_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.966 r  cmpi4/i__i_12/CO[3]
                         net (fo=1, routed)           0.000     2.966    cmpi4/i__i_12_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.073 r  cmpi4/i__i_6/CO[2]
                         net (fo=7, routed)           0.368     3.441    buffer80/fifo/result[0]
    SLICE_X13Y170        LUT3 (Prop_lut3_I0_O)        0.123     3.564 r  buffer80/fifo/i__i_8__0/O
                         net (fo=4, routed)           0.185     3.749    init12/control/fullReg_reg_18
    SLICE_X12Y171        LUT6 (Prop_lut6_I3_O)        0.043     3.792 r  init12/control/i__i_3/O
                         net (fo=5, routed)           0.214     4.007    init12/control/i__i_3_n_0
    SLICE_X13Y171        LUT4 (Prop_lut4_I0_O)        0.043     4.050 f  init12/control/fullReg_i_2__23/O
                         net (fo=2, routed)           0.308     4.357    init12/control/fullReg_i_2__23_n_0
    SLICE_X15Y171        LUT5 (Prop_lut5_I4_O)        0.043     4.400 r  init12/control/transmitValue_i_2__57/O
                         net (fo=4, routed)           0.186     4.586    control_merge2/tehb/control/outputValid_reg_2
    SLICE_X16Y171        LUT6 (Prop_lut6_I1_O)        0.043     4.629 f  control_merge2/tehb/control/transmitValue_i_2__31/O
                         net (fo=6, routed)           0.244     4.873    fork20/control/generateBlocks[0].regblock/shli2_result_ready
    SLICE_X18Y171        LUT3 (Prop_lut3_I1_O)        0.043     4.916 r  fork20/control/generateBlocks[0].regblock/fullReg_i_4__4/O
                         net (fo=5, routed)           0.341     5.257    fork20/control/generateBlocks[1].regblock/dataReg_reg[5]
    SLICE_X19Y171        LUT6 (Prop_lut6_I1_O)        0.043     5.300 r  fork20/control/generateBlocks[1].regblock/dataReg[5]_i_1__2/O
                         net (fo=6, routed)           0.195     5.494    buffer39/E[0]
    SLICE_X19Y171        FDRE                                         r  buffer39/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=1219, unset)         0.483     4.183    buffer39/clk
    SLICE_X19Y171        FDRE                                         r  buffer39/dataReg_reg[0]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X19Y171        FDRE (Setup_fdre_C_CE)      -0.194     3.953    buffer39/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                 -1.541    




