{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631897131538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631897131539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 17 08:45:31 2021 " "Processing started: Fri Sep 17 08:45:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631897131539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631897131539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631897131539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631897131954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 part5.v(19) " "Verilog HDL Declaration information at part5.v(19): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631897132025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C2 c2 part5.v(20) " "Verilog HDL Declaration information at part5.v(20): object \"C2\" differs only in case from object \"c2\" in the same scope" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631897132025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C3 c3 part5.v(21) " "Verilog HDL Declaration information at part5.v(21): object \"C3\" differs only in case from object \"c3\" in the same scope" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631897132025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C4 c4 part5.v(40) " "Verilog HDL Declaration information at part5.v(40): object \"C4\" differs only in case from object \"c4\" in the same scope" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631897132025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c5 C5 part5.v(48) " "Verilog HDL Declaration information at part5.v(48): object \"c5\" differs only in case from object \"C5\" in the same scope" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631897132025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 8 8 " "Found 8 design units, including 8 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897132028 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897132028 ""} { "Info" "ISGN_ENTITY_NAME" "3 b2d_7seg " "Found entity 3: b2d_7seg" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897132028 ""} { "Info" "ISGN_ENTITY_NAME" "4 comparator " "Found entity 4: comparator" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897132028 ""} { "Info" "ISGN_ENTITY_NAME" "5 comparator9 " "Found entity 5: comparator9" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897132028 ""} { "Info" "ISGN_ENTITY_NAME" "6 circuitA " "Found entity 6: circuitA" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897132028 ""} { "Info" "ISGN_ENTITY_NAME" "7 circuitB " "Found entity 7: circuitB" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897132028 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_4bit_2to1 " "Found entity 8: mux_4bit_2to1" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897132028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631897132028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631897132073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_7seg b2d_7seg:H7 " "Elaborating entity \"b2d_7seg\" for hierarchy \"b2d_7seg:H7\"" {  } { { "part5.v" "H7" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897132090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:C0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:C0\"" {  } { { "part5.v" "C0" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897132104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:FA0 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder:FA0\"" {  } { { "part5.v" "FA0" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897132114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator9 comparator9:C4 " "Elaborating entity \"comparator9\" for hierarchy \"comparator9:C4\"" {  } { { "part5.v" "C4" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897132124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA circuitA:AA " "Elaborating entity \"circuitA\" for hierarchy \"circuitA:AA\"" {  } { { "part5.v" "AA" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897132131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bit_2to1 mux_4bit_2to1:MUX0 " "Elaborating entity \"mux_4bit_2to1\" for hierarchy \"mux_4bit_2to1:MUX0\"" {  } { { "part5.v" "MUX0" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897132139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitB circuitB:H2 " "Elaborating entity \"circuitB\" for hierarchy \"circuitB:H2\"" {  } { { "part5.v" "H2" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897132158 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897132813 "|part5|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897132813 "|part5|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897132813 "|part5|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897132813 "|part5|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897132813 "|part5|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897132813 "|part5|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897132813 "|part5|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897132813 "|part5|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897132813 "|part5|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897132813 "|part5|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1631897132813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/collage/5th second/FPGA/lab/lab2/part5/output_files/part5.map.smsg " "Generated suppressed messages file D:/collage/5th second/FPGA/lab/lab2/part5/output_files/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1631897133019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631897133115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897133115 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "part5.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part5/part5.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897133157 "|part5|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1631897133157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631897133158 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631897133158 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631897133158 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631897133158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631897133186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 17 08:45:33 2021 " "Processing ended: Fri Sep 17 08:45:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631897133186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631897133186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631897133186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631897133186 ""}
