MSc Course: "Digital Design with VHDL" (Lab Exercises) 
MSc Title: "Electronics & Information Processing" @ University of Patras, Greece 
Author: Dimos Katsimardos 
Period: 2015 November - 2016 February

-----------------------------------------------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------------------------------------------
VHDL lab exercises from simple behavioral and sequential circuits to a simple CPU design with hardwired and microprogrammed logic

Lab 01: Simple Combinational Circuits

Lab 02: Advanced Combinational Circuits

Lab 03: Sequential Circuits

Lab 04: Serial Adders/Subtractors

Lab 05: Arithmetic & Logic Unit ( ALU )

Lab 06: Up Down Presetable Counter - Universal Shift Register - Combinational Shift Circuit

Lab 07: A very simple CPU
