0.6
2017.4
Dec 15 2017
21:07:18
C:/git/SR/lab11/zad11_1/centroid/centroid.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v,1526831365,verilog,,C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v,,hdmi_in,,,,,,,,
C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_out.v,1525815382,verilog,,C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v,,hdmi_out,,,,,,,,
C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/tb_hdmi.v,1526832536,verilog,,,,tb_hdmi,,,,,,,,
C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m01/sim/acc_m01.vhd,1526834128,vhdl,,,,acc_m01,,,,,,,,
C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/acc_m10/sim/acc_m10.vhd,1526834149,vhdl,,,,acc_m10,,,,,,,,
C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v,1526834168,verilog,,C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v,,divider,,,,,,,,
C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/divider_32_20.v,1526834168,verilog,,C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/sim/divider.v,,divider_32_20,,,,,,,,
C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/ip/divider/src/mult_32_20_lm/sim/mult_32_20_lm.vhd,1526834060,vhdl,,,,mult_32_20_lm,,,,,,,,
C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v,1526834846,verilog,,C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sim_1/imports/src/hdmi_in.v,,centroid,,,,,,,,
