Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: vga2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga2"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : vga2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "vga_controller.v" in library work
Compiling verilog file "vga2.v" in library work
Module <vga_controller> compiled
Module <vga2> compiled
No errors in compilation
Analysis of file <"vga2.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <vga2> in library <work>.

Analyzing hierarchy for module <vga_controller> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <vga2>.
Module <vga2> is correct for synthesis.
 
Analyzing module <vga_controller> in library <work>.
Module <vga_controller> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_controller>.
    Related source file is "vga_controller.v".
WARNING:Xst:646 - Signal <video_enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <vblank>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 11-bit comparator greatequal for signal <blanking$cmp_ge0000> created at line 88.
    Found 11-bit up counter for signal <hcounter>.
    Found 11-bit comparator greater for signal <hs$cmp_gt0000> created at line 65.
    Found 11-bit comparator lessequal for signal <hs$cmp_le0000> created at line 61.
    Found 11-bit comparator lessequal for signal <hs$cmp_le0001> created at line 63.
    Found 11-bit up counter for signal <vcounter>.
    Found 11-bit comparator greater for signal <vs$cmp_gt0000> created at line 76.
    Found 11-bit comparator lessequal for signal <vs$cmp_le0000> created at line 74.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller> synthesized.


Synthesizing Unit <vga2>.
    Related source file is "vga2.v".
WARNING:Xst:1780 - Signal <counter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blank> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <red> equivalent to <green> has been removed
    Found 2-bit register for signal <blue>.
    Found 3-bit register for signal <green>.
    Found 1-bit register for signal <ball_h_dir>.
    Found 11-bit adder for signal <ball_h_dir$add0000> created at line 82.
    Found 11-bit comparator greatequal for signal <ball_h_dir$cmp_ge0000> created at line 87.
    Found 11-bit comparator less for signal <ball_h_dir$cmp_lt0000> created at line 82.
    Found 11-bit updown accumulator for signal <ball_h_init>.
    Found 11-bit adder for signal <ball_h_init$addsub0000> created at line 82.
    Found 11-bit comparator greatequal for signal <ball_h_init$cmp_ge0000> created at line 82.
    Found 11-bit comparator less for signal <ball_h_init$cmp_lt0000> created at line 87.
    Found 5-bit register for signal <ball_speed>.
    Found 1-bit register for signal <ball_v_dir>.
    Found 11-bit adder for signal <ball_v_dir$add0000> created at line 94.
    Found 11-bit comparator greatequal for signal <ball_v_dir$cmp_ge0000> created at line 99.
    Found 11-bit comparator less for signal <ball_v_dir$cmp_lt0000> created at line 94.
    Found 11-bit updown accumulator for signal <ball_v_init>.
    Found 11-bit adder for signal <ball_v_init$addsub0000> created at line 94.
    Found 11-bit comparator greatequal for signal <ball_v_init$cmp_ge0000> created at line 94.
    Found 11-bit comparator less for signal <ball_v_init$cmp_lt0000> created at line 99.
    Found 1-bit register for signal <clk_2>.
    Found 11-bit adder for signal <green$add0002> created at line 67.
    Found 11-bit adder for signal <green$add0003> created at line 67.
    Found 11-bit comparator greatequal for signal <green$cmp_ge0000> created at line 67.
    Found 11-bit comparator greatequal for signal <green$cmp_ge0001> created at line 67.
    Found 11-bit comparator lessequal for signal <green$cmp_le0000> created at line 67.
    Found 11-bit comparator lessequal for signal <green$cmp_le0001> created at line 67.
    Summary:
	inferred   2 Accumulator(s).
	inferred  13 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <vga2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 11-bit adder                                          : 6
# Counters                                             : 2
 11-bit up counter                                     : 2
# Accumulators                                         : 2
 11-bit updown accumulator                             : 2
# Registers                                            : 9
 1-bit register                                        : 6
 2-bit register                                        : 1
 3-bit register                                        : 1
 5-bit register                                        : 1
# Comparators                                          : 18
 11-bit comparator greatequal                          : 7
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 11-bit comparator lessequal                           : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <ball_speed_4> (without init value) has a constant value of 0 in block <vga2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <ball_speed<4:4>> (without init value) have a constant value of 0 in block <vga2>.

Synthesizing (advanced) Unit <vga2>.
The following registers are absorbed into accumulator <ball_v_init_ren>: 1 register on signal <ball_v_dir>.
The following registers are absorbed into accumulator <ball_h_init_ren>: 1 register on signal <ball_h_dir>.
Unit <vga2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 11-bit adder                                          : 6
# Counters                                             : 2
 11-bit up counter                                     : 2
# Accumulators                                         : 2
 11-bit updown accumulator                             : 2
# Registers                                            : 15
 Flip-Flops                                            : 15
# Comparators                                          : 18
 11-bit comparator greatequal                          : 7
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 11-bit comparator lessequal                           : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <green_0> in Unit <vga2> is equivalent to the following 4 FFs/Latches, which will be removed : <green_1> <green_2> <blue_0> <blue_1> 
INFO:Xst:2261 - The FF/Latch <ball_h_dir> in Unit <vga2> is equivalent to the following FF/Latch, which will be removed : <name1> 
INFO:Xst:2261 - The FF/Latch <ball_v_dir> in Unit <vga2> is equivalent to the following FF/Latch, which will be removed : <name> 

Optimizing unit <vga2> ...

Optimizing unit <vga_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga2, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga2.ngr
Top Level Output File Name         : vga2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 449
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 28
#      LUT2                        : 89
#      LUT2_L                      : 2
#      LUT3                        : 39
#      LUT3_L                      : 2
#      LUT4                        : 38
#      LUT4_D                      : 2
#      LUT4_L                      : 1
#      MUXCY                       : 166
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 55
#      FD                          : 4
#      FDE                         : 24
#      FDR                         : 13
#      FDRE                        : 11
#      FDS                         : 3
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 4
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      120  out of   4656     2%  
 Number of Slice Flip Flops:             51  out of   9312     0%  
 Number of 4 input LUTs:                217  out of   9312     2%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5     |
clk_21                             | BUFG                   | 26    |
vga0/vblank1                       | BUFG                   | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.154ns (Maximum Frequency: 109.242MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 4.620ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            clk_2 (FF)
  Destination:       clk_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_2 to clk_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  clk_2 (clk_21)
     FDR:R                     0.911          clk_2
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_21'
  Clock period: 7.306ns (frequency: 136.874MHz)
  Total number of paths / destination ports: 746 / 60
-------------------------------------------------------------------------
Delay:               7.306ns (Levels of Logic = 3)
  Source:            vga0/hcounter_5 (FF)
  Destination:       vga0/vcounter_10 (FF)
  Source Clock:      clk_21 rising
  Destination Clock: clk_21 rising

  Data Path: vga0/hcounter_5 to vga0/vcounter_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.883  vga0/hcounter_5 (vga0/hcounter_5)
     LUT4:I0->O            1   0.704   0.499  vga0/hcounter_cmp_eq000020 (vga0/hcounter_cmp_eq000020)
     LUT3:I1->O           23   0.704   1.377  vga0/hcounter_cmp_eq000041 (vga0/hcounter_cmp_eq0000)
     LUT4:I0->O           11   0.704   0.933  vga0/vcounter_and000055 (vga0/vcounter_and0000)
     FDRE:R                    0.911          vga0/vcounter_0
    ----------------------------------------
    Total                      7.306ns (3.614ns logic, 3.692ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga0/vblank1'
  Clock period: 9.154ns (frequency: 109.242MHz)
  Total number of paths / destination ports: 4105 / 48
-------------------------------------------------------------------------
Delay:               9.154ns (Levels of Logic = 6)
  Source:            ball_v_init_3 (FF)
  Destination:       ball_v_init_0 (FF)
  Source Clock:      vga0/vblank1 rising
  Destination Clock: vga0/vblank1 rising

  Data Path: ball_v_init_3 to ball_v_init_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.591   1.072  ball_v_init_3 (ball_v_init_3)
     LUT4_D:I3->O         12   0.704   1.040  Madd_green_add0003_xor<7>111 (N10)
     LUT2:I1->O            1   0.704   0.000  Madd_green_add0003_xor<7>122 (Madd_green_add0003_xor<7>121)
     MUXCY:S->O            1   0.464   0.000  Madd_ball_v_init_addsub0000_cy<7> (Madd_ball_v_init_addsub0000_cy<7>)
     XORCY:CI->O           1   0.804   0.424  Madd_ball_v_init_addsub0000_xor<8> (ball_v_init_addsub0000<8>)
     LUT4:I3->O            1   0.704   0.455  ball_v_init_not000113 (ball_v_init_not000113)
     LUT4:I2->O           11   0.704   0.933  ball_v_init_not000136 (ball_v_init_not0001)
     FDE:CE                    0.555          ball_v_init_0
    ----------------------------------------
    Total                      9.154ns (5.230ns logic, 3.924ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            sw<0> (PAD)
  Destination:       ball_speed_0 (FF)
  Destination Clock: clk rising

  Data Path: sw<0> to ball_speed_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  sw_0_IBUF (sw_0_IBUF)
     FD:D                      0.308          ball_speed_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_21'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.620ns (Levels of Logic = 1)
  Source:            green_0 (FF)
  Destination:       blue<1> (PAD)
  Source Clock:      clk_21 rising

  Data Path: green_0 to blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.757  green_0 (green_0)
     OBUF:I->O                 3.272          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                      4.620ns (3.863ns logic, 0.757ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.96 secs
 
--> 

Total memory usage is 189932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

