[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2920359 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2920359 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2920359 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13116053 heartbeat IPC: 0.9808 cumulative IPC: 0.9808 (Simulation time: 00 hr 01 min 59 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22207681 heartbeat IPC: 1.1 cumulative IPC: 1.037 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30062458 heartbeat IPC: 1.273 cumulative IPC: 1.105 (Simulation time: 00 hr 04 min 11 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 36168010 cumulative IPC: 1.106 (Simulation time: 00 hr 05 min 19 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 36168010 cumulative IPC: 1.106 (Simulation time: 00 hr 05 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.106 instructions: 40000001 cycles: 36168010
CPU 0 Branch Prediction Accuracy: 94.16% MPKI: 12.98 Average ROB Occupancy at Mispredict: 38.22
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.19
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331504 HIT:     329956 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331504 HIT:     329956 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 325.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875284 HIT:     831665 MISS:      43619 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711696 HIT:     679179 MISS:      32517 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43537 HIT:      35536 MISS:       8001 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116833 HIT:     116756 MISS:         77 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        194 MISS:       3024 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.77 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4491603 HIT:    4078182 MISS:     413421 MSHR_MERGE:     106743
cpu0->cpu0_L1I LOAD         ACCESS:    4491603 HIT:    4078182 MISS:     413421 MSHR_MERGE:     106743
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.087 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14336686 HIT:   13726702 MISS:     609984 MSHR_MERGE:     158208
cpu0->cpu0_L1D LOAD         ACCESS:    7999452 HIT:    7507900 MISS:     491552 MSHR_MERGE:      86534
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333767 HIT:    6218561 MISS:     115206 MSHR_MERGE:      71666
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        241 MISS:       3226 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3936857 HIT:    3837170 MISS:      99687 MSHR_MERGE:      62629
cpu0->cpu0_ITLB LOAD         ACCESS:    3936857 HIT:    3837170 MISS:      99687 MSHR_MERGE:      62629
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.855 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13605079 HIT:   13228105 MISS:     376974 MSHR_MERGE:      82528
cpu0->cpu0_DTLB LOAD         ACCESS:   13605079 HIT:   13228105 MISS:     376974 MSHR_MERGE:      82528
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.612 cycles
cpu0->LLC TOTAL        ACCESS:      57309 HIT:      41667 MISS:      15642 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32517 HIT:      23713 MISS:       8804 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8001 HIT:       5249 MISS:       2752 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13767 HIT:      11096 MISS:       2671 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3024 HIT:       1609 MISS:       1415 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        678
  ROW_BUFFER_MISS:      12293
  AVG DBUS CONGESTED CYCLE: 16.23
Channel 0 WQ ROW_BUFFER_HIT:        325
  ROW_BUFFER_MISS:       2147
  FULL:          0
Channel 0 REFRESHES ISSUED:       3014
