#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x156f8a380 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x156f5b330 .scope module, "tb_stress_test" "tb_stress_test" 3 6;
 .timescale -9 -12;
P_0x156f85190 .param/l "ARRAY_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x156f851d0 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x156f85210 .param/l "OP_HALT" 1 3 59, C4<11111111>;
P_0x156f85250 .param/l "OP_TENSOR" 1 3 58, C4<00000001>;
P_0x156f85290 .param/l "SRAM_WIDTH" 0 3 9, +C4<00000000000000000000000100000000>;
v0x6000033acb40_0 .net "axi_araddr", 39 0, L_0x600002afa8b0;  1 drivers
v0x6000033acbd0_0 .net "axi_arlen", 7 0, L_0x600002afa920;  1 drivers
v0x6000033acc60_0 .var "axi_arready", 0 0;
v0x6000033accf0_0 .net "axi_arvalid", 0 0, L_0x600002afaa00;  1 drivers
v0x6000033acd80_0 .net "axi_awaddr", 39 0, L_0x600002afa610;  1 drivers
v0x6000033ace10_0 .net "axi_awlen", 7 0, L_0x600002afa680;  1 drivers
v0x6000033acea0_0 .var "axi_awready", 0 0;
v0x6000033acf30_0 .net "axi_awvalid", 0 0, L_0x600002afa6f0;  1 drivers
L_0x148052968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000033acfc0_0 .net "axi_bready", 0 0, L_0x148052968;  1 drivers
v0x6000033ad050_0 .var "axi_bresp", 1 0;
v0x6000033ad0e0_0 .var "axi_bvalid", 0 0;
v0x6000033ad170_0 .var "axi_rdata", 255 0;
v0x6000033ad200_0 .var "axi_rlast", 0 0;
v0x6000033ad290_0 .net "axi_rready", 0 0, L_0x600002afaa70;  1 drivers
v0x6000033ad320_0 .var "axi_rvalid", 0 0;
v0x6000033ad3b0_0 .net "axi_wdata", 255 0, L_0x600002afa760;  1 drivers
v0x6000033ad440_0 .net "axi_wlast", 0 0, L_0x600002afa7d0;  1 drivers
v0x6000033ad4d0_0 .var "axi_wready", 0 0;
v0x6000033ad560_0 .net "axi_wvalid", 0 0, L_0x600002afa840;  1 drivers
v0x6000033ad5f0_0 .var "clk", 0 0;
v0x6000033ad680_0 .var "global_sync_in", 0 0;
v0x6000033ad710_0 .var/i "i", 31 0;
v0x6000033ad7a0_0 .var "noc_rx_addr", 19 0;
v0x6000033ad830_0 .var "noc_rx_data", 255 0;
v0x6000033ad8c0_0 .var "noc_rx_is_instr", 0 0;
v0x6000033ad950_0 .net "noc_rx_ready", 0 0, L_0x6000030eae40;  1 drivers
v0x6000033ad9e0_0 .var "noc_rx_valid", 0 0;
L_0x1480529f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033ada70_0 .net "noc_tx_addr", 19 0, L_0x1480529f8;  1 drivers
L_0x1480529b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033adb00_0 .net "noc_tx_data", 255 0, L_0x1480529b0;  1 drivers
v0x6000033adb90_0 .var "noc_tx_ready", 0 0;
L_0x148052a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033adc20_0 .net "noc_tx_valid", 0 0, L_0x148052a40;  1 drivers
v0x6000033adcb0_0 .var "row0", 255 0;
v0x6000033add40_0 .var "row1", 255 0;
v0x6000033addd0_0 .var "row2", 255 0;
v0x6000033ade60_0 .var "row3", 255 0;
v0x6000033adef0_0 .var "rst_n", 0 0;
v0x6000033adf80_0 .var "sync_grant", 0 0;
v0x6000033ae010_0 .net "sync_request", 0 0, L_0x600002afe840;  1 drivers
v0x6000033ae0a0_0 .var/i "test_num", 31 0;
v0x6000033ae130_0 .var/i "total_errors", 31 0;
v0x6000033ae1c0_0 .net "tpc_busy", 0 0, L_0x600002afea00;  1 drivers
v0x6000033ae250_0 .net "tpc_done", 0 0, L_0x600002afe8b0;  1 drivers
v0x6000033ae2e0_0 .net "tpc_error", 0 0, L_0x600002afe7d0;  1 drivers
v0x6000033ae370_0 .var "tpc_start", 0 0;
v0x6000033ae400_0 .var "tpc_start_pc", 19 0;
S_0x156f5aef0 .scope function.vec4.u32, "check_result" "check_result" 3 120, 3 120 0, S_0x156f5b330;
 .timescale -9 -12;
v0x6000033fb960_0 .var/s "actual", 31 0;
; Variable check_result is vec4 return value of scope S_0x156f5aef0
v0x6000033fba80_0 .var/s "expected", 31 0;
v0x6000033fbb10_0 .var "name", 79 0;
TD_tb_stress_test.check_result ;
    %load/vec4 v0x6000033fb960_0;
    %load/vec4 v0x6000033fba80_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 127 "$display", "    FAIL %s: got %0d, expected %0d", v0x6000033fbb10_0, v0x6000033fb960_0, v0x6000033fba80_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to check_result (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to check_result (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0x156f5aab0 .scope module, "dut" "tensor_processing_cluster" 3 42, 4 15 0, S_0x156f5b330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x15780e600 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x15780e640 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x15780e680 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x15780e6c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x15780e700 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x15780e740 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x15780e780 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x15780e7c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x15780e800 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x15780e840 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x15780e880 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x15780e8c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x15780e900 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x15780e940 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x15780e980 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x15780e9c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x15780ea00 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600002aff790 .functor BUFZ 1, v0x6000033a1050_0, C4<0>, C4<0>, C4<0>;
L_0x600002af9f10 .functor OR 1, L_0x6000030efca0, L_0x6000030efe80, C4<0>, C4<0>;
L_0x600002af9f80 .functor AND 1, L_0x600002af9ea0, L_0x600002af9f10, C4<1>, C4<1>;
L_0x600002af9ff0 .functor BUFZ 1, v0x6000033a20a0_0, C4<0>, C4<0>, C4<0>;
L_0x600002afa060 .functor BUFZ 1, v0x6000033a1b90_0, C4<0>, C4<0>, C4<0>;
L_0x600002afac30 .functor AND 1, v0x6000033ad9e0_0, L_0x6000030eae40, C4<1>, C4<1>;
L_0x600002afaca0 .functor AND 1, L_0x600002afac30, L_0x6000030eaee0, C4<1>, C4<1>;
v0x6000033a6fd0_0 .net *"_ivl_24", 19 0, L_0x6000030ef5c0;  1 drivers
L_0x148052530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033a7060_0 .net *"_ivl_27", 3 0, L_0x148052530;  1 drivers
v0x6000033a70f0_0 .net *"_ivl_28", 19 0, L_0x6000030ef660;  1 drivers
L_0x148052578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033a7180_0 .net *"_ivl_31", 14 0, L_0x148052578;  1 drivers
L_0x1480525c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000033a7210_0 .net/2u *"_ivl_34", 2 0, L_0x1480525c0;  1 drivers
v0x6000033a72a0_0 .net *"_ivl_38", 19 0, L_0x6000030ef840;  1 drivers
L_0x148052608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033a7330_0 .net *"_ivl_41", 3 0, L_0x148052608;  1 drivers
v0x6000033a73c0_0 .net *"_ivl_42", 19 0, L_0x6000030ef8e0;  1 drivers
L_0x148052650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033a7450_0 .net *"_ivl_45", 3 0, L_0x148052650;  1 drivers
L_0x148052698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033a74e0_0 .net/2u *"_ivl_48", 2 0, L_0x148052698;  1 drivers
v0x6000033a7570_0 .net *"_ivl_52", 19 0, L_0x6000030efac0;  1 drivers
L_0x1480526e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033a7600_0 .net *"_ivl_55", 3 0, L_0x1480526e0;  1 drivers
v0x6000033a7690_0 .net *"_ivl_56", 19 0, L_0x6000030efb60;  1 drivers
L_0x148052728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033a7720_0 .net *"_ivl_59", 3 0, L_0x148052728;  1 drivers
L_0x148052770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000033a77b0_0 .net *"_ivl_63", 127 0, L_0x148052770;  1 drivers
v0x6000033a7840_0 .net *"_ivl_65", 127 0, L_0x6000030efd40;  1 drivers
L_0x1480527b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033a78d0_0 .net/2u *"_ivl_68", 2 0, L_0x1480527b8;  1 drivers
v0x6000033a7960_0 .net *"_ivl_70", 0 0, L_0x6000030efca0;  1 drivers
L_0x148052800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000033a79f0_0 .net/2u *"_ivl_72", 2 0, L_0x148052800;  1 drivers
v0x6000033a7a80_0 .net *"_ivl_74", 0 0, L_0x6000030efe80;  1 drivers
v0x6000033a7b10_0 .net *"_ivl_77", 0 0, L_0x600002af9f10;  1 drivers
v0x6000033a7ba0_0 .net *"_ivl_87", 0 0, L_0x600002afac30;  1 drivers
v0x6000033a7c30_0 .net *"_ivl_89", 0 0, L_0x6000030eaee0;  1 drivers
v0x6000033a7cc0_0 .var "act_data_d", 31 0;
v0x6000033a7d50_0 .var "act_valid_d", 0 0;
v0x6000033a7de0_0 .var "act_valid_d2", 0 0;
v0x6000033a7e70_0 .net "axi_araddr", 39 0, L_0x600002afa8b0;  alias, 1 drivers
v0x6000033a7f00_0 .net "axi_arlen", 7 0, L_0x600002afa920;  alias, 1 drivers
v0x6000033a0000_0 .net "axi_arready", 0 0, v0x6000033acc60_0;  1 drivers
v0x6000033a0090_0 .net "axi_arvalid", 0 0, L_0x600002afaa00;  alias, 1 drivers
v0x6000033a0120_0 .net "axi_awaddr", 39 0, L_0x600002afa610;  alias, 1 drivers
v0x6000033a01b0_0 .net "axi_awlen", 7 0, L_0x600002afa680;  alias, 1 drivers
v0x6000033a0240_0 .net "axi_awready", 0 0, v0x6000033acea0_0;  1 drivers
v0x6000033a02d0_0 .net "axi_awvalid", 0 0, L_0x600002afa6f0;  alias, 1 drivers
v0x6000033a0360_0 .net "axi_bready", 0 0, L_0x148052968;  alias, 1 drivers
v0x6000033a03f0_0 .net "axi_bresp", 1 0, v0x6000033ad050_0;  1 drivers
v0x6000033a0480_0 .net "axi_bvalid", 0 0, v0x6000033ad0e0_0;  1 drivers
v0x6000033a0510_0 .net "axi_rdata", 255 0, v0x6000033ad170_0;  1 drivers
v0x6000033a05a0_0 .net "axi_rlast", 0 0, v0x6000033ad200_0;  1 drivers
v0x6000033a0630_0 .net "axi_rready", 0 0, L_0x600002afaa70;  alias, 1 drivers
v0x6000033a06c0_0 .net "axi_rvalid", 0 0, v0x6000033ad320_0;  1 drivers
v0x6000033a0750_0 .net "axi_wdata", 255 0, L_0x600002afa760;  alias, 1 drivers
v0x6000033a07e0_0 .net "axi_wlast", 0 0, L_0x600002afa7d0;  alias, 1 drivers
v0x6000033a0870_0 .net "axi_wready", 0 0, v0x6000033ad4d0_0;  1 drivers
v0x6000033a0900_0 .net "axi_wvalid", 0 0, L_0x600002afa840;  alias, 1 drivers
v0x6000033a0990_0 .net "clk", 0 0, v0x6000033ad5f0_0;  1 drivers
v0x6000033a0a20_0 .net "dma_lcp_done", 0 0, L_0x600002afa3e0;  1 drivers
v0x6000033a0ab0_0 .net "dma_lcp_ready", 0 0, L_0x6000030e9f40;  1 drivers
v0x6000033a0b40_0 .net "dma_sram_addr", 19 0, v0x6000033c5a70_0;  1 drivers
v0x6000033a0bd0_0 .net "dma_sram_rdata", 255 0, L_0x600002afabc0;  1 drivers
v0x6000033a0c60_0 .net "dma_sram_re", 0 0, L_0x600002afa5a0;  1 drivers
v0x6000033a0cf0_0 .net "dma_sram_ready", 0 0, L_0x6000030eada0;  1 drivers
v0x6000033a0d80_0 .net "dma_sram_wdata", 255 0, L_0x600002afa4c0;  1 drivers
v0x6000033a0e10_0 .net "dma_sram_we", 0 0, L_0x600002afa530;  1 drivers
v0x6000033a0ea0_0 .net "global_sync_in", 0 0, v0x6000033ad680_0;  1 drivers
v0x6000033a0f30 .array "instr_mem", 4095 0, 127 0;
v0x6000033a0fc0_0 .var "instr_rdata_reg", 127 0;
v0x6000033a1050_0 .var "instr_valid_reg", 0 0;
v0x6000033a10e0_0 .net "lcp_dma_cmd", 127 0, v0x6000033c7570_0;  1 drivers
v0x6000033a1170_0 .net "lcp_dma_valid", 0 0, L_0x600002afeae0;  1 drivers
v0x6000033a1200_0 .net "lcp_imem_addr", 19 0, L_0x600002afed10;  1 drivers
v0x6000033a1290_0 .net "lcp_imem_data", 127 0, v0x6000033a0fc0_0;  1 drivers
v0x6000033a1320_0 .net "lcp_imem_re", 0 0, L_0x600002afed80;  1 drivers
v0x6000033a13b0_0 .net "lcp_imem_valid", 0 0, L_0x600002aff790;  1 drivers
v0x6000033a1440_0 .net "lcp_mxu_cmd", 127 0, v0x6000033c02d0_0;  1 drivers
v0x6000033a14d0_0 .net "lcp_mxu_valid", 0 0, L_0x600002afeca0;  1 drivers
v0x6000033a1560_0 .net "lcp_vpu_cmd", 127 0, v0x6000033c0ea0_0;  1 drivers
v0x6000033a15f0_0 .net "lcp_vpu_valid", 0 0, L_0x600002afebc0;  1 drivers
v0x6000033a1680_0 .net "mxu_a_addr", 19 0, L_0x6000030ef980;  1 drivers
v0x6000033a1710_0 .net "mxu_a_rdata", 255 0, L_0x600002afaae0;  1 drivers
v0x6000033a17a0_0 .net "mxu_a_re", 0 0, L_0x6000030efa20;  1 drivers
v0x6000033a1830_0 .net "mxu_a_ready", 0 0, L_0x6000030eac60;  1 drivers
v0x6000033a18c0_0 .net "mxu_cfg_k", 15 0, L_0x6000030e1a40;  1 drivers
v0x6000033a1950_0 .net "mxu_cfg_m", 15 0, L_0x6000030e1900;  1 drivers
v0x6000033a19e0_0 .net "mxu_cfg_n", 15 0, L_0x6000030e19a0;  1 drivers
v0x6000033a1a70_0 .var "mxu_col_cnt", 4 0;
v0x6000033a1b00_0 .var "mxu_cycle_cnt", 15 0;
v0x6000033a1b90_0 .var "mxu_done_reg", 0 0;
v0x6000033a1c20_0 .net "mxu_dst_addr", 15 0, L_0x6000030e1720;  1 drivers
v0x6000033a1cb0_0 .net "mxu_lcp_done", 0 0, L_0x600002afa060;  1 drivers
v0x6000033a1d40_0 .net "mxu_lcp_ready", 0 0, L_0x600002af9ff0;  1 drivers
v0x6000033a1dd0_0 .net "mxu_o_addr", 19 0, L_0x6000030efc00;  1 drivers
v0x6000033a1e60_0 .net "mxu_o_ready", 0 0, L_0x6000030ead00;  1 drivers
v0x6000033a1ef0_0 .net "mxu_o_wdata", 255 0, L_0x6000030efde0;  1 drivers
v0x6000033a1f80_0 .net "mxu_o_we", 0 0, L_0x600002af9f80;  1 drivers
v0x6000033a2010_0 .var "mxu_out_cnt", 15 0;
v0x6000033a20a0_0 .var "mxu_ready_reg", 0 0;
v0x6000033a2130_0 .net "mxu_src0_addr", 15 0, L_0x6000030e17c0;  1 drivers
v0x6000033a21c0_0 .net "mxu_src1_addr", 15 0, L_0x6000030e1860;  1 drivers
v0x6000033a2250_0 .var "mxu_start_array", 0 0;
v0x6000033a22e0_0 .var "mxu_start_array_d", 0 0;
v0x6000033a2370_0 .var "mxu_state", 2 0;
v0x6000033a2400_0 .net "mxu_subop", 7 0, L_0x6000030e1680;  1 drivers
v0x6000033a2490_0 .net "mxu_w_addr", 19 0, L_0x6000030ef700;  1 drivers
v0x6000033a2520_0 .net "mxu_w_rdata", 255 0, v0x6000033a45a0_0;  1 drivers
v0x6000033a25b0_0 .net "mxu_w_re", 0 0, L_0x6000030ef7a0;  1 drivers
v0x6000033a2640_0 .net "mxu_w_ready", 0 0, L_0x6000030eab20;  1 drivers
v0x6000033a26d0_0 .net "noc_data_write", 0 0, L_0x600002afaca0;  1 drivers
v0x6000033a2760_0 .net "noc_rx_addr", 19 0, v0x6000033ad7a0_0;  1 drivers
v0x6000033a27f0_0 .net "noc_rx_data", 255 0, v0x6000033ad830_0;  1 drivers
v0x6000033a2880_0 .net "noc_rx_is_instr", 0 0, v0x6000033ad8c0_0;  1 drivers
v0x6000033a2910_0 .net "noc_rx_ready", 0 0, L_0x6000030eae40;  alias, 1 drivers
v0x6000033a29a0_0 .net "noc_rx_valid", 0 0, v0x6000033ad9e0_0;  1 drivers
v0x6000033a2a30_0 .net "noc_tx_addr", 19 0, L_0x1480529f8;  alias, 1 drivers
v0x6000033a2ac0_0 .net "noc_tx_data", 255 0, L_0x1480529b0;  alias, 1 drivers
v0x6000033a2b50_0 .net "noc_tx_ready", 0 0, v0x6000033adb90_0;  1 drivers
v0x6000033a2be0_0 .net "noc_tx_valid", 0 0, L_0x148052a40;  alias, 1 drivers
v0x6000033a2c70_0 .net "rst_n", 0 0, v0x6000033adef0_0;  1 drivers
v0x6000033a2d00_0 .net "sync_grant", 0 0, v0x6000033adf80_0;  1 drivers
v0x6000033a2d90_0 .net "sync_request", 0 0, L_0x600002afe840;  alias, 1 drivers
v0x6000033a2e20_0 .net "systolic_busy", 0 0, L_0x600002af9dc0;  1 drivers
v0x6000033a2eb0_0 .net "systolic_done", 0 0, L_0x6000030ef0c0;  1 drivers
v0x6000033a2f40_0 .net "systolic_result", 127 0, L_0x6000030eec60;  1 drivers
v0x6000033a2fd0_0 .net "systolic_result_valid", 0 0, L_0x600002af9ea0;  1 drivers
v0x6000033a3060_0 .net "tpc_busy", 0 0, L_0x600002afea00;  alias, 1 drivers
v0x6000033a30f0_0 .net "tpc_done", 0 0, L_0x600002afe8b0;  alias, 1 drivers
v0x6000033a3180_0 .net "tpc_error", 0 0, L_0x600002afe7d0;  alias, 1 drivers
v0x6000033a3210_0 .net "tpc_start", 0 0, v0x6000033ae370_0;  1 drivers
v0x6000033a32a0_0 .net "tpc_start_pc", 19 0, v0x6000033ae400_0;  1 drivers
v0x6000033a3330_0 .net "vpu_lcp_done", 0 0, L_0x600002afa1b0;  1 drivers
v0x6000033a33c0_0 .net "vpu_lcp_ready", 0 0, L_0x6000030e9a40;  1 drivers
v0x6000033a3450_0 .net "vpu_sram_addr", 19 0, v0x6000033a6370_0;  1 drivers
v0x6000033a34e0_0 .net "vpu_sram_rdata", 255 0, L_0x600002afab50;  1 drivers
v0x6000033a3570_0 .net "vpu_sram_re", 0 0, L_0x600002afa370;  1 drivers
v0x6000033a3600_0 .net "vpu_sram_ready", 0 0, L_0x6000030eabc0;  1 drivers
v0x6000033a3690_0 .net "vpu_sram_wdata", 255 0, L_0x600002afa290;  1 drivers
v0x6000033a3720_0 .net "vpu_sram_we", 0 0, L_0x600002afa300;  1 drivers
v0x6000033a37b0_0 .var "weight_load_col_d", 1 0;
v0x6000033a3840_0 .var "weight_load_en_d", 0 0;
L_0x6000030e1680 .part v0x6000033c02d0_0, 112, 8;
L_0x6000030e1720 .part v0x6000033c02d0_0, 96, 16;
L_0x6000030e17c0 .part v0x6000033c02d0_0, 80, 16;
L_0x6000030e1860 .part v0x6000033c02d0_0, 64, 16;
L_0x6000030e1900 .part v0x6000033c02d0_0, 48, 16;
L_0x6000030e19a0 .part v0x6000033c02d0_0, 32, 16;
L_0x6000030e1a40 .part v0x6000033c02d0_0, 16, 16;
L_0x6000030ef520 .part v0x6000033a45a0_0, 0, 32;
L_0x6000030ef5c0 .concat [ 16 4 0 0], L_0x6000030e1860, L_0x148052530;
L_0x6000030ef660 .concat [ 5 15 0 0], v0x6000033a1a70_0, L_0x148052578;
L_0x6000030ef700 .arith/sum 20, L_0x6000030ef5c0, L_0x6000030ef660;
L_0x6000030ef7a0 .cmp/eq 3, v0x6000033a2370_0, L_0x1480525c0;
L_0x6000030ef840 .concat [ 16 4 0 0], L_0x6000030e17c0, L_0x148052608;
L_0x6000030ef8e0 .concat [ 16 4 0 0], v0x6000033a1b00_0, L_0x148052650;
L_0x6000030ef980 .arith/sum 20, L_0x6000030ef840, L_0x6000030ef8e0;
L_0x6000030efa20 .cmp/eq 3, v0x6000033a2370_0, L_0x148052698;
L_0x6000030efac0 .concat [ 16 4 0 0], L_0x6000030e1720, L_0x1480526e0;
L_0x6000030efb60 .concat [ 16 4 0 0], v0x6000033a2010_0, L_0x148052728;
L_0x6000030efc00 .arith/sum 20, L_0x6000030efac0, L_0x6000030efb60;
L_0x6000030efd40 .part L_0x6000030eec60, 0, 128;
L_0x6000030efde0 .concat [ 128 128 0 0], L_0x6000030efd40, L_0x148052770;
L_0x6000030efca0 .cmp/eq 3, v0x6000033a2370_0, L_0x1480527b8;
L_0x6000030efe80 .cmp/eq 3, v0x6000033a2370_0, L_0x148052800;
L_0x6000030eae40 .reduce/nor L_0x600002afea00;
L_0x6000030eaee0 .reduce/nor v0x6000033ad8c0_0;
S_0x156f80940 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x156f5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x15781b800 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x15781b840 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x15781b880 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x15781b8c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x15781b900 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x15781b940 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x15781b980 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x15781b9c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x15781ba00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x15781ba40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x15781ba80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x15781bac0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x15781bb00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x15781bb40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x15781bb80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x15781bbc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x15781bc00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x15781bc40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x15781bc80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x15781bcc0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x15781bd00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002afa3e0 .functor BUFZ 1, v0x6000033c5170_0, C4<0>, C4<0>, C4<0>;
L_0x600002afa4c0 .functor BUFZ 256, v0x6000033c5dd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002afa530 .functor BUFZ 1, v0x6000033c5ef0_0, C4<0>, C4<0>, C4<0>;
L_0x600002afa5a0 .functor BUFZ 1, v0x6000033c5c20_0, C4<0>, C4<0>, C4<0>;
L_0x600002afa610 .functor BUFZ 40, v0x6000033c4000_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002afa680 .functor BUFZ 8, v0x6000033c4120_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002afa6f0 .functor BUFZ 1, v0x6000033c42d0_0, C4<0>, C4<0>, C4<0>;
L_0x600002afa760 .functor BUFZ 256, v0x6000033c4870_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002afa7d0 .functor BUFZ 1, v0x6000033c4990_0, C4<0>, C4<0>, C4<0>;
L_0x600002afa840 .functor BUFZ 1, v0x6000033c4b40_0, C4<0>, C4<0>, C4<0>;
L_0x600002afa8b0 .functor BUFZ 40, v0x6000033fbcc0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002afa920 .functor BUFZ 8, v0x6000033fbde0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002afaa00 .functor BUFZ 1, v0x6000033fd290_0, C4<0>, C4<0>, C4<0>;
L_0x600002afaa70 .functor BUFZ 1, v0x6000033c46c0_0, C4<0>, C4<0>, C4<0>;
L_0x148052920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033fbba0_0 .net/2u *"_ivl_14", 3 0, L_0x148052920;  1 drivers
v0x6000033fbc30_0 .net "axi_araddr", 39 0, L_0x600002afa8b0;  alias, 1 drivers
v0x6000033fbcc0_0 .var "axi_araddr_reg", 39 0;
v0x6000033fbd50_0 .net "axi_arlen", 7 0, L_0x600002afa920;  alias, 1 drivers
v0x6000033fbde0_0 .var "axi_arlen_reg", 7 0;
v0x6000033fbe70_0 .net "axi_arready", 0 0, v0x6000033acc60_0;  alias, 1 drivers
v0x6000033fbf00_0 .net "axi_arvalid", 0 0, L_0x600002afaa00;  alias, 1 drivers
v0x6000033fd290_0 .var "axi_arvalid_reg", 0 0;
v0x6000033fd200_0 .net "axi_awaddr", 39 0, L_0x600002afa610;  alias, 1 drivers
v0x6000033c4000_0 .var "axi_awaddr_reg", 39 0;
v0x6000033c4090_0 .net "axi_awlen", 7 0, L_0x600002afa680;  alias, 1 drivers
v0x6000033c4120_0 .var "axi_awlen_reg", 7 0;
v0x6000033c41b0_0 .net "axi_awready", 0 0, v0x6000033acea0_0;  alias, 1 drivers
v0x6000033c4240_0 .net "axi_awvalid", 0 0, L_0x600002afa6f0;  alias, 1 drivers
v0x6000033c42d0_0 .var "axi_awvalid_reg", 0 0;
v0x6000033c4360_0 .net "axi_bready", 0 0, L_0x148052968;  alias, 1 drivers
v0x6000033c43f0_0 .net "axi_bresp", 1 0, v0x6000033ad050_0;  alias, 1 drivers
v0x6000033c4480_0 .net "axi_bvalid", 0 0, v0x6000033ad0e0_0;  alias, 1 drivers
v0x6000033c4510_0 .net "axi_rdata", 255 0, v0x6000033ad170_0;  alias, 1 drivers
v0x6000033c45a0_0 .net "axi_rlast", 0 0, v0x6000033ad200_0;  alias, 1 drivers
v0x6000033c4630_0 .net "axi_rready", 0 0, L_0x600002afaa70;  alias, 1 drivers
v0x6000033c46c0_0 .var "axi_rready_reg", 0 0;
v0x6000033c4750_0 .net "axi_rvalid", 0 0, v0x6000033ad320_0;  alias, 1 drivers
v0x6000033c47e0_0 .net "axi_wdata", 255 0, L_0x600002afa760;  alias, 1 drivers
v0x6000033c4870_0 .var "axi_wdata_reg", 255 0;
v0x6000033c4900_0 .net "axi_wlast", 0 0, L_0x600002afa7d0;  alias, 1 drivers
v0x6000033c4990_0 .var "axi_wlast_reg", 0 0;
v0x6000033c4a20_0 .net "axi_wready", 0 0, v0x6000033ad4d0_0;  alias, 1 drivers
v0x6000033c4ab0_0 .net "axi_wvalid", 0 0, L_0x600002afa840;  alias, 1 drivers
v0x6000033c4b40_0 .var "axi_wvalid_reg", 0 0;
v0x6000033c4bd0_0 .net "cfg_cols", 11 0, L_0x6000030e9d60;  1 drivers
v0x6000033c4c60_0 .net "cfg_rows", 11 0, L_0x6000030e9cc0;  1 drivers
v0x6000033c4cf0_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033c4d80_0 .net "cmd", 127 0, v0x6000033c7570_0;  alias, 1 drivers
v0x6000033c4e10_0 .net "cmd_done", 0 0, L_0x600002afa3e0;  alias, 1 drivers
v0x6000033c4ea0_0 .net "cmd_ready", 0 0, L_0x6000030e9f40;  alias, 1 drivers
v0x6000033c4f30_0 .net "cmd_valid", 0 0, L_0x600002afeae0;  alias, 1 drivers
v0x6000033c4fc0_0 .var "col_count", 11 0;
v0x6000033c5050_0 .var "cols_cfg", 11 0;
v0x6000033c50e0_0 .var "data_buf", 255 0;
v0x6000033c5170_0 .var "done_reg", 0 0;
v0x6000033c5200_0 .net "ext_addr", 39 0, L_0x6000030e9b80;  1 drivers
v0x6000033c5290_0 .var "ext_base", 39 0;
v0x6000033c5320_0 .var "ext_ptr", 39 0;
v0x6000033c53b0_0 .net "ext_stride", 11 0, L_0x6000030e9e00;  1 drivers
v0x6000033c5440_0 .var "ext_stride_cfg", 11 0;
v0x6000033c54d0_0 .net "int_addr", 19 0, L_0x6000030e9c20;  1 drivers
v0x6000033c5560_0 .var "int_base", 19 0;
v0x6000033c55f0_0 .var "int_ptr", 19 0;
v0x6000033c5680_0 .net "int_stride", 11 0, L_0x6000030e9ea0;  1 drivers
v0x6000033c5710_0 .var "int_stride_cfg", 11 0;
v0x6000033c57a0_0 .var "op_type", 7 0;
v0x6000033c5830_0 .var "row_count", 11 0;
v0x6000033c58c0_0 .var "rows_cfg", 11 0;
v0x6000033c5950_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033c59e0_0 .net "sram_addr", 19 0, v0x6000033c5a70_0;  alias, 1 drivers
v0x6000033c5a70_0 .var "sram_addr_reg", 19 0;
v0x6000033c5b00_0 .net "sram_rdata", 255 0, L_0x600002afabc0;  alias, 1 drivers
v0x6000033c5b90_0 .net "sram_re", 0 0, L_0x600002afa5a0;  alias, 1 drivers
v0x6000033c5c20_0 .var "sram_re_reg", 0 0;
v0x6000033c5cb0_0 .net "sram_ready", 0 0, L_0x6000030eada0;  alias, 1 drivers
v0x6000033c5d40_0 .net "sram_wdata", 255 0, L_0x600002afa4c0;  alias, 1 drivers
v0x6000033c5dd0_0 .var "sram_wdata_reg", 255 0;
v0x6000033c5e60_0 .net "sram_we", 0 0, L_0x600002afa530;  alias, 1 drivers
v0x6000033c5ef0_0 .var "sram_we_reg", 0 0;
v0x6000033c5f80_0 .var "state", 3 0;
v0x6000033c6010_0 .net "subop", 7 0, L_0x6000030e9ae0;  1 drivers
E_0x60000148f540/0 .event negedge, v0x6000033c5950_0;
E_0x60000148f540/1 .event posedge, v0x6000033c4cf0_0;
E_0x60000148f540 .event/or E_0x60000148f540/0, E_0x60000148f540/1;
L_0x6000030e9ae0 .part v0x6000033c7570_0, 112, 8;
L_0x6000030e9b80 .part v0x6000033c7570_0, 72, 40;
L_0x6000030e9c20 .part v0x6000033c7570_0, 52, 20;
L_0x6000030e9cc0 .part v0x6000033c7570_0, 40, 12;
L_0x6000030e9d60 .part v0x6000033c7570_0, 28, 12;
L_0x6000030e9e00 .part v0x6000033c7570_0, 16, 12;
L_0x6000030e9ea0 .part v0x6000033c7570_0, 4, 12;
L_0x6000030e9f40 .cmp/eq 4, v0x6000033c5f80_0, L_0x148052920;
S_0x156f7e2f0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x156f5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x157820c00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x157820c40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x157820c80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x157820cc0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x157820d00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x157820d40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x157820d80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x157820dc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x157820e00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x157820e40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x157820e80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x157820ec0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x157820f00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x157820f40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x157820f80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x157820fc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x157821000 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x157821040 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x157821080 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1578210c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x157821100 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x157821140 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x157821180 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1578211c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x157821200 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x157821240 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x157821280 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600002aff800 .functor AND 1, L_0x6000030e0140, L_0x6000030e0320, C4<1>, C4<1>;
L_0x600002afef40 .functor AND 1, L_0x600002aff800, L_0x6000030e0000, C4<1>, C4<1>;
L_0x600002afed10 .functor BUFZ 20, v0x6000033c7ba0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600002afed80 .functor BUFZ 1, v0x6000033c7d50_0, C4<0>, C4<0>, C4<0>;
L_0x600002afeca0 .functor BUFZ 1, v0x6000033c0510_0, C4<0>, C4<0>, C4<0>;
L_0x600002afebc0 .functor BUFZ 1, v0x6000033c10e0_0, C4<0>, C4<0>, C4<0>;
L_0x600002afeae0 .functor BUFZ 1, v0x6000033c77b0_0, C4<0>, C4<0>, C4<0>;
L_0x600002afe990 .functor AND 1, L_0x6000030e1400, L_0x6000030e14a0, C4<1>, C4<1>;
L_0x600002afea00 .functor AND 1, L_0x600002afe990, L_0x6000030e1540, C4<1>, C4<1>;
L_0x600002afe8b0 .functor BUFZ 1, v0x6000033c78d0_0, C4<0>, C4<0>, C4<0>;
L_0x600002afe7d0 .functor BUFZ 1, v0x6000033c79f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002afe840 .functor BUFZ 1, v0x6000033c0cf0_0, C4<0>, C4<0>, C4<0>;
L_0x148050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6130_0 .net *"_ivl_11", 23 0, L_0x148050010;  1 drivers
L_0x148050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c61c0_0 .net/2u *"_ivl_12", 31 0, L_0x148050058;  1 drivers
v0x6000033c6250_0 .net *"_ivl_14", 0 0, L_0x6000030e0140;  1 drivers
v0x6000033c62e0_0 .net *"_ivl_16", 31 0, L_0x6000030e01e0;  1 drivers
L_0x1480500a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6370_0 .net *"_ivl_19", 23 0, L_0x1480500a0;  1 drivers
L_0x1480500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6400_0 .net/2u *"_ivl_20", 31 0, L_0x1480500e8;  1 drivers
v0x6000033c6490_0 .net *"_ivl_22", 0 0, L_0x6000030e0320;  1 drivers
v0x6000033c6520_0 .net *"_ivl_25", 0 0, L_0x600002aff800;  1 drivers
v0x6000033c65b0_0 .net *"_ivl_26", 31 0, L_0x6000030e0500;  1 drivers
L_0x148050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6640_0 .net *"_ivl_29", 23 0, L_0x148050130;  1 drivers
L_0x148050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c66d0_0 .net/2u *"_ivl_30", 31 0, L_0x148050178;  1 drivers
v0x6000033c6760_0 .net *"_ivl_32", 0 0, L_0x6000030e0000;  1 drivers
v0x6000033c67f0_0 .net *"_ivl_36", 31 0, L_0x6000030e03c0;  1 drivers
L_0x1480501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6880_0 .net *"_ivl_39", 23 0, L_0x1480501c0;  1 drivers
L_0x148050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6910_0 .net/2u *"_ivl_40", 31 0, L_0x148050208;  1 drivers
v0x6000033c69a0_0 .net *"_ivl_44", 31 0, L_0x6000030e0be0;  1 drivers
L_0x148050250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6a30_0 .net *"_ivl_47", 23 0, L_0x148050250;  1 drivers
L_0x148050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6ac0_0 .net/2u *"_ivl_48", 31 0, L_0x148050298;  1 drivers
v0x6000033c6b50_0 .net *"_ivl_52", 31 0, L_0x6000030e0aa0;  1 drivers
L_0x1480502e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6be0_0 .net *"_ivl_55", 23 0, L_0x1480502e0;  1 drivers
L_0x148050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6c70_0 .net/2u *"_ivl_56", 31 0, L_0x148050328;  1 drivers
L_0x148050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6d00_0 .net/2u *"_ivl_76", 3 0, L_0x148050370;  1 drivers
v0x6000033c6d90_0 .net *"_ivl_78", 0 0, L_0x6000030e1400;  1 drivers
v0x6000033c6e20_0 .net *"_ivl_8", 31 0, L_0x6000030e12c0;  1 drivers
L_0x1480503b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000033c6eb0_0 .net/2u *"_ivl_80", 3 0, L_0x1480503b8;  1 drivers
v0x6000033c6f40_0 .net *"_ivl_82", 0 0, L_0x6000030e14a0;  1 drivers
v0x6000033c6fd0_0 .net *"_ivl_85", 0 0, L_0x600002afe990;  1 drivers
L_0x148050400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000033c7060_0 .net/2u *"_ivl_86", 3 0, L_0x148050400;  1 drivers
v0x6000033c70f0_0 .net *"_ivl_88", 0 0, L_0x6000030e1540;  1 drivers
v0x6000033c7180_0 .net "all_done", 0 0, L_0x600002afef40;  1 drivers
v0x6000033c7210_0 .net "busy", 0 0, L_0x600002afea00;  alias, 1 drivers
v0x6000033c72a0_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033c7330_0 .var "decoded_opcode", 7 0;
v0x6000033c73c0_0 .var "decoded_subop", 7 0;
v0x6000033c7450_0 .net "dma_clear", 0 0, L_0x6000030e1360;  1 drivers
v0x6000033c74e0_0 .net "dma_cmd", 127 0, v0x6000033c7570_0;  alias, 1 drivers
v0x6000033c7570_0 .var "dma_cmd_reg", 127 0;
v0x6000033c7600_0 .net "dma_done", 0 0, L_0x600002afa3e0;  alias, 1 drivers
v0x6000033c7690_0 .net "dma_ready", 0 0, L_0x6000030e9f40;  alias, 1 drivers
v0x6000033c7720_0 .net "dma_valid", 0 0, L_0x600002afeae0;  alias, 1 drivers
v0x6000033c77b0_0 .var "dma_valid_reg", 0 0;
v0x6000033c7840_0 .net "done", 0 0, L_0x600002afe8b0;  alias, 1 drivers
v0x6000033c78d0_0 .var "done_reg", 0 0;
v0x6000033c7960_0 .net "error", 0 0, L_0x600002afe7d0;  alias, 1 drivers
v0x6000033c79f0_0 .var "error_reg", 0 0;
v0x6000033c7a80_0 .net "global_sync_in", 0 0, v0x6000033ad680_0;  alias, 1 drivers
v0x6000033c7b10_0 .net "imem_addr", 19 0, L_0x600002afed10;  alias, 1 drivers
v0x6000033c7ba0_0 .var "imem_addr_reg", 19 0;
v0x6000033c7c30_0 .net "imem_data", 127 0, v0x6000033a0fc0_0;  alias, 1 drivers
v0x6000033c7cc0_0 .net "imem_re", 0 0, L_0x600002afed80;  alias, 1 drivers
v0x6000033c7d50_0 .var "imem_re_reg", 0 0;
v0x6000033c7de0_0 .net "imem_valid", 0 0, L_0x600002aff790;  alias, 1 drivers
v0x6000033c7e70_0 .var "instr_reg", 127 0;
v0x6000033c7f00_0 .net "loop_count", 15 0, L_0x6000030e1180;  1 drivers
v0x6000033c0000 .array "loop_counter", 3 0, 15 0;
v0x6000033c0090_0 .var "loop_sp", 1 0;
v0x6000033c0120 .array "loop_start_addr", 3 0, 19 0;
v0x6000033c01b0_0 .net "mxu_clear", 0 0, L_0x6000030e0dc0;  1 drivers
v0x6000033c0240_0 .net "mxu_cmd", 127 0, v0x6000033c02d0_0;  alias, 1 drivers
v0x6000033c02d0_0 .var "mxu_cmd_reg", 127 0;
v0x6000033c0360_0 .net "mxu_done", 0 0, L_0x600002afa060;  alias, 1 drivers
v0x6000033c03f0_0 .net "mxu_ready", 0 0, L_0x600002af9ff0;  alias, 1 drivers
v0x6000033c0480_0 .net "mxu_valid", 0 0, L_0x600002afeca0;  alias, 1 drivers
v0x6000033c0510_0 .var "mxu_valid_reg", 0 0;
v0x6000033c05a0_0 .net "opcode", 7 0, L_0x6000030e1040;  1 drivers
v0x6000033c0630_0 .var "pc", 19 0;
v0x6000033c06c0_0 .var "pending_dma", 7 0;
v0x6000033c0750_0 .var "pending_mxu", 7 0;
v0x6000033c07e0_0 .var "pending_vpu", 7 0;
v0x6000033c0870_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033c0900_0 .net "start", 0 0, v0x6000033ae370_0;  alias, 1 drivers
v0x6000033c0990_0 .net "start_pc", 19 0, v0x6000033ae400_0;  alias, 1 drivers
v0x6000033c0a20_0 .var "state", 3 0;
v0x6000033c0ab0_0 .net "subop", 7 0, L_0x6000030e10e0;  1 drivers
v0x6000033c0b40_0 .net "sync_grant", 0 0, v0x6000033adf80_0;  alias, 1 drivers
v0x6000033c0bd0_0 .net "sync_mask", 7 0, L_0x6000030e1220;  1 drivers
v0x6000033c0c60_0 .net "sync_request", 0 0, L_0x600002afe840;  alias, 1 drivers
v0x6000033c0cf0_0 .var "sync_request_reg", 0 0;
v0x6000033c0d80_0 .net "vpu_clear", 0 0, L_0x6000030e0b40;  1 drivers
v0x6000033c0e10_0 .net "vpu_cmd", 127 0, v0x6000033c0ea0_0;  alias, 1 drivers
v0x6000033c0ea0_0 .var "vpu_cmd_reg", 127 0;
v0x6000033c0f30_0 .net "vpu_done", 0 0, L_0x600002afa1b0;  alias, 1 drivers
v0x6000033c0fc0_0 .net "vpu_ready", 0 0, L_0x6000030e9a40;  alias, 1 drivers
v0x6000033c1050_0 .net "vpu_valid", 0 0, L_0x600002afebc0;  alias, 1 drivers
v0x6000033c10e0_0 .var "vpu_valid_reg", 0 0;
L_0x6000030e1040 .part v0x6000033a0fc0_0, 120, 8;
L_0x6000030e10e0 .part v0x6000033a0fc0_0, 112, 8;
L_0x6000030e1180 .part v0x6000033a0fc0_0, 32, 16;
L_0x6000030e1220 .part v0x6000033a0fc0_0, 104, 8;
L_0x6000030e12c0 .concat [ 8 24 0 0], v0x6000033c0750_0, L_0x148050010;
L_0x6000030e0140 .cmp/eq 32, L_0x6000030e12c0, L_0x148050058;
L_0x6000030e01e0 .concat [ 8 24 0 0], v0x6000033c07e0_0, L_0x1480500a0;
L_0x6000030e0320 .cmp/eq 32, L_0x6000030e01e0, L_0x1480500e8;
L_0x6000030e0500 .concat [ 8 24 0 0], v0x6000033c06c0_0, L_0x148050130;
L_0x6000030e0000 .cmp/eq 32, L_0x6000030e0500, L_0x148050178;
L_0x6000030e03c0 .concat [ 8 24 0 0], v0x6000033c0750_0, L_0x1480501c0;
L_0x6000030e0dc0 .cmp/eq 32, L_0x6000030e03c0, L_0x148050208;
L_0x6000030e0be0 .concat [ 8 24 0 0], v0x6000033c07e0_0, L_0x148050250;
L_0x6000030e0b40 .cmp/eq 32, L_0x6000030e0be0, L_0x148050298;
L_0x6000030e0aa0 .concat [ 8 24 0 0], v0x6000033c06c0_0, L_0x1480502e0;
L_0x6000030e1360 .cmp/eq 32, L_0x6000030e0aa0, L_0x148050328;
L_0x6000030e1400 .cmp/ne 4, v0x6000033c0a20_0, L_0x148050370;
L_0x6000030e14a0 .cmp/ne 4, v0x6000033c0a20_0, L_0x1480503b8;
L_0x6000030e1540 .cmp/ne 4, v0x6000033c0a20_0, L_0x148050400;
S_0x156f7bca0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x156f7e2f0;
 .timescale 0 0;
v0x6000033c60a0_0 .var/i "i", 31 0;
S_0x156f79650 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x156f5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x156f77000 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x156f77040 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x156f77080 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x156f770c0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x156f77100 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x156f77140 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x156f77180 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x156f771c0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600002af9b90 .functor OR 1, L_0x6000030eed00, L_0x6000030eeda0, C4<0>, C4<0>;
L_0x600002af9c00 .functor AND 1, L_0x6000030eee40, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002af9c70 .functor AND 1, L_0x600002af9c00, L_0x6000030eeee0, C4<1>, C4<1>;
L_0x600002af9ce0 .functor OR 1, L_0x600002af9b90, L_0x600002af9c70, C4<0>, C4<0>;
L_0x600002af9d50 .functor BUFZ 1, L_0x600002af9ce0, C4<0>, C4<0>, C4<0>;
L_0x600002af9dc0 .functor AND 1, L_0x6000030eef80, L_0x6000030ef020, C4<1>, C4<1>;
L_0x600002af9e30 .functor AND 1, L_0x6000030ef200, L_0x6000030ef2a0, C4<1>, C4<1>;
L_0x600002af9ea0 .functor AND 1, L_0x600002af9e30, L_0x6000030ef480, C4<1>, C4<1>;
v0x6000033df960_0 .net *"_ivl_101", 0 0, L_0x6000030ef480;  1 drivers
L_0x148052188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033df9f0_0 .net/2u *"_ivl_37", 2 0, L_0x148052188;  1 drivers
v0x6000033dfa80_0 .net *"_ivl_39", 0 0, L_0x6000030eed00;  1 drivers
L_0x1480521d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000033dfb10_0 .net/2u *"_ivl_41", 2 0, L_0x1480521d0;  1 drivers
v0x6000033dfba0_0 .net *"_ivl_43", 0 0, L_0x6000030eeda0;  1 drivers
v0x6000033dfc30_0 .net *"_ivl_46", 0 0, L_0x600002af9b90;  1 drivers
L_0x148052218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033dfcc0_0 .net/2u *"_ivl_47", 2 0, L_0x148052218;  1 drivers
v0x6000033dfd50_0 .net *"_ivl_49", 0 0, L_0x6000030eee40;  1 drivers
v0x6000033dfde0_0 .net *"_ivl_52", 0 0, L_0x600002af9c00;  1 drivers
v0x6000033dfe70_0 .net *"_ivl_54", 0 0, L_0x6000030eeee0;  1 drivers
v0x6000033dff00_0 .net *"_ivl_56", 0 0, L_0x600002af9c70;  1 drivers
L_0x148052260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033d8000_0 .net/2u *"_ivl_61", 2 0, L_0x148052260;  1 drivers
v0x6000033d8090_0 .net *"_ivl_63", 0 0, L_0x6000030eef80;  1 drivers
L_0x1480522a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000033d8120_0 .net/2u *"_ivl_65", 2 0, L_0x1480522a8;  1 drivers
v0x6000033d81b0_0 .net *"_ivl_67", 0 0, L_0x6000030ef020;  1 drivers
L_0x1480522f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000033d8240_0 .net/2u *"_ivl_71", 2 0, L_0x1480522f0;  1 drivers
L_0x148052338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033d82d0_0 .net/2u *"_ivl_75", 2 0, L_0x148052338;  1 drivers
L_0x1480523c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000033d8360_0 .net/2u *"_ivl_81", 2 0, L_0x1480523c8;  1 drivers
v0x6000033d83f0_0 .net *"_ivl_83", 0 0, L_0x6000030ef200;  1 drivers
v0x6000033d8480_0 .net *"_ivl_85", 0 0, L_0x6000030ef2a0;  1 drivers
v0x6000033d8510_0 .net *"_ivl_88", 0 0, L_0x600002af9e30;  1 drivers
v0x6000033d85a0_0 .net *"_ivl_89", 31 0, L_0x6000030ef340;  1 drivers
L_0x148052410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d8630_0 .net *"_ivl_92", 15 0, L_0x148052410;  1 drivers
L_0x148052a88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000033d86c0_0 .net *"_ivl_93", 31 0, L_0x148052a88;  1 drivers
L_0x148052458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000033d8750_0 .net/2u *"_ivl_97", 31 0, L_0x148052458;  1 drivers
v0x6000033d87e0_0 .net *"_ivl_99", 31 0, L_0x6000030ef3e0;  1 drivers
v0x6000033d8870_0 .net "act_data", 31 0, v0x6000033a7cc0_0;  1 drivers
v0x6000033d8900 .array "act_h", 19 0;
v0x6000033d8900_0 .net v0x6000033d8900 0, 7 0, L_0x600002afe680; 1 drivers
v0x6000033d8900_1 .net v0x6000033d8900 1, 7 0, v0x6000033c2250_0; 1 drivers
v0x6000033d8900_2 .net v0x6000033d8900 2, 7 0, v0x6000033c37b0_0; 1 drivers
v0x6000033d8900_3 .net v0x6000033d8900 3, 7 0, v0x6000033ccd80_0; 1 drivers
v0x6000033d8900_4 .net v0x6000033d8900 4, 7 0, v0x6000033ce2e0_0; 1 drivers
v0x6000033d8900_5 .net v0x6000033d8900 5, 7 0, L_0x600002afe530; 1 drivers
v0x6000033d8900_6 .net v0x6000033d8900 6, 7 0, v0x6000033cf840_0; 1 drivers
v0x6000033d8900_7 .net v0x6000033d8900 7, 7 0, v0x6000033c8e10_0; 1 drivers
v0x6000033d8900_8 .net v0x6000033d8900 8, 7 0, v0x6000033ca370_0; 1 drivers
v0x6000033d8900_9 .net v0x6000033d8900 9, 7 0, v0x6000033cb8d0_0; 1 drivers
v0x6000033d8900_10 .net v0x6000033d8900 10, 7 0, L_0x600002afe5a0; 1 drivers
v0x6000033d8900_11 .net v0x6000033d8900 11, 7 0, v0x6000033d4ea0_0; 1 drivers
v0x6000033d8900_12 .net v0x6000033d8900 12, 7 0, v0x6000033d6400_0; 1 drivers
v0x6000033d8900_13 .net v0x6000033d8900 13, 7 0, v0x6000033d7960_0; 1 drivers
v0x6000033d8900_14 .net v0x6000033d8900 14, 7 0, v0x6000033d0f30_0; 1 drivers
v0x6000033d8900_15 .net v0x6000033d8900 15, 7 0, L_0x600002afe450; 1 drivers
v0x6000033d8900_16 .net v0x6000033d8900 16, 7 0, v0x6000033d2490_0; 1 drivers
v0x6000033d8900_17 .net v0x6000033d8900 17, 7 0, v0x6000033d39f0_0; 1 drivers
v0x6000033d8900_18 .net v0x6000033d8900 18, 7 0, v0x6000033dcfc0_0; 1 drivers
v0x6000033d8900_19 .net v0x6000033d8900 19, 7 0, v0x6000033de520_0; 1 drivers
v0x6000033d8990_0 .net "act_ready", 0 0, L_0x6000030ef160;  1 drivers
v0x6000033d8a20_0 .net "act_valid", 0 0, v0x6000033a7de0_0;  1 drivers
v0x6000033d8ab0_0 .net "busy", 0 0, L_0x600002af9dc0;  alias, 1 drivers
v0x6000033d8b40_0 .net "cfg_k_tiles", 15 0, L_0x6000030e1a40;  alias, 1 drivers
L_0x1480524a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000033d8bd0_0 .net "clear_acc", 0 0, L_0x1480524a0;  1 drivers
v0x6000033d8c60_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033d8cf0_0 .var "cycle_count", 15 0;
v0x6000033d8d80_0 .var "cycle_count_next", 15 0;
v0x6000033c1170_5 .array/port v0x6000033c1170, 5;
v0x6000033d8e10 .array "deskew_output", 3 0;
v0x6000033d8e10_0 .net v0x6000033d8e10 0, 31 0, v0x6000033c1170_5; 1 drivers
v0x6000033c1290_3 .array/port v0x6000033c1290, 3;
v0x6000033d8e10_1 .net v0x6000033d8e10 1, 31 0, v0x6000033c1290_3; 1 drivers
v0x6000033c13b0_1 .array/port v0x6000033c13b0, 1;
v0x6000033d8e10_2 .net v0x6000033d8e10 2, 31 0, v0x6000033c13b0_1; 1 drivers
v0x6000033d8e10_3 .net v0x6000033d8e10 3, 31 0, L_0x600002af9960; 1 drivers
v0x6000033d8ea0_0 .net "done", 0 0, L_0x6000030ef0c0;  alias, 1 drivers
L_0x148052380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000033d8f30_0 .net "drain_delay", 15 0, L_0x148052380;  1 drivers
v0x6000033d8fc0_0 .net "pe_enable", 0 0, L_0x600002af9ce0;  1 drivers
v0x6000033d9050 .array "psum_bottom", 3 0;
v0x6000033d9050_0 .net v0x6000033d9050 0, 31 0, L_0x600002af9650; 1 drivers
v0x6000033d9050_1 .net v0x6000033d9050 1, 31 0, L_0x600002af9730; 1 drivers
v0x6000033d9050_2 .net v0x6000033d9050 2, 31 0, L_0x600002af9810; 1 drivers
v0x6000033d9050_3 .net v0x6000033d9050 3, 31 0, L_0x600002af98f0; 1 drivers
L_0x148050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d90e0 .array "psum_v", 19 0;
v0x6000033d90e0_0 .net v0x6000033d90e0 0, 31 0, L_0x148050568; 1 drivers
L_0x1480505b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d90e0_1 .net v0x6000033d90e0 1, 31 0, L_0x1480505b0; 1 drivers
L_0x1480505f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d90e0_2 .net v0x6000033d90e0 2, 31 0, L_0x1480505f8; 1 drivers
L_0x148050640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d90e0_3 .net v0x6000033d90e0 3, 31 0, L_0x148050640; 1 drivers
v0x6000033d90e0_4 .net v0x6000033d90e0 4, 31 0, v0x6000033c2760_0; 1 drivers
v0x6000033d90e0_5 .net v0x6000033d90e0 5, 31 0, v0x6000033c3cc0_0; 1 drivers
v0x6000033d90e0_6 .net v0x6000033d90e0 6, 31 0, v0x6000033cd290_0; 1 drivers
v0x6000033d90e0_7 .net v0x6000033d90e0 7, 31 0, v0x6000033ce7f0_0; 1 drivers
v0x6000033d90e0_8 .net v0x6000033d90e0 8, 31 0, v0x6000033cfd50_0; 1 drivers
v0x6000033d90e0_9 .net v0x6000033d90e0 9, 31 0, v0x6000033c9320_0; 1 drivers
v0x6000033d90e0_10 .net v0x6000033d90e0 10, 31 0, v0x6000033ca880_0; 1 drivers
v0x6000033d90e0_11 .net v0x6000033d90e0 11, 31 0, v0x6000033cbde0_0; 1 drivers
v0x6000033d90e0_12 .net v0x6000033d90e0 12, 31 0, v0x6000033d53b0_0; 1 drivers
v0x6000033d90e0_13 .net v0x6000033d90e0 13, 31 0, v0x6000033d6910_0; 1 drivers
v0x6000033d90e0_14 .net v0x6000033d90e0 14, 31 0, v0x6000033d7e70_0; 1 drivers
v0x6000033d90e0_15 .net v0x6000033d90e0 15, 31 0, v0x6000033d1440_0; 1 drivers
v0x6000033d90e0_16 .net v0x6000033d90e0 16, 31 0, v0x6000033d29a0_0; 1 drivers
v0x6000033d90e0_17 .net v0x6000033d90e0 17, 31 0, v0x6000033d3f00_0; 1 drivers
v0x6000033d90e0_18 .net v0x6000033d90e0 18, 31 0, v0x6000033dd4d0_0; 1 drivers
v0x6000033d90e0_19 .net v0x6000033d90e0 19, 31 0, v0x6000033dea30_0; 1 drivers
v0x6000033d9170_0 .net "result_data", 127 0, L_0x6000030eec60;  alias, 1 drivers
L_0x1480524e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000033d9200_0 .net "result_ready", 0 0, L_0x1480524e8;  1 drivers
v0x6000033d9290_0 .net "result_valid", 0 0, L_0x600002af9ea0;  alias, 1 drivers
v0x6000033d9320_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033d93b0_0 .net "skew_enable", 0 0, L_0x600002af9d50;  1 drivers
v0x6000033d9440 .array "skew_input", 3 0;
v0x6000033d9440_0 .net v0x6000033d9440 0, 7 0, L_0x6000030e1b80; 1 drivers
v0x6000033d9440_1 .net v0x6000033d9440 1, 7 0, L_0x6000030e1cc0; 1 drivers
v0x6000033d9440_2 .net v0x6000033d9440 2, 7 0, L_0x6000030e1e00; 1 drivers
v0x6000033d9440_3 .net v0x6000033d9440 3, 7 0, L_0x6000030e1f40; 1 drivers
v0x6000033d94d0 .array "skew_output", 3 0;
v0x6000033d94d0_0 .net v0x6000033d94d0 0, 7 0, v0x6000033c14d0_0; 1 drivers
v0x6000033d94d0_1 .net v0x6000033d94d0 1, 7 0, v0x6000033c17a0_0; 1 drivers
v0x6000033d94d0_2 .net v0x6000033d94d0 2, 7 0, v0x6000033c1a70_0; 1 drivers
v0x6000033d94d0_3 .net v0x6000033d94d0 3, 7 0, v0x6000033c1d40_0; 1 drivers
v0x6000033d9560_0 .net "start", 0 0, v0x6000033a22e0_0;  1 drivers
v0x6000033d95f0_0 .var "state", 2 0;
v0x6000033d9680_0 .var "state_next", 2 0;
v0x6000033d9710_0 .net "weight_load_col", 1 0, v0x6000033a37b0_0;  1 drivers
v0x6000033d97a0_0 .net "weight_load_data", 31 0, L_0x6000030ef520;  1 drivers
v0x6000033d9830_0 .net "weight_load_en", 0 0, v0x6000033a3840_0;  1 drivers
E_0x60000148fe40/0 .event anyedge, v0x6000033d95f0_0, v0x6000033d8cf0_0, v0x6000033d9560_0, v0x6000033d9830_0;
E_0x60000148fe40/1 .event anyedge, v0x6000033d8b40_0, v0x6000033d8f30_0;
E_0x60000148fe40 .event/or E_0x60000148fe40/0, E_0x60000148fe40/1;
L_0x6000030e1ae0 .part v0x6000033a7cc0_0, 0, 8;
L_0x148050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000030e1b80 .functor MUXZ 8, L_0x148050448, L_0x6000030e1ae0, v0x6000033a7de0_0, C4<>;
L_0x6000030e1c20 .part v0x6000033a7cc0_0, 8, 8;
L_0x148050490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000030e1cc0 .functor MUXZ 8, L_0x148050490, L_0x6000030e1c20, v0x6000033a7de0_0, C4<>;
L_0x6000030e1d60 .part v0x6000033a7cc0_0, 16, 8;
L_0x1480504d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000030e1e00 .functor MUXZ 8, L_0x1480504d8, L_0x6000030e1d60, v0x6000033a7de0_0, C4<>;
L_0x6000030e1ea0 .part v0x6000033a7cc0_0, 24, 8;
L_0x148050520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000030e1f40 .functor MUXZ 8, L_0x148050520, L_0x6000030e1ea0, v0x6000033a7de0_0, C4<>;
L_0x6000030e2120 .part L_0x6000030ef520, 0, 8;
L_0x6000030e2940 .part L_0x6000030ef520, 0, 8;
L_0x6000030e3160 .part L_0x6000030ef520, 0, 8;
L_0x6000030e3980 .part L_0x6000030ef520, 0, 8;
L_0x6000030e48c0 .part L_0x6000030ef520, 8, 8;
L_0x6000030e73e0 .part L_0x6000030ef520, 8, 8;
L_0x6000030e6d00 .part L_0x6000030ef520, 8, 8;
L_0x6000030e5e00 .part L_0x6000030ef520, 8, 8;
L_0x6000030e5720 .part L_0x6000030ef520, 16, 8;
L_0x6000030e4dc0 .part L_0x6000030ef520, 16, 8;
L_0x6000030e4be0 .part L_0x6000030ef520, 16, 8;
L_0x6000030ec500 .part L_0x6000030ef520, 16, 8;
L_0x6000030ecd20 .part L_0x6000030ef520, 24, 8;
L_0x6000030ed540 .part L_0x6000030ef520, 24, 8;
L_0x6000030edd60 .part L_0x6000030ef520, 24, 8;
L_0x6000030ee580 .part L_0x6000030ef520, 24, 8;
L_0x6000030eec60 .concat8 [ 32 32 32 32], L_0x600002af99d0, L_0x600002af9a40, L_0x600002af9ab0, L_0x600002af9b20;
L_0x6000030eed00 .cmp/eq 3, v0x6000033d95f0_0, L_0x148052188;
L_0x6000030eeda0 .cmp/eq 3, v0x6000033d95f0_0, L_0x1480521d0;
L_0x6000030eee40 .cmp/eq 3, v0x6000033d95f0_0, L_0x148052218;
L_0x6000030eeee0 .reduce/nor v0x6000033a3840_0;
L_0x6000030eef80 .cmp/ne 3, v0x6000033d95f0_0, L_0x148052260;
L_0x6000030ef020 .cmp/ne 3, v0x6000033d95f0_0, L_0x1480522a8;
L_0x6000030ef0c0 .cmp/eq 3, v0x6000033d95f0_0, L_0x1480522f0;
L_0x6000030ef160 .cmp/eq 3, v0x6000033d95f0_0, L_0x148052338;
L_0x6000030ef200 .cmp/eq 3, v0x6000033d95f0_0, L_0x1480523c8;
L_0x6000030ef2a0 .cmp/ge 16, v0x6000033d8cf0_0, L_0x148052380;
L_0x6000030ef340 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148052410;
L_0x6000030ef3e0 .arith/sum 32, L_0x148052a88, L_0x148052458;
L_0x6000030ef480 .cmp/gt 32, L_0x6000030ef3e0, L_0x6000030ef340;
S_0x156f72360 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x156f79650;
 .timescale 0 0;
P_0x600002fc5980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002fc59c0 .param/l "col" 1 7 248, +C4<00>;
L_0x600002af9650 .functor BUFZ 32, v0x6000033d29a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x156f6fd10 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x156f72360;
 .timescale 0 0;
v0x6000033c1170 .array "delay_stages", 5 0, 31 0;
v0x6000033c1200_0 .var/i "i", 31 0;
S_0x156f6d6c0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x156f79650;
 .timescale 0 0;
P_0x600002fc5a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002fc5a40 .param/l "col" 1 7 248, +C4<01>;
L_0x600002af9730 .functor BUFZ 32, v0x6000033d3f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x156f6b070 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x156f6d6c0;
 .timescale 0 0;
v0x6000033c1290 .array "delay_stages", 3 0, 31 0;
v0x6000033c1320_0 .var/i "i", 31 0;
S_0x156f68a20 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x156f79650;
 .timescale 0 0;
P_0x600002fc5a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002fc5ac0 .param/l "col" 1 7 248, +C4<010>;
L_0x600002af9810 .functor BUFZ 32, v0x6000033dd4d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x156f663d0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x156f68a20;
 .timescale 0 0;
v0x6000033c13b0 .array "delay_stages", 1 0, 31 0;
v0x6000033c1440_0 .var/i "i", 31 0;
S_0x156f63d80 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x156f79650;
 .timescale 0 0;
P_0x600002fc5b00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002fc5b40 .param/l "col" 1 7 248, +C4<011>;
L_0x600002af98f0 .functor BUFZ 32, v0x6000033dea30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x156f61730 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x156f63d80;
 .timescale 0 0;
L_0x600002af9960 .functor BUFZ 32, L_0x600002af98f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x156f5f0e0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001488080 .param/l "row" 1 7 142, +C4<00>;
v0x6000033c1560_0 .net *"_ivl_1", 7 0, L_0x6000030e1ae0;  1 drivers
v0x6000033c15f0_0 .net/2u *"_ivl_2", 7 0, L_0x148050448;  1 drivers
S_0x156f5ca90 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x156f5f0e0;
 .timescale 0 0;
v0x6000033c14d0_0 .var "out_reg", 7 0;
S_0x156f05a30 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001488100 .param/l "row" 1 7 142, +C4<01>;
v0x6000033c1830_0 .net *"_ivl_1", 7 0, L_0x6000030e1c20;  1 drivers
v0x6000033c18c0_0 .net/2u *"_ivl_2", 7 0, L_0x148050490;  1 drivers
S_0x156f05ba0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x156f05a30;
 .timescale 0 0;
v0x6000033c1680 .array "delay_stages", 0 0, 7 0;
v0x6000033c1710_0 .var/i "i", 31 0;
v0x6000033c17a0_0 .var "out_reg", 7 0;
S_0x156f87400 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001488180 .param/l "row" 1 7 142, +C4<010>;
v0x6000033c1b00_0 .net *"_ivl_1", 7 0, L_0x6000030e1d60;  1 drivers
v0x6000033c1b90_0 .net/2u *"_ivl_2", 7 0, L_0x1480504d8;  1 drivers
S_0x156f87570 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x156f87400;
 .timescale 0 0;
v0x6000033c1950 .array "delay_stages", 1 0, 7 0;
v0x6000033c19e0_0 .var/i "i", 31 0;
v0x6000033c1a70_0 .var "out_reg", 7 0;
S_0x156f81a40 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001488200 .param/l "row" 1 7 142, +C4<011>;
v0x6000033c1dd0_0 .net *"_ivl_1", 7 0, L_0x6000030e1ea0;  1 drivers
v0x6000033c1e60_0 .net/2u *"_ivl_2", 7 0, L_0x148050520;  1 drivers
S_0x156f81bb0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x156f81a40;
 .timescale 0 0;
v0x6000033c1c20 .array "delay_stages", 2 0, 7 0;
v0x6000033c1cb0_0 .var/i "i", 31 0;
v0x6000033c1d40_0 .var "out_reg", 7 0;
S_0x156f7f3f0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001488040 .param/l "row" 1 7 213, +C4<00>;
S_0x156f7f560 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x156f7f3f0;
 .timescale 0 0;
P_0x6000014882c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600002afe4c0 .functor AND 1, v0x6000033a3840_0, L_0x6000030e2080, C4<1>, C4<1>;
L_0x600002afe370 .functor AND 1, L_0x6000030e2260, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002afe3e0 .functor OR 1, L_0x6000030e21c0, L_0x600002afe370, C4<0>, C4<0>;
L_0x600002afe290 .functor AND 1, L_0x1480524a0, L_0x600002afe3e0, C4<1>, C4<1>;
L_0x600002afe300 .functor AND 1, L_0x600002afe290, L_0x6000030e23a0, C4<1>, C4<1>;
v0x6000033c2a30_0 .net *"_ivl_0", 2 0, L_0x6000030e1fe0;  1 drivers
L_0x148050718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033c2ac0_0 .net/2u *"_ivl_11", 2 0, L_0x148050718;  1 drivers
v0x6000033c2b50_0 .net *"_ivl_13", 0 0, L_0x6000030e21c0;  1 drivers
L_0x148050760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033c2be0_0 .net/2u *"_ivl_15", 2 0, L_0x148050760;  1 drivers
v0x6000033c2c70_0 .net *"_ivl_17", 0 0, L_0x6000030e2260;  1 drivers
v0x6000033c2d00_0 .net *"_ivl_20", 0 0, L_0x600002afe370;  1 drivers
v0x6000033c2d90_0 .net *"_ivl_22", 0 0, L_0x600002afe3e0;  1 drivers
v0x6000033c2e20_0 .net *"_ivl_24", 0 0, L_0x600002afe290;  1 drivers
v0x6000033c2eb0_0 .net *"_ivl_25", 31 0, L_0x6000030e2300;  1 drivers
L_0x1480507a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c2f40_0 .net *"_ivl_28", 15 0, L_0x1480507a8;  1 drivers
L_0x1480507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c2fd0_0 .net/2u *"_ivl_29", 31 0, L_0x1480507f0;  1 drivers
L_0x148050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033c3060_0 .net *"_ivl_3", 0 0, L_0x148050688;  1 drivers
v0x6000033c30f0_0 .net *"_ivl_31", 0 0, L_0x6000030e23a0;  1 drivers
L_0x1480506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033c3180_0 .net/2u *"_ivl_4", 2 0, L_0x1480506d0;  1 drivers
v0x6000033c3210_0 .net *"_ivl_6", 0 0, L_0x6000030e2080;  1 drivers
v0x6000033c32a0_0 .net "do_clear", 0 0, L_0x600002afe300;  1 drivers
v0x6000033c3330_0 .net "load_weight", 0 0, L_0x600002afe4c0;  1 drivers
v0x6000033c33c0_0 .net "weight_in", 7 0, L_0x6000030e2120;  1 drivers
L_0x6000030e1fe0 .concat [ 2 1 0 0], v0x6000033a37b0_0, L_0x148050688;
L_0x6000030e2080 .cmp/eq 3, L_0x6000030e1fe0, L_0x1480506d0;
L_0x6000030e21c0 .cmp/eq 3, v0x6000033d95f0_0, L_0x148050718;
L_0x6000030e2260 .cmp/eq 3, v0x6000033d95f0_0, L_0x148050760;
L_0x6000030e2300 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x1480507a8;
L_0x6000030e23a0 .cmp/eq 32, L_0x6000030e2300, L_0x1480507f0;
S_0x156f7cda0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f7f560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc5c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc5c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033c1ef0_0 .net *"_ivl_11", 0 0, L_0x6000030e2620;  1 drivers
v0x6000033c1f80_0 .net *"_ivl_12", 15 0, L_0x6000030e26c0;  1 drivers
v0x6000033c2010_0 .net/s *"_ivl_4", 15 0, L_0x6000030e2440;  1 drivers
v0x6000033c20a0_0 .net/s *"_ivl_6", 15 0, L_0x6000030e24e0;  1 drivers
v0x6000033c2130_0 .net/s "a_signed", 7 0, v0x6000033c22e0_0;  1 drivers
v0x6000033c21c0_0 .net "act_in", 7 0, L_0x600002afe680;  alias, 1 drivers
v0x6000033c2250_0 .var "act_out", 7 0;
v0x6000033c22e0_0 .var "act_reg", 7 0;
v0x6000033c2370_0 .net "clear_acc", 0 0, L_0x600002afe300;  alias, 1 drivers
v0x6000033c2400_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033c2490_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033c2520_0 .net "load_weight", 0 0, L_0x600002afe4c0;  alias, 1 drivers
v0x6000033c25b0_0 .net/s "product", 15 0, L_0x6000030e2580;  1 drivers
v0x6000033c2640_0 .net/s "product_ext", 31 0, L_0x6000030e2760;  1 drivers
v0x6000033c26d0_0 .net "psum_in", 31 0, L_0x148050568;  alias, 1 drivers
v0x6000033c2760_0 .var "psum_out", 31 0;
v0x6000033c27f0_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033c2880_0 .net/s "w_signed", 7 0, v0x6000033c29a0_0;  1 drivers
v0x6000033c2910_0 .net "weight_in", 7 0, L_0x6000030e2120;  alias, 1 drivers
v0x6000033c29a0_0 .var "weight_reg", 7 0;
L_0x6000030e2440 .extend/s 16, v0x6000033c22e0_0;
L_0x6000030e24e0 .extend/s 16, v0x6000033c29a0_0;
L_0x6000030e2580 .arith/mult 16, L_0x6000030e2440, L_0x6000030e24e0;
L_0x6000030e2620 .part L_0x6000030e2580, 15, 1;
LS_0x6000030e26c0_0_0 .concat [ 1 1 1 1], L_0x6000030e2620, L_0x6000030e2620, L_0x6000030e2620, L_0x6000030e2620;
LS_0x6000030e26c0_0_4 .concat [ 1 1 1 1], L_0x6000030e2620, L_0x6000030e2620, L_0x6000030e2620, L_0x6000030e2620;
LS_0x6000030e26c0_0_8 .concat [ 1 1 1 1], L_0x6000030e2620, L_0x6000030e2620, L_0x6000030e2620, L_0x6000030e2620;
LS_0x6000030e26c0_0_12 .concat [ 1 1 1 1], L_0x6000030e2620, L_0x6000030e2620, L_0x6000030e2620, L_0x6000030e2620;
L_0x6000030e26c0 .concat [ 4 4 4 4], LS_0x6000030e26c0_0_0, LS_0x6000030e26c0_0_4, LS_0x6000030e26c0_0_8, LS_0x6000030e26c0_0_12;
L_0x6000030e2760 .concat [ 16 16 0 0], L_0x6000030e2580, L_0x6000030e26c0;
S_0x156f7cf10 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x156f7f3f0;
 .timescale 0 0;
P_0x600001488440 .param/l "col" 1 7 214, +C4<01>;
L_0x600002afe0d0 .functor AND 1, v0x6000033a3840_0, L_0x6000030e28a0, C4<1>, C4<1>;
L_0x600002afe140 .functor AND 1, L_0x6000030e2a80, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002aff4f0 .functor OR 1, L_0x6000030e29e0, L_0x600002afe140, C4<0>, C4<0>;
L_0x600002aff170 .functor AND 1, L_0x1480524a0, L_0x600002aff4f0, C4<1>, C4<1>;
L_0x600002aff100 .functor AND 1, L_0x600002aff170, L_0x6000030e2bc0, C4<1>, C4<1>;
v0x6000033cc000_0 .net *"_ivl_0", 2 0, L_0x6000030e2800;  1 drivers
L_0x1480508c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033cc090_0 .net/2u *"_ivl_11", 2 0, L_0x1480508c8;  1 drivers
v0x6000033cc120_0 .net *"_ivl_13", 0 0, L_0x6000030e29e0;  1 drivers
L_0x148050910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033cc1b0_0 .net/2u *"_ivl_15", 2 0, L_0x148050910;  1 drivers
v0x6000033cc240_0 .net *"_ivl_17", 0 0, L_0x6000030e2a80;  1 drivers
v0x6000033cc2d0_0 .net *"_ivl_20", 0 0, L_0x600002afe140;  1 drivers
v0x6000033cc360_0 .net *"_ivl_22", 0 0, L_0x600002aff4f0;  1 drivers
v0x6000033cc3f0_0 .net *"_ivl_24", 0 0, L_0x600002aff170;  1 drivers
v0x6000033cc480_0 .net *"_ivl_25", 31 0, L_0x6000030e2b20;  1 drivers
L_0x148050958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033cc510_0 .net *"_ivl_28", 15 0, L_0x148050958;  1 drivers
L_0x1480509a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033cc5a0_0 .net/2u *"_ivl_29", 31 0, L_0x1480509a0;  1 drivers
L_0x148050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033cc630_0 .net *"_ivl_3", 0 0, L_0x148050838;  1 drivers
v0x6000033cc6c0_0 .net *"_ivl_31", 0 0, L_0x6000030e2bc0;  1 drivers
L_0x148050880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000033cc750_0 .net/2u *"_ivl_4", 2 0, L_0x148050880;  1 drivers
v0x6000033cc7e0_0 .net *"_ivl_6", 0 0, L_0x6000030e28a0;  1 drivers
v0x6000033cc870_0 .net "do_clear", 0 0, L_0x600002aff100;  1 drivers
v0x6000033cc900_0 .net "load_weight", 0 0, L_0x600002afe0d0;  1 drivers
v0x6000033cc990_0 .net "weight_in", 7 0, L_0x6000030e2940;  1 drivers
L_0x6000030e2800 .concat [ 2 1 0 0], v0x6000033a37b0_0, L_0x148050838;
L_0x6000030e28a0 .cmp/eq 3, L_0x6000030e2800, L_0x148050880;
L_0x6000030e29e0 .cmp/eq 3, v0x6000033d95f0_0, L_0x1480508c8;
L_0x6000030e2a80 .cmp/eq 3, v0x6000033d95f0_0, L_0x148050910;
L_0x6000030e2b20 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148050958;
L_0x6000030e2bc0 .cmp/eq 32, L_0x6000030e2b20, L_0x1480509a0;
S_0x156f7a750 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f7cf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc5c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc5cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033c3450_0 .net *"_ivl_11", 0 0, L_0x6000030e2e40;  1 drivers
v0x6000033c34e0_0 .net *"_ivl_12", 15 0, L_0x6000030e2ee0;  1 drivers
v0x6000033c3570_0 .net/s *"_ivl_4", 15 0, L_0x6000030e2c60;  1 drivers
v0x6000033c3600_0 .net/s *"_ivl_6", 15 0, L_0x6000030e2d00;  1 drivers
v0x6000033c3690_0 .net/s "a_signed", 7 0, v0x6000033c3840_0;  1 drivers
v0x6000033c3720_0 .net "act_in", 7 0, v0x6000033c2250_0;  alias, 1 drivers
v0x6000033c37b0_0 .var "act_out", 7 0;
v0x6000033c3840_0 .var "act_reg", 7 0;
v0x6000033c38d0_0 .net "clear_acc", 0 0, L_0x600002aff100;  alias, 1 drivers
v0x6000033c3960_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033c39f0_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033c3a80_0 .net "load_weight", 0 0, L_0x600002afe0d0;  alias, 1 drivers
v0x6000033c3b10_0 .net/s "product", 15 0, L_0x6000030e2da0;  1 drivers
v0x6000033c3ba0_0 .net/s "product_ext", 31 0, L_0x6000030e2f80;  1 drivers
v0x6000033c3c30_0 .net "psum_in", 31 0, L_0x1480505b0;  alias, 1 drivers
v0x6000033c3cc0_0 .var "psum_out", 31 0;
v0x6000033c3d50_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033c3de0_0 .net/s "w_signed", 7 0, v0x6000033c3f00_0;  1 drivers
v0x6000033c3e70_0 .net "weight_in", 7 0, L_0x6000030e2940;  alias, 1 drivers
v0x6000033c3f00_0 .var "weight_reg", 7 0;
L_0x6000030e2c60 .extend/s 16, v0x6000033c3840_0;
L_0x6000030e2d00 .extend/s 16, v0x6000033c3f00_0;
L_0x6000030e2da0 .arith/mult 16, L_0x6000030e2c60, L_0x6000030e2d00;
L_0x6000030e2e40 .part L_0x6000030e2da0, 15, 1;
LS_0x6000030e2ee0_0_0 .concat [ 1 1 1 1], L_0x6000030e2e40, L_0x6000030e2e40, L_0x6000030e2e40, L_0x6000030e2e40;
LS_0x6000030e2ee0_0_4 .concat [ 1 1 1 1], L_0x6000030e2e40, L_0x6000030e2e40, L_0x6000030e2e40, L_0x6000030e2e40;
LS_0x6000030e2ee0_0_8 .concat [ 1 1 1 1], L_0x6000030e2e40, L_0x6000030e2e40, L_0x6000030e2e40, L_0x6000030e2e40;
LS_0x6000030e2ee0_0_12 .concat [ 1 1 1 1], L_0x6000030e2e40, L_0x6000030e2e40, L_0x6000030e2e40, L_0x6000030e2e40;
L_0x6000030e2ee0 .concat [ 4 4 4 4], LS_0x6000030e2ee0_0_0, LS_0x6000030e2ee0_0_4, LS_0x6000030e2ee0_0_8, LS_0x6000030e2ee0_0_12;
L_0x6000030e2f80 .concat [ 16 16 0 0], L_0x6000030e2da0, L_0x6000030e2ee0;
S_0x156f7a8c0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x156f7f3f0;
 .timescale 0 0;
P_0x600001488540 .param/l "col" 1 7 214, +C4<010>;
L_0x600002afd570 .functor AND 1, v0x6000033a3840_0, L_0x6000030e30c0, C4<1>, C4<1>;
L_0x600002afd110 .functor AND 1, L_0x6000030e32a0, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002afccb0 .functor OR 1, L_0x6000030e3200, L_0x600002afd110, C4<0>, C4<0>;
L_0x600002afc850 .functor AND 1, L_0x1480524a0, L_0x600002afccb0, C4<1>, C4<1>;
L_0x600002afc3f0 .functor AND 1, L_0x600002afc850, L_0x6000030e33e0, C4<1>, C4<1>;
v0x6000033cd560_0 .net *"_ivl_0", 3 0, L_0x6000030e3020;  1 drivers
L_0x148050a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033cd5f0_0 .net/2u *"_ivl_11", 2 0, L_0x148050a78;  1 drivers
v0x6000033cd680_0 .net *"_ivl_13", 0 0, L_0x6000030e3200;  1 drivers
L_0x148050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033cd710_0 .net/2u *"_ivl_15", 2 0, L_0x148050ac0;  1 drivers
v0x6000033cd7a0_0 .net *"_ivl_17", 0 0, L_0x6000030e32a0;  1 drivers
v0x6000033cd830_0 .net *"_ivl_20", 0 0, L_0x600002afd110;  1 drivers
v0x6000033cd8c0_0 .net *"_ivl_22", 0 0, L_0x600002afccb0;  1 drivers
v0x6000033cd950_0 .net *"_ivl_24", 0 0, L_0x600002afc850;  1 drivers
v0x6000033cd9e0_0 .net *"_ivl_25", 31 0, L_0x6000030e3340;  1 drivers
L_0x148050b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033cda70_0 .net *"_ivl_28", 15 0, L_0x148050b08;  1 drivers
L_0x148050b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033cdb00_0 .net/2u *"_ivl_29", 31 0, L_0x148050b50;  1 drivers
L_0x1480509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033cdb90_0 .net *"_ivl_3", 1 0, L_0x1480509e8;  1 drivers
v0x6000033cdc20_0 .net *"_ivl_31", 0 0, L_0x6000030e33e0;  1 drivers
L_0x148050a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000033cdcb0_0 .net/2u *"_ivl_4", 3 0, L_0x148050a30;  1 drivers
v0x6000033cdd40_0 .net *"_ivl_6", 0 0, L_0x6000030e30c0;  1 drivers
v0x6000033cddd0_0 .net "do_clear", 0 0, L_0x600002afc3f0;  1 drivers
v0x6000033cde60_0 .net "load_weight", 0 0, L_0x600002afd570;  1 drivers
v0x6000033cdef0_0 .net "weight_in", 7 0, L_0x6000030e3160;  1 drivers
L_0x6000030e3020 .concat [ 2 2 0 0], v0x6000033a37b0_0, L_0x1480509e8;
L_0x6000030e30c0 .cmp/eq 4, L_0x6000030e3020, L_0x148050a30;
L_0x6000030e3200 .cmp/eq 3, v0x6000033d95f0_0, L_0x148050a78;
L_0x6000030e32a0 .cmp/eq 3, v0x6000033d95f0_0, L_0x148050ac0;
L_0x6000030e3340 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148050b08;
L_0x6000030e33e0 .cmp/eq 32, L_0x6000030e3340, L_0x148050b50;
S_0x156f78100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f7a8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc5d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc5d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033cca20_0 .net *"_ivl_11", 0 0, L_0x6000030e3660;  1 drivers
v0x6000033ccab0_0 .net *"_ivl_12", 15 0, L_0x6000030e3700;  1 drivers
v0x6000033ccb40_0 .net/s *"_ivl_4", 15 0, L_0x6000030e3480;  1 drivers
v0x6000033ccbd0_0 .net/s *"_ivl_6", 15 0, L_0x6000030e3520;  1 drivers
v0x6000033ccc60_0 .net/s "a_signed", 7 0, v0x6000033cce10_0;  1 drivers
v0x6000033cccf0_0 .net "act_in", 7 0, v0x6000033c37b0_0;  alias, 1 drivers
v0x6000033ccd80_0 .var "act_out", 7 0;
v0x6000033cce10_0 .var "act_reg", 7 0;
v0x6000033ccea0_0 .net "clear_acc", 0 0, L_0x600002afc3f0;  alias, 1 drivers
v0x6000033ccf30_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033ccfc0_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033cd050_0 .net "load_weight", 0 0, L_0x600002afd570;  alias, 1 drivers
v0x6000033cd0e0_0 .net/s "product", 15 0, L_0x6000030e35c0;  1 drivers
v0x6000033cd170_0 .net/s "product_ext", 31 0, L_0x6000030e37a0;  1 drivers
v0x6000033cd200_0 .net "psum_in", 31 0, L_0x1480505f8;  alias, 1 drivers
v0x6000033cd290_0 .var "psum_out", 31 0;
v0x6000033cd320_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033cd3b0_0 .net/s "w_signed", 7 0, v0x6000033cd4d0_0;  1 drivers
v0x6000033cd440_0 .net "weight_in", 7 0, L_0x6000030e3160;  alias, 1 drivers
v0x6000033cd4d0_0 .var "weight_reg", 7 0;
L_0x6000030e3480 .extend/s 16, v0x6000033cce10_0;
L_0x6000030e3520 .extend/s 16, v0x6000033cd4d0_0;
L_0x6000030e35c0 .arith/mult 16, L_0x6000030e3480, L_0x6000030e3520;
L_0x6000030e3660 .part L_0x6000030e35c0, 15, 1;
LS_0x6000030e3700_0_0 .concat [ 1 1 1 1], L_0x6000030e3660, L_0x6000030e3660, L_0x6000030e3660, L_0x6000030e3660;
LS_0x6000030e3700_0_4 .concat [ 1 1 1 1], L_0x6000030e3660, L_0x6000030e3660, L_0x6000030e3660, L_0x6000030e3660;
LS_0x6000030e3700_0_8 .concat [ 1 1 1 1], L_0x6000030e3660, L_0x6000030e3660, L_0x6000030e3660, L_0x6000030e3660;
LS_0x6000030e3700_0_12 .concat [ 1 1 1 1], L_0x6000030e3660, L_0x6000030e3660, L_0x6000030e3660, L_0x6000030e3660;
L_0x6000030e3700 .concat [ 4 4 4 4], LS_0x6000030e3700_0_0, LS_0x6000030e3700_0_4, LS_0x6000030e3700_0_8, LS_0x6000030e3700_0_12;
L_0x6000030e37a0 .concat [ 16 16 0 0], L_0x6000030e35c0, L_0x6000030e3700;
S_0x156f78270 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x156f7f3f0;
 .timescale 0 0;
P_0x600001488400 .param/l "col" 1 7 214, +C4<011>;
L_0x600002afd5e0 .functor AND 1, v0x6000033a3840_0, L_0x6000030e38e0, C4<1>, C4<1>;
L_0x600002afda40 .functor AND 1, L_0x6000030e3ac0, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002aff870 .functor OR 1, L_0x6000030e3a20, L_0x600002afda40, C4<0>, C4<0>;
L_0x600002aff8e0 .functor AND 1, L_0x1480524a0, L_0x600002aff870, C4<1>, C4<1>;
L_0x600002aff950 .functor AND 1, L_0x600002aff8e0, L_0x6000030e3c00, C4<1>, C4<1>;
v0x6000033ceac0_0 .net *"_ivl_0", 3 0, L_0x6000030e3840;  1 drivers
L_0x148050c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033ceb50_0 .net/2u *"_ivl_11", 2 0, L_0x148050c28;  1 drivers
v0x6000033cebe0_0 .net *"_ivl_13", 0 0, L_0x6000030e3a20;  1 drivers
L_0x148050c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033cec70_0 .net/2u *"_ivl_15", 2 0, L_0x148050c70;  1 drivers
v0x6000033ced00_0 .net *"_ivl_17", 0 0, L_0x6000030e3ac0;  1 drivers
v0x6000033ced90_0 .net *"_ivl_20", 0 0, L_0x600002afda40;  1 drivers
v0x6000033cee20_0 .net *"_ivl_22", 0 0, L_0x600002aff870;  1 drivers
v0x6000033ceeb0_0 .net *"_ivl_24", 0 0, L_0x600002aff8e0;  1 drivers
v0x6000033cef40_0 .net *"_ivl_25", 31 0, L_0x6000030e3b60;  1 drivers
L_0x148050cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033cefd0_0 .net *"_ivl_28", 15 0, L_0x148050cb8;  1 drivers
L_0x148050d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033cf060_0 .net/2u *"_ivl_29", 31 0, L_0x148050d00;  1 drivers
L_0x148050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033cf0f0_0 .net *"_ivl_3", 1 0, L_0x148050b98;  1 drivers
v0x6000033cf180_0 .net *"_ivl_31", 0 0, L_0x6000030e3c00;  1 drivers
L_0x148050be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000033cf210_0 .net/2u *"_ivl_4", 3 0, L_0x148050be0;  1 drivers
v0x6000033cf2a0_0 .net *"_ivl_6", 0 0, L_0x6000030e38e0;  1 drivers
v0x6000033cf330_0 .net "do_clear", 0 0, L_0x600002aff950;  1 drivers
v0x6000033cf3c0_0 .net "load_weight", 0 0, L_0x600002afd5e0;  1 drivers
v0x6000033cf450_0 .net "weight_in", 7 0, L_0x6000030e3980;  1 drivers
L_0x6000030e3840 .concat [ 2 2 0 0], v0x6000033a37b0_0, L_0x148050b98;
L_0x6000030e38e0 .cmp/eq 4, L_0x6000030e3840, L_0x148050be0;
L_0x6000030e3a20 .cmp/eq 3, v0x6000033d95f0_0, L_0x148050c28;
L_0x6000030e3ac0 .cmp/eq 3, v0x6000033d95f0_0, L_0x148050c70;
L_0x6000030e3b60 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148050cb8;
L_0x6000030e3c00 .cmp/eq 32, L_0x6000030e3b60, L_0x148050d00;
S_0x156f75ab0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f78270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc5e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc5ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033cdf80_0 .net *"_ivl_11", 0 0, L_0x6000030e3e80;  1 drivers
v0x6000033ce010_0 .net *"_ivl_12", 15 0, L_0x6000030e3f20;  1 drivers
v0x6000033ce0a0_0 .net/s *"_ivl_4", 15 0, L_0x6000030e3ca0;  1 drivers
v0x6000033ce130_0 .net/s *"_ivl_6", 15 0, L_0x6000030e3d40;  1 drivers
v0x6000033ce1c0_0 .net/s "a_signed", 7 0, v0x6000033ce370_0;  1 drivers
v0x6000033ce250_0 .net "act_in", 7 0, v0x6000033ccd80_0;  alias, 1 drivers
v0x6000033ce2e0_0 .var "act_out", 7 0;
v0x6000033ce370_0 .var "act_reg", 7 0;
v0x6000033ce400_0 .net "clear_acc", 0 0, L_0x600002aff950;  alias, 1 drivers
v0x6000033ce490_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033ce520_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033ce5b0_0 .net "load_weight", 0 0, L_0x600002afd5e0;  alias, 1 drivers
v0x6000033ce640_0 .net/s "product", 15 0, L_0x6000030e3de0;  1 drivers
v0x6000033ce6d0_0 .net/s "product_ext", 31 0, L_0x6000030e4640;  1 drivers
v0x6000033ce760_0 .net "psum_in", 31 0, L_0x148050640;  alias, 1 drivers
v0x6000033ce7f0_0 .var "psum_out", 31 0;
v0x6000033ce880_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033ce910_0 .net/s "w_signed", 7 0, v0x6000033cea30_0;  1 drivers
v0x6000033ce9a0_0 .net "weight_in", 7 0, L_0x6000030e3980;  alias, 1 drivers
v0x6000033cea30_0 .var "weight_reg", 7 0;
L_0x6000030e3ca0 .extend/s 16, v0x6000033ce370_0;
L_0x6000030e3d40 .extend/s 16, v0x6000033cea30_0;
L_0x6000030e3de0 .arith/mult 16, L_0x6000030e3ca0, L_0x6000030e3d40;
L_0x6000030e3e80 .part L_0x6000030e3de0, 15, 1;
LS_0x6000030e3f20_0_0 .concat [ 1 1 1 1], L_0x6000030e3e80, L_0x6000030e3e80, L_0x6000030e3e80, L_0x6000030e3e80;
LS_0x6000030e3f20_0_4 .concat [ 1 1 1 1], L_0x6000030e3e80, L_0x6000030e3e80, L_0x6000030e3e80, L_0x6000030e3e80;
LS_0x6000030e3f20_0_8 .concat [ 1 1 1 1], L_0x6000030e3e80, L_0x6000030e3e80, L_0x6000030e3e80, L_0x6000030e3e80;
LS_0x6000030e3f20_0_12 .concat [ 1 1 1 1], L_0x6000030e3e80, L_0x6000030e3e80, L_0x6000030e3e80, L_0x6000030e3e80;
L_0x6000030e3f20 .concat [ 4 4 4 4], LS_0x6000030e3f20_0_0, LS_0x6000030e3f20_0_4, LS_0x6000030e3f20_0_8, LS_0x6000030e3f20_0_12;
L_0x6000030e4640 .concat [ 16 16 0 0], L_0x6000030e3de0, L_0x6000030e3f20;
S_0x156f75c20 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001488700 .param/l "row" 1 7 213, +C4<01>;
S_0x156f73460 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x156f75c20;
 .timescale 0 0;
P_0x600001488780 .param/l "col" 1 7 214, +C4<00>;
L_0x600002affaa0 .functor AND 1, v0x6000033a3840_0, L_0x6000030e4780, C4<1>, C4<1>;
L_0x600002affb80 .functor AND 1, L_0x6000030e7f20, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002affbf0 .functor OR 1, L_0x6000030e7840, L_0x600002affb80, C4<0>, C4<0>;
L_0x600002affc60 .functor AND 1, L_0x1480524a0, L_0x600002affbf0, C4<1>, C4<1>;
L_0x600002affcd0 .functor AND 1, L_0x600002affc60, L_0x6000030e7de0, C4<1>, C4<1>;
v0x6000033c8090_0 .net *"_ivl_0", 2 0, L_0x6000030e46e0;  1 drivers
L_0x148050dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033c8120_0 .net/2u *"_ivl_11", 2 0, L_0x148050dd8;  1 drivers
v0x6000033c81b0_0 .net *"_ivl_13", 0 0, L_0x6000030e7840;  1 drivers
L_0x148050e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033c8240_0 .net/2u *"_ivl_15", 2 0, L_0x148050e20;  1 drivers
v0x6000033c82d0_0 .net *"_ivl_17", 0 0, L_0x6000030e7f20;  1 drivers
v0x6000033c8360_0 .net *"_ivl_20", 0 0, L_0x600002affb80;  1 drivers
v0x6000033c83f0_0 .net *"_ivl_22", 0 0, L_0x600002affbf0;  1 drivers
v0x6000033c8480_0 .net *"_ivl_24", 0 0, L_0x600002affc60;  1 drivers
v0x6000033c8510_0 .net *"_ivl_25", 31 0, L_0x6000030e7520;  1 drivers
L_0x148050e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c85a0_0 .net *"_ivl_28", 15 0, L_0x148050e68;  1 drivers
L_0x148050eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c8630_0 .net/2u *"_ivl_29", 31 0, L_0x148050eb0;  1 drivers
L_0x148050d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033c86c0_0 .net *"_ivl_3", 0 0, L_0x148050d48;  1 drivers
v0x6000033c8750_0 .net *"_ivl_31", 0 0, L_0x6000030e7de0;  1 drivers
L_0x148050d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033c87e0_0 .net/2u *"_ivl_4", 2 0, L_0x148050d90;  1 drivers
v0x6000033c8870_0 .net *"_ivl_6", 0 0, L_0x6000030e4780;  1 drivers
v0x6000033c8900_0 .net "do_clear", 0 0, L_0x600002affcd0;  1 drivers
v0x6000033c8990_0 .net "load_weight", 0 0, L_0x600002affaa0;  1 drivers
v0x6000033c8a20_0 .net "weight_in", 7 0, L_0x6000030e48c0;  1 drivers
L_0x6000030e46e0 .concat [ 2 1 0 0], v0x6000033a37b0_0, L_0x148050d48;
L_0x6000030e4780 .cmp/eq 3, L_0x6000030e46e0, L_0x148050d90;
L_0x6000030e7840 .cmp/eq 3, v0x6000033d95f0_0, L_0x148050dd8;
L_0x6000030e7f20 .cmp/eq 3, v0x6000033d95f0_0, L_0x148050e20;
L_0x6000030e7520 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148050e68;
L_0x6000030e7de0 .cmp/eq 32, L_0x6000030e7520, L_0x148050eb0;
S_0x156f735d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f73460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc5f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc5f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033cf4e0_0 .net *"_ivl_11", 0 0, L_0x6000030e7b60;  1 drivers
v0x6000033cf570_0 .net *"_ivl_12", 15 0, L_0x6000030e7700;  1 drivers
v0x6000033cf600_0 .net/s *"_ivl_4", 15 0, L_0x6000030e75c0;  1 drivers
v0x6000033cf690_0 .net/s *"_ivl_6", 15 0, L_0x6000030e7ca0;  1 drivers
v0x6000033cf720_0 .net/s "a_signed", 7 0, v0x6000033cf8d0_0;  1 drivers
v0x6000033cf7b0_0 .net "act_in", 7 0, L_0x600002afe530;  alias, 1 drivers
v0x6000033cf840_0 .var "act_out", 7 0;
v0x6000033cf8d0_0 .var "act_reg", 7 0;
v0x6000033cf960_0 .net "clear_acc", 0 0, L_0x600002affcd0;  alias, 1 drivers
v0x6000033cf9f0_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033cfa80_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033cfb10_0 .net "load_weight", 0 0, L_0x600002affaa0;  alias, 1 drivers
v0x6000033cfba0_0 .net/s "product", 15 0, L_0x6000030e7660;  1 drivers
v0x6000033cfc30_0 .net/s "product_ext", 31 0, L_0x6000030e7a20;  1 drivers
v0x6000033cfcc0_0 .net "psum_in", 31 0, v0x6000033c2760_0;  alias, 1 drivers
v0x6000033cfd50_0 .var "psum_out", 31 0;
v0x6000033cfde0_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033cfe70_0 .net/s "w_signed", 7 0, v0x6000033c8000_0;  1 drivers
v0x6000033cff00_0 .net "weight_in", 7 0, L_0x6000030e48c0;  alias, 1 drivers
v0x6000033c8000_0 .var "weight_reg", 7 0;
L_0x6000030e75c0 .extend/s 16, v0x6000033cf8d0_0;
L_0x6000030e7ca0 .extend/s 16, v0x6000033c8000_0;
L_0x6000030e7660 .arith/mult 16, L_0x6000030e75c0, L_0x6000030e7ca0;
L_0x6000030e7b60 .part L_0x6000030e7660, 15, 1;
LS_0x6000030e7700_0_0 .concat [ 1 1 1 1], L_0x6000030e7b60, L_0x6000030e7b60, L_0x6000030e7b60, L_0x6000030e7b60;
LS_0x6000030e7700_0_4 .concat [ 1 1 1 1], L_0x6000030e7b60, L_0x6000030e7b60, L_0x6000030e7b60, L_0x6000030e7b60;
LS_0x6000030e7700_0_8 .concat [ 1 1 1 1], L_0x6000030e7b60, L_0x6000030e7b60, L_0x6000030e7b60, L_0x6000030e7b60;
LS_0x6000030e7700_0_12 .concat [ 1 1 1 1], L_0x6000030e7b60, L_0x6000030e7b60, L_0x6000030e7b60, L_0x6000030e7b60;
L_0x6000030e7700 .concat [ 4 4 4 4], LS_0x6000030e7700_0_0, LS_0x6000030e7700_0_4, LS_0x6000030e7700_0_8, LS_0x6000030e7700_0_12;
L_0x6000030e7a20 .concat [ 16 16 0 0], L_0x6000030e7660, L_0x6000030e7700;
S_0x156f70e10 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x156f75c20;
 .timescale 0 0;
P_0x6000014883c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600002affe20 .functor AND 1, v0x6000033a3840_0, L_0x6000030e78e0, C4<1>, C4<1>;
L_0x600002affe90 .functor AND 1, L_0x6000030e72a0, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002afff00 .functor OR 1, L_0x6000030e7480, L_0x600002affe90, C4<0>, C4<0>;
L_0x600002afff70 .functor AND 1, L_0x1480524a0, L_0x600002afff00, C4<1>, C4<1>;
L_0x600002af0690 .functor AND 1, L_0x600002afff70, L_0x6000030e7160, C4<1>, C4<1>;
v0x6000033c95f0_0 .net *"_ivl_0", 2 0, L_0x6000030e77a0;  1 drivers
L_0x148050f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033c9680_0 .net/2u *"_ivl_11", 2 0, L_0x148050f88;  1 drivers
v0x6000033c9710_0 .net *"_ivl_13", 0 0, L_0x6000030e7480;  1 drivers
L_0x148050fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033c97a0_0 .net/2u *"_ivl_15", 2 0, L_0x148050fd0;  1 drivers
v0x6000033c9830_0 .net *"_ivl_17", 0 0, L_0x6000030e72a0;  1 drivers
v0x6000033c98c0_0 .net *"_ivl_20", 0 0, L_0x600002affe90;  1 drivers
v0x6000033c9950_0 .net *"_ivl_22", 0 0, L_0x600002afff00;  1 drivers
v0x6000033c99e0_0 .net *"_ivl_24", 0 0, L_0x600002afff70;  1 drivers
v0x6000033c9a70_0 .net *"_ivl_25", 31 0, L_0x6000030e7340;  1 drivers
L_0x148051018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c9b00_0 .net *"_ivl_28", 15 0, L_0x148051018;  1 drivers
L_0x148051060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033c9b90_0 .net/2u *"_ivl_29", 31 0, L_0x148051060;  1 drivers
L_0x148050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033c9c20_0 .net *"_ivl_3", 0 0, L_0x148050ef8;  1 drivers
v0x6000033c9cb0_0 .net *"_ivl_31", 0 0, L_0x6000030e7160;  1 drivers
L_0x148050f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000033c9d40_0 .net/2u *"_ivl_4", 2 0, L_0x148050f40;  1 drivers
v0x6000033c9dd0_0 .net *"_ivl_6", 0 0, L_0x6000030e78e0;  1 drivers
v0x6000033c9e60_0 .net "do_clear", 0 0, L_0x600002af0690;  1 drivers
v0x6000033c9ef0_0 .net "load_weight", 0 0, L_0x600002affe20;  1 drivers
v0x6000033c9f80_0 .net "weight_in", 7 0, L_0x6000030e73e0;  1 drivers
L_0x6000030e77a0 .concat [ 2 1 0 0], v0x6000033a37b0_0, L_0x148050ef8;
L_0x6000030e78e0 .cmp/eq 3, L_0x6000030e77a0, L_0x148050f40;
L_0x6000030e7480 .cmp/eq 3, v0x6000033d95f0_0, L_0x148050f88;
L_0x6000030e72a0 .cmp/eq 3, v0x6000033d95f0_0, L_0x148050fd0;
L_0x6000030e7340 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148051018;
L_0x6000030e7160 .cmp/eq 32, L_0x6000030e7340, L_0x148051060;
S_0x156f70f80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f70e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc5f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc5fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033c8ab0_0 .net *"_ivl_11", 0 0, L_0x6000030e6ee0;  1 drivers
v0x6000033c8b40_0 .net *"_ivl_12", 15 0, L_0x6000030e6f80;  1 drivers
v0x6000033c8bd0_0 .net/s *"_ivl_4", 15 0, L_0x6000030e7200;  1 drivers
v0x6000033c8c60_0 .net/s *"_ivl_6", 15 0, L_0x6000030e7020;  1 drivers
v0x6000033c8cf0_0 .net/s "a_signed", 7 0, v0x6000033c8ea0_0;  1 drivers
v0x6000033c8d80_0 .net "act_in", 7 0, v0x6000033cf840_0;  alias, 1 drivers
v0x6000033c8e10_0 .var "act_out", 7 0;
v0x6000033c8ea0_0 .var "act_reg", 7 0;
v0x6000033c8f30_0 .net "clear_acc", 0 0, L_0x600002af0690;  alias, 1 drivers
v0x6000033c8fc0_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033c9050_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033c90e0_0 .net "load_weight", 0 0, L_0x600002affe20;  alias, 1 drivers
v0x6000033c9170_0 .net/s "product", 15 0, L_0x6000030e70c0;  1 drivers
v0x6000033c9200_0 .net/s "product_ext", 31 0, L_0x6000030e6da0;  1 drivers
v0x6000033c9290_0 .net "psum_in", 31 0, v0x6000033c3cc0_0;  alias, 1 drivers
v0x6000033c9320_0 .var "psum_out", 31 0;
v0x6000033c93b0_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033c9440_0 .net/s "w_signed", 7 0, v0x6000033c9560_0;  1 drivers
v0x6000033c94d0_0 .net "weight_in", 7 0, L_0x6000030e73e0;  alias, 1 drivers
v0x6000033c9560_0 .var "weight_reg", 7 0;
L_0x6000030e7200 .extend/s 16, v0x6000033c8ea0_0;
L_0x6000030e7020 .extend/s 16, v0x6000033c9560_0;
L_0x6000030e70c0 .arith/mult 16, L_0x6000030e7200, L_0x6000030e7020;
L_0x6000030e6ee0 .part L_0x6000030e70c0, 15, 1;
LS_0x6000030e6f80_0_0 .concat [ 1 1 1 1], L_0x6000030e6ee0, L_0x6000030e6ee0, L_0x6000030e6ee0, L_0x6000030e6ee0;
LS_0x6000030e6f80_0_4 .concat [ 1 1 1 1], L_0x6000030e6ee0, L_0x6000030e6ee0, L_0x6000030e6ee0, L_0x6000030e6ee0;
LS_0x6000030e6f80_0_8 .concat [ 1 1 1 1], L_0x6000030e6ee0, L_0x6000030e6ee0, L_0x6000030e6ee0, L_0x6000030e6ee0;
LS_0x6000030e6f80_0_12 .concat [ 1 1 1 1], L_0x6000030e6ee0, L_0x6000030e6ee0, L_0x6000030e6ee0, L_0x6000030e6ee0;
L_0x6000030e6f80 .concat [ 4 4 4 4], LS_0x6000030e6f80_0_0, LS_0x6000030e6f80_0_4, LS_0x6000030e6f80_0_8, LS_0x6000030e6f80_0_12;
L_0x6000030e6da0 .concat [ 16 16 0 0], L_0x6000030e70c0, L_0x6000030e6f80;
S_0x156f6e7c0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x156f75c20;
 .timescale 0 0;
P_0x600001488940 .param/l "col" 1 7 214, +C4<010>;
L_0x600002af0850 .functor AND 1, v0x6000033a3840_0, L_0x6000030e6c60, C4<1>, C4<1>;
L_0x600002af3f70 .functor AND 1, L_0x6000030e69e0, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002af3b10 .functor OR 1, L_0x6000030e6940, L_0x600002af3f70, C4<0>, C4<0>;
L_0x600002af36b0 .functor AND 1, L_0x1480524a0, L_0x600002af3b10, C4<1>, C4<1>;
L_0x600002af3250 .functor AND 1, L_0x600002af36b0, L_0x6000030e64e0, C4<1>, C4<1>;
v0x6000033cab50_0 .net *"_ivl_0", 3 0, L_0x6000030e6e40;  1 drivers
L_0x148051138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033cabe0_0 .net/2u *"_ivl_11", 2 0, L_0x148051138;  1 drivers
v0x6000033cac70_0 .net *"_ivl_13", 0 0, L_0x6000030e6940;  1 drivers
L_0x148051180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033cad00_0 .net/2u *"_ivl_15", 2 0, L_0x148051180;  1 drivers
v0x6000033cad90_0 .net *"_ivl_17", 0 0, L_0x6000030e69e0;  1 drivers
v0x6000033cae20_0 .net *"_ivl_20", 0 0, L_0x600002af3f70;  1 drivers
v0x6000033caeb0_0 .net *"_ivl_22", 0 0, L_0x600002af3b10;  1 drivers
v0x6000033caf40_0 .net *"_ivl_24", 0 0, L_0x600002af36b0;  1 drivers
v0x6000033cafd0_0 .net *"_ivl_25", 31 0, L_0x6000030e6440;  1 drivers
L_0x1480511c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033cb060_0 .net *"_ivl_28", 15 0, L_0x1480511c8;  1 drivers
L_0x148051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033cb0f0_0 .net/2u *"_ivl_29", 31 0, L_0x148051210;  1 drivers
L_0x1480510a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033cb180_0 .net *"_ivl_3", 1 0, L_0x1480510a8;  1 drivers
v0x6000033cb210_0 .net *"_ivl_31", 0 0, L_0x6000030e64e0;  1 drivers
L_0x1480510f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000033cb2a0_0 .net/2u *"_ivl_4", 3 0, L_0x1480510f0;  1 drivers
v0x6000033cb330_0 .net *"_ivl_6", 0 0, L_0x6000030e6c60;  1 drivers
v0x6000033cb3c0_0 .net "do_clear", 0 0, L_0x600002af3250;  1 drivers
v0x6000033cb450_0 .net "load_weight", 0 0, L_0x600002af0850;  1 drivers
v0x6000033cb4e0_0 .net "weight_in", 7 0, L_0x6000030e6d00;  1 drivers
L_0x6000030e6e40 .concat [ 2 2 0 0], v0x6000033a37b0_0, L_0x1480510a8;
L_0x6000030e6c60 .cmp/eq 4, L_0x6000030e6e40, L_0x1480510f0;
L_0x6000030e6940 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051138;
L_0x6000030e69e0 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051180;
L_0x6000030e6440 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x1480511c8;
L_0x6000030e64e0 .cmp/eq 32, L_0x6000030e6440, L_0x148051210;
S_0x156f6e930 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f6e7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc6080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc60c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033ca010_0 .net *"_ivl_11", 0 0, L_0x6000030e6260;  1 drivers
v0x6000033ca0a0_0 .net *"_ivl_12", 15 0, L_0x6000030e6080;  1 drivers
v0x6000033ca130_0 .net/s *"_ivl_4", 15 0, L_0x6000030e6300;  1 drivers
v0x6000033ca1c0_0 .net/s *"_ivl_6", 15 0, L_0x6000030e63a0;  1 drivers
v0x6000033ca250_0 .net/s "a_signed", 7 0, v0x6000033ca400_0;  1 drivers
v0x6000033ca2e0_0 .net "act_in", 7 0, v0x6000033c8e10_0;  alias, 1 drivers
v0x6000033ca370_0 .var "act_out", 7 0;
v0x6000033ca400_0 .var "act_reg", 7 0;
v0x6000033ca490_0 .net "clear_acc", 0 0, L_0x600002af3250;  alias, 1 drivers
v0x6000033ca520_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033ca5b0_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033ca640_0 .net "load_weight", 0 0, L_0x600002af0850;  alias, 1 drivers
v0x6000033ca6d0_0 .net/s "product", 15 0, L_0x6000030e61c0;  1 drivers
v0x6000033ca760_0 .net/s "product_ext", 31 0, L_0x6000030e6120;  1 drivers
v0x6000033ca7f0_0 .net "psum_in", 31 0, v0x6000033cd290_0;  alias, 1 drivers
v0x6000033ca880_0 .var "psum_out", 31 0;
v0x6000033ca910_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033ca9a0_0 .net/s "w_signed", 7 0, v0x6000033caac0_0;  1 drivers
v0x6000033caa30_0 .net "weight_in", 7 0, L_0x6000030e6d00;  alias, 1 drivers
v0x6000033caac0_0 .var "weight_reg", 7 0;
L_0x6000030e6300 .extend/s 16, v0x6000033ca400_0;
L_0x6000030e63a0 .extend/s 16, v0x6000033caac0_0;
L_0x6000030e61c0 .arith/mult 16, L_0x6000030e6300, L_0x6000030e63a0;
L_0x6000030e6260 .part L_0x6000030e61c0, 15, 1;
LS_0x6000030e6080_0_0 .concat [ 1 1 1 1], L_0x6000030e6260, L_0x6000030e6260, L_0x6000030e6260, L_0x6000030e6260;
LS_0x6000030e6080_0_4 .concat [ 1 1 1 1], L_0x6000030e6260, L_0x6000030e6260, L_0x6000030e6260, L_0x6000030e6260;
LS_0x6000030e6080_0_8 .concat [ 1 1 1 1], L_0x6000030e6260, L_0x6000030e6260, L_0x6000030e6260, L_0x6000030e6260;
LS_0x6000030e6080_0_12 .concat [ 1 1 1 1], L_0x6000030e6260, L_0x6000030e6260, L_0x6000030e6260, L_0x6000030e6260;
L_0x6000030e6080 .concat [ 4 4 4 4], LS_0x6000030e6080_0_0, LS_0x6000030e6080_0_4, LS_0x6000030e6080_0_8, LS_0x6000030e6080_0_12;
L_0x6000030e6120 .concat [ 16 16 0 0], L_0x6000030e61c0, L_0x6000030e6080;
S_0x156f6c170 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x156f75c20;
 .timescale 0 0;
P_0x600001488a40 .param/l "col" 1 7 214, +C4<011>;
L_0x600002af2530 .functor AND 1, v0x6000033a3840_0, L_0x6000030e5fe0, C4<1>, C4<1>;
L_0x600002af20d0 .functor AND 1, L_0x6000030e5cc0, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002af1c70 .functor OR 1, L_0x6000030e5ea0, L_0x600002af20d0, C4<0>, C4<0>;
L_0x600002af1810 .functor AND 1, L_0x1480524a0, L_0x600002af1c70, C4<1>, C4<1>;
L_0x600002af13b0 .functor AND 1, L_0x600002af1810, L_0x6000030e5b80, C4<1>, C4<1>;
v0x6000033d4120_0 .net *"_ivl_0", 3 0, L_0x6000030e5f40;  1 drivers
L_0x1480512e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033d41b0_0 .net/2u *"_ivl_11", 2 0, L_0x1480512e8;  1 drivers
v0x6000033d4240_0 .net *"_ivl_13", 0 0, L_0x6000030e5ea0;  1 drivers
L_0x148051330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033d42d0_0 .net/2u *"_ivl_15", 2 0, L_0x148051330;  1 drivers
v0x6000033d4360_0 .net *"_ivl_17", 0 0, L_0x6000030e5cc0;  1 drivers
v0x6000033d43f0_0 .net *"_ivl_20", 0 0, L_0x600002af20d0;  1 drivers
v0x6000033d4480_0 .net *"_ivl_22", 0 0, L_0x600002af1c70;  1 drivers
v0x6000033d4510_0 .net *"_ivl_24", 0 0, L_0x600002af1810;  1 drivers
v0x6000033d45a0_0 .net *"_ivl_25", 31 0, L_0x6000030e5d60;  1 drivers
L_0x148051378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d4630_0 .net *"_ivl_28", 15 0, L_0x148051378;  1 drivers
L_0x1480513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d46c0_0 .net/2u *"_ivl_29", 31 0, L_0x1480513c0;  1 drivers
L_0x148051258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033d4750_0 .net *"_ivl_3", 1 0, L_0x148051258;  1 drivers
v0x6000033d47e0_0 .net *"_ivl_31", 0 0, L_0x6000030e5b80;  1 drivers
L_0x1480512a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000033d4870_0 .net/2u *"_ivl_4", 3 0, L_0x1480512a0;  1 drivers
v0x6000033d4900_0 .net *"_ivl_6", 0 0, L_0x6000030e5fe0;  1 drivers
v0x6000033d4990_0 .net "do_clear", 0 0, L_0x600002af13b0;  1 drivers
v0x6000033d4a20_0 .net "load_weight", 0 0, L_0x600002af2530;  1 drivers
v0x6000033d4ab0_0 .net "weight_in", 7 0, L_0x6000030e5e00;  1 drivers
L_0x6000030e5f40 .concat [ 2 2 0 0], v0x6000033a37b0_0, L_0x148051258;
L_0x6000030e5fe0 .cmp/eq 4, L_0x6000030e5f40, L_0x1480512a0;
L_0x6000030e5ea0 .cmp/eq 3, v0x6000033d95f0_0, L_0x1480512e8;
L_0x6000030e5cc0 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051330;
L_0x6000030e5d60 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148051378;
L_0x6000030e5b80 .cmp/eq 32, L_0x6000030e5d60, L_0x1480513c0;
S_0x156f6c2e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f6c170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc5d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc5dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033cb570_0 .net *"_ivl_11", 0 0, L_0x6000030e5900;  1 drivers
v0x6000033cb600_0 .net *"_ivl_12", 15 0, L_0x6000030e59a0;  1 drivers
v0x6000033cb690_0 .net/s *"_ivl_4", 15 0, L_0x6000030e5c20;  1 drivers
v0x6000033cb720_0 .net/s *"_ivl_6", 15 0, L_0x6000030e5a40;  1 drivers
v0x6000033cb7b0_0 .net/s "a_signed", 7 0, v0x6000033cb960_0;  1 drivers
v0x6000033cb840_0 .net "act_in", 7 0, v0x6000033ca370_0;  alias, 1 drivers
v0x6000033cb8d0_0 .var "act_out", 7 0;
v0x6000033cb960_0 .var "act_reg", 7 0;
v0x6000033cb9f0_0 .net "clear_acc", 0 0, L_0x600002af13b0;  alias, 1 drivers
v0x6000033cba80_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033cbb10_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033cbba0_0 .net "load_weight", 0 0, L_0x600002af2530;  alias, 1 drivers
v0x6000033cbc30_0 .net/s "product", 15 0, L_0x6000030e5ae0;  1 drivers
v0x6000033cbcc0_0 .net/s "product_ext", 31 0, L_0x6000030e57c0;  1 drivers
v0x6000033cbd50_0 .net "psum_in", 31 0, v0x6000033ce7f0_0;  alias, 1 drivers
v0x6000033cbde0_0 .var "psum_out", 31 0;
v0x6000033cbe70_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033cbf00_0 .net/s "w_signed", 7 0, v0x6000033d4090_0;  1 drivers
v0x6000033d4000_0 .net "weight_in", 7 0, L_0x6000030e5e00;  alias, 1 drivers
v0x6000033d4090_0 .var "weight_reg", 7 0;
L_0x6000030e5c20 .extend/s 16, v0x6000033cb960_0;
L_0x6000030e5a40 .extend/s 16, v0x6000033d4090_0;
L_0x6000030e5ae0 .arith/mult 16, L_0x6000030e5c20, L_0x6000030e5a40;
L_0x6000030e5900 .part L_0x6000030e5ae0, 15, 1;
LS_0x6000030e59a0_0_0 .concat [ 1 1 1 1], L_0x6000030e5900, L_0x6000030e5900, L_0x6000030e5900, L_0x6000030e5900;
LS_0x6000030e59a0_0_4 .concat [ 1 1 1 1], L_0x6000030e5900, L_0x6000030e5900, L_0x6000030e5900, L_0x6000030e5900;
LS_0x6000030e59a0_0_8 .concat [ 1 1 1 1], L_0x6000030e5900, L_0x6000030e5900, L_0x6000030e5900, L_0x6000030e5900;
LS_0x6000030e59a0_0_12 .concat [ 1 1 1 1], L_0x6000030e5900, L_0x6000030e5900, L_0x6000030e5900, L_0x6000030e5900;
L_0x6000030e59a0 .concat [ 4 4 4 4], LS_0x6000030e59a0_0_0, LS_0x6000030e59a0_0_4, LS_0x6000030e59a0_0_8, LS_0x6000030e59a0_0_12;
L_0x6000030e57c0 .concat [ 16 16 0 0], L_0x6000030e5ae0, L_0x6000030e59a0;
S_0x156f69b20 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001488b40 .param/l "row" 1 7 213, +C4<010>;
S_0x156f69c90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x156f69b20;
 .timescale 0 0;
P_0x600001488bc0 .param/l "col" 1 7 214, +C4<00>;
L_0x600002af0e70 .functor AND 1, v0x6000033a3840_0, L_0x6000030e5680, C4<1>, C4<1>;
L_0x600002af0e00 .functor AND 1, L_0x6000030e55e0, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002af0d20 .functor OR 1, L_0x6000030e5540, L_0x600002af0e00, C4<0>, C4<0>;
L_0x600002af0d90 .functor AND 1, L_0x1480524a0, L_0x600002af0d20, C4<1>, C4<1>;
L_0x600002affb10 .functor AND 1, L_0x600002af0d90, L_0x6000030e54a0, C4<1>, C4<1>;
v0x6000033d5680_0 .net *"_ivl_0", 2 0, L_0x6000030e5860;  1 drivers
L_0x148051498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033d5710_0 .net/2u *"_ivl_11", 2 0, L_0x148051498;  1 drivers
v0x6000033d57a0_0 .net *"_ivl_13", 0 0, L_0x6000030e5540;  1 drivers
L_0x1480514e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033d5830_0 .net/2u *"_ivl_15", 2 0, L_0x1480514e0;  1 drivers
v0x6000033d58c0_0 .net *"_ivl_17", 0 0, L_0x6000030e55e0;  1 drivers
v0x6000033d5950_0 .net *"_ivl_20", 0 0, L_0x600002af0e00;  1 drivers
v0x6000033d59e0_0 .net *"_ivl_22", 0 0, L_0x600002af0d20;  1 drivers
v0x6000033d5a70_0 .net *"_ivl_24", 0 0, L_0x600002af0d90;  1 drivers
v0x6000033d5b00_0 .net *"_ivl_25", 31 0, L_0x6000030e5400;  1 drivers
L_0x148051528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d5b90_0 .net *"_ivl_28", 15 0, L_0x148051528;  1 drivers
L_0x148051570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d5c20_0 .net/2u *"_ivl_29", 31 0, L_0x148051570;  1 drivers
L_0x148051408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033d5cb0_0 .net *"_ivl_3", 0 0, L_0x148051408;  1 drivers
v0x6000033d5d40_0 .net *"_ivl_31", 0 0, L_0x6000030e54a0;  1 drivers
L_0x148051450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033d5dd0_0 .net/2u *"_ivl_4", 2 0, L_0x148051450;  1 drivers
v0x6000033d5e60_0 .net *"_ivl_6", 0 0, L_0x6000030e5680;  1 drivers
v0x6000033d5ef0_0 .net "do_clear", 0 0, L_0x600002affb10;  1 drivers
v0x6000033d5f80_0 .net "load_weight", 0 0, L_0x600002af0e70;  1 drivers
v0x6000033d6010_0 .net "weight_in", 7 0, L_0x6000030e5720;  1 drivers
L_0x6000030e5860 .concat [ 2 1 0 0], v0x6000033a37b0_0, L_0x148051408;
L_0x6000030e5680 .cmp/eq 3, L_0x6000030e5860, L_0x148051450;
L_0x6000030e5540 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051498;
L_0x6000030e55e0 .cmp/eq 3, v0x6000033d95f0_0, L_0x1480514e0;
L_0x6000030e5400 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148051528;
L_0x6000030e54a0 .cmp/eq 32, L_0x6000030e5400, L_0x148051570;
S_0x156f674d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f69c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc6100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc6140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033d4b40_0 .net *"_ivl_11", 0 0, L_0x6000030e5220;  1 drivers
v0x6000033d4bd0_0 .net *"_ivl_12", 15 0, L_0x6000030e5040;  1 drivers
v0x6000033d4c60_0 .net/s *"_ivl_4", 15 0, L_0x6000030e52c0;  1 drivers
v0x6000033d4cf0_0 .net/s *"_ivl_6", 15 0, L_0x6000030e5360;  1 drivers
v0x6000033d4d80_0 .net/s "a_signed", 7 0, v0x6000033d4f30_0;  1 drivers
v0x6000033d4e10_0 .net "act_in", 7 0, L_0x600002afe5a0;  alias, 1 drivers
v0x6000033d4ea0_0 .var "act_out", 7 0;
v0x6000033d4f30_0 .var "act_reg", 7 0;
v0x6000033d4fc0_0 .net "clear_acc", 0 0, L_0x600002affb10;  alias, 1 drivers
v0x6000033d5050_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033d50e0_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033d5170_0 .net "load_weight", 0 0, L_0x600002af0e70;  alias, 1 drivers
v0x6000033d5200_0 .net/s "product", 15 0, L_0x6000030e5180;  1 drivers
v0x6000033d5290_0 .net/s "product_ext", 31 0, L_0x6000030e50e0;  1 drivers
v0x6000033d5320_0 .net "psum_in", 31 0, v0x6000033cfd50_0;  alias, 1 drivers
v0x6000033d53b0_0 .var "psum_out", 31 0;
v0x6000033d5440_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033d54d0_0 .net/s "w_signed", 7 0, v0x6000033d55f0_0;  1 drivers
v0x6000033d5560_0 .net "weight_in", 7 0, L_0x6000030e5720;  alias, 1 drivers
v0x6000033d55f0_0 .var "weight_reg", 7 0;
L_0x6000030e52c0 .extend/s 16, v0x6000033d4f30_0;
L_0x6000030e5360 .extend/s 16, v0x6000033d55f0_0;
L_0x6000030e5180 .arith/mult 16, L_0x6000030e52c0, L_0x6000030e5360;
L_0x6000030e5220 .part L_0x6000030e5180, 15, 1;
LS_0x6000030e5040_0_0 .concat [ 1 1 1 1], L_0x6000030e5220, L_0x6000030e5220, L_0x6000030e5220, L_0x6000030e5220;
LS_0x6000030e5040_0_4 .concat [ 1 1 1 1], L_0x6000030e5220, L_0x6000030e5220, L_0x6000030e5220, L_0x6000030e5220;
LS_0x6000030e5040_0_8 .concat [ 1 1 1 1], L_0x6000030e5220, L_0x6000030e5220, L_0x6000030e5220, L_0x6000030e5220;
LS_0x6000030e5040_0_12 .concat [ 1 1 1 1], L_0x6000030e5220, L_0x6000030e5220, L_0x6000030e5220, L_0x6000030e5220;
L_0x6000030e5040 .concat [ 4 4 4 4], LS_0x6000030e5040_0_0, LS_0x6000030e5040_0_4, LS_0x6000030e5040_0_8, LS_0x6000030e5040_0_12;
L_0x6000030e50e0 .concat [ 16 16 0 0], L_0x6000030e5180, L_0x6000030e5040;
S_0x156f67640 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x156f69b20;
 .timescale 0 0;
P_0x600001488cc0 .param/l "col" 1 7 214, +C4<01>;
L_0x600002af80e0 .functor AND 1, v0x6000033a3840_0, L_0x6000030e4fa0, C4<1>, C4<1>;
L_0x600002af8150 .functor AND 1, L_0x6000030e4c80, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002af81c0 .functor OR 1, L_0x6000030e4e60, L_0x600002af8150, C4<0>, C4<0>;
L_0x600002af8230 .functor AND 1, L_0x1480524a0, L_0x600002af81c0, C4<1>, C4<1>;
L_0x600002af82a0 .functor AND 1, L_0x600002af8230, L_0x6000030e6800, C4<1>, C4<1>;
v0x6000033d6be0_0 .net *"_ivl_0", 2 0, L_0x6000030e4f00;  1 drivers
L_0x148051648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033d6c70_0 .net/2u *"_ivl_11", 2 0, L_0x148051648;  1 drivers
v0x6000033d6d00_0 .net *"_ivl_13", 0 0, L_0x6000030e4e60;  1 drivers
L_0x148051690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033d6d90_0 .net/2u *"_ivl_15", 2 0, L_0x148051690;  1 drivers
v0x6000033d6e20_0 .net *"_ivl_17", 0 0, L_0x6000030e4c80;  1 drivers
v0x6000033d6eb0_0 .net *"_ivl_20", 0 0, L_0x600002af8150;  1 drivers
v0x6000033d6f40_0 .net *"_ivl_22", 0 0, L_0x600002af81c0;  1 drivers
v0x6000033d6fd0_0 .net *"_ivl_24", 0 0, L_0x600002af8230;  1 drivers
v0x6000033d7060_0 .net *"_ivl_25", 31 0, L_0x6000030e4d20;  1 drivers
L_0x1480516d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d70f0_0 .net *"_ivl_28", 15 0, L_0x1480516d8;  1 drivers
L_0x148051720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d7180_0 .net/2u *"_ivl_29", 31 0, L_0x148051720;  1 drivers
L_0x1480515b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033d7210_0 .net *"_ivl_3", 0 0, L_0x1480515b8;  1 drivers
v0x6000033d72a0_0 .net *"_ivl_31", 0 0, L_0x6000030e6800;  1 drivers
L_0x148051600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000033d7330_0 .net/2u *"_ivl_4", 2 0, L_0x148051600;  1 drivers
v0x6000033d73c0_0 .net *"_ivl_6", 0 0, L_0x6000030e4fa0;  1 drivers
v0x6000033d7450_0 .net "do_clear", 0 0, L_0x600002af82a0;  1 drivers
v0x6000033d74e0_0 .net "load_weight", 0 0, L_0x600002af80e0;  1 drivers
v0x6000033d7570_0 .net "weight_in", 7 0, L_0x6000030e4dc0;  1 drivers
L_0x6000030e4f00 .concat [ 2 1 0 0], v0x6000033a37b0_0, L_0x1480515b8;
L_0x6000030e4fa0 .cmp/eq 3, L_0x6000030e4f00, L_0x148051600;
L_0x6000030e4e60 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051648;
L_0x6000030e4c80 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051690;
L_0x6000030e4d20 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x1480516d8;
L_0x6000030e6800 .cmp/eq 32, L_0x6000030e4d20, L_0x148051720;
S_0x156f64e80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f67640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc5e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc5e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033d60a0_0 .net *"_ivl_11", 0 0, L_0x6000030e6580;  1 drivers
v0x6000033d6130_0 .net *"_ivl_12", 15 0, L_0x6000030e6620;  1 drivers
v0x6000033d61c0_0 .net/s *"_ivl_4", 15 0, L_0x6000030e68a0;  1 drivers
v0x6000033d6250_0 .net/s *"_ivl_6", 15 0, L_0x6000030e66c0;  1 drivers
v0x6000033d62e0_0 .net/s "a_signed", 7 0, v0x6000033d6490_0;  1 drivers
v0x6000033d6370_0 .net "act_in", 7 0, v0x6000033d4ea0_0;  alias, 1 drivers
v0x6000033d6400_0 .var "act_out", 7 0;
v0x6000033d6490_0 .var "act_reg", 7 0;
v0x6000033d6520_0 .net "clear_acc", 0 0, L_0x600002af82a0;  alias, 1 drivers
v0x6000033d65b0_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033d6640_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033d66d0_0 .net "load_weight", 0 0, L_0x600002af80e0;  alias, 1 drivers
v0x6000033d6760_0 .net/s "product", 15 0, L_0x6000030e6760;  1 drivers
v0x6000033d67f0_0 .net/s "product_ext", 31 0, L_0x6000030e4960;  1 drivers
v0x6000033d6880_0 .net "psum_in", 31 0, v0x6000033c9320_0;  alias, 1 drivers
v0x6000033d6910_0 .var "psum_out", 31 0;
v0x6000033d69a0_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033d6a30_0 .net/s "w_signed", 7 0, v0x6000033d6b50_0;  1 drivers
v0x6000033d6ac0_0 .net "weight_in", 7 0, L_0x6000030e4dc0;  alias, 1 drivers
v0x6000033d6b50_0 .var "weight_reg", 7 0;
L_0x6000030e68a0 .extend/s 16, v0x6000033d6490_0;
L_0x6000030e66c0 .extend/s 16, v0x6000033d6b50_0;
L_0x6000030e6760 .arith/mult 16, L_0x6000030e68a0, L_0x6000030e66c0;
L_0x6000030e6580 .part L_0x6000030e6760, 15, 1;
LS_0x6000030e6620_0_0 .concat [ 1 1 1 1], L_0x6000030e6580, L_0x6000030e6580, L_0x6000030e6580, L_0x6000030e6580;
LS_0x6000030e6620_0_4 .concat [ 1 1 1 1], L_0x6000030e6580, L_0x6000030e6580, L_0x6000030e6580, L_0x6000030e6580;
LS_0x6000030e6620_0_8 .concat [ 1 1 1 1], L_0x6000030e6580, L_0x6000030e6580, L_0x6000030e6580, L_0x6000030e6580;
LS_0x6000030e6620_0_12 .concat [ 1 1 1 1], L_0x6000030e6580, L_0x6000030e6580, L_0x6000030e6580, L_0x6000030e6580;
L_0x6000030e6620 .concat [ 4 4 4 4], LS_0x6000030e6620_0_0, LS_0x6000030e6620_0_4, LS_0x6000030e6620_0_8, LS_0x6000030e6620_0_12;
L_0x6000030e4960 .concat [ 16 16 0 0], L_0x6000030e6760, L_0x6000030e6620;
S_0x156f64ff0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x156f69b20;
 .timescale 0 0;
P_0x600001488dc0 .param/l "col" 1 7 214, +C4<010>;
L_0x600002af83f0 .functor AND 1, v0x6000033a3840_0, L_0x6000030e4b40, C4<1>, C4<1>;
L_0x600002af8460 .functor AND 1, L_0x6000030e7c00, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002af84d0 .functor OR 1, L_0x6000030e7d40, L_0x600002af8460, C4<0>, C4<0>;
L_0x600002af8540 .functor AND 1, L_0x1480524a0, L_0x600002af84d0, C4<1>, C4<1>;
L_0x600002af85b0 .functor AND 1, L_0x600002af8540, L_0x6000030e7980, C4<1>, C4<1>;
v0x6000033d01b0_0 .net *"_ivl_0", 3 0, L_0x6000030e4a00;  1 drivers
L_0x1480517f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033d0240_0 .net/2u *"_ivl_11", 2 0, L_0x1480517f8;  1 drivers
v0x6000033d02d0_0 .net *"_ivl_13", 0 0, L_0x6000030e7d40;  1 drivers
L_0x148051840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033d0360_0 .net/2u *"_ivl_15", 2 0, L_0x148051840;  1 drivers
v0x6000033d03f0_0 .net *"_ivl_17", 0 0, L_0x6000030e7c00;  1 drivers
v0x6000033d0480_0 .net *"_ivl_20", 0 0, L_0x600002af8460;  1 drivers
v0x6000033d0510_0 .net *"_ivl_22", 0 0, L_0x600002af84d0;  1 drivers
v0x6000033d05a0_0 .net *"_ivl_24", 0 0, L_0x600002af8540;  1 drivers
v0x6000033d0630_0 .net *"_ivl_25", 31 0, L_0x6000030e7ac0;  1 drivers
L_0x148051888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d06c0_0 .net *"_ivl_28", 15 0, L_0x148051888;  1 drivers
L_0x1480518d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d0750_0 .net/2u *"_ivl_29", 31 0, L_0x1480518d0;  1 drivers
L_0x148051768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033d07e0_0 .net *"_ivl_3", 1 0, L_0x148051768;  1 drivers
v0x6000033d0870_0 .net *"_ivl_31", 0 0, L_0x6000030e7980;  1 drivers
L_0x1480517b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000033d0900_0 .net/2u *"_ivl_4", 3 0, L_0x1480517b0;  1 drivers
v0x6000033d0990_0 .net *"_ivl_6", 0 0, L_0x6000030e4b40;  1 drivers
v0x6000033d0a20_0 .net "do_clear", 0 0, L_0x600002af85b0;  1 drivers
v0x6000033d0ab0_0 .net "load_weight", 0 0, L_0x600002af83f0;  1 drivers
v0x6000033d0b40_0 .net "weight_in", 7 0, L_0x6000030e4be0;  1 drivers
L_0x6000030e4a00 .concat [ 2 2 0 0], v0x6000033a37b0_0, L_0x148051768;
L_0x6000030e4b40 .cmp/eq 4, L_0x6000030e4a00, L_0x1480517b0;
L_0x6000030e7d40 .cmp/eq 3, v0x6000033d95f0_0, L_0x1480517f8;
L_0x6000030e7c00 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051840;
L_0x6000030e7ac0 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148051888;
L_0x6000030e7980 .cmp/eq 32, L_0x6000030e7ac0, L_0x1480518d0;
S_0x156f62830 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f64ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc6000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc6040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033d7600_0 .net *"_ivl_11", 0 0, L_0x6000030ec1e0;  1 drivers
v0x6000033d7690_0 .net *"_ivl_12", 15 0, L_0x6000030ec280;  1 drivers
v0x6000033d7720_0 .net/s *"_ivl_4", 15 0, L_0x6000030ec000;  1 drivers
v0x6000033d77b0_0 .net/s *"_ivl_6", 15 0, L_0x6000030ec0a0;  1 drivers
v0x6000033d7840_0 .net/s "a_signed", 7 0, v0x6000033d79f0_0;  1 drivers
v0x6000033d78d0_0 .net "act_in", 7 0, v0x6000033d6400_0;  alias, 1 drivers
v0x6000033d7960_0 .var "act_out", 7 0;
v0x6000033d79f0_0 .var "act_reg", 7 0;
v0x6000033d7a80_0 .net "clear_acc", 0 0, L_0x600002af85b0;  alias, 1 drivers
v0x6000033d7b10_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033d7ba0_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033d7c30_0 .net "load_weight", 0 0, L_0x600002af83f0;  alias, 1 drivers
v0x6000033d7cc0_0 .net/s "product", 15 0, L_0x6000030ec140;  1 drivers
v0x6000033d7d50_0 .net/s "product_ext", 31 0, L_0x6000030ec320;  1 drivers
v0x6000033d7de0_0 .net "psum_in", 31 0, v0x6000033ca880_0;  alias, 1 drivers
v0x6000033d7e70_0 .var "psum_out", 31 0;
v0x6000033d7f00_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033d0000_0 .net/s "w_signed", 7 0, v0x6000033d0120_0;  1 drivers
v0x6000033d0090_0 .net "weight_in", 7 0, L_0x6000030e4be0;  alias, 1 drivers
v0x6000033d0120_0 .var "weight_reg", 7 0;
L_0x6000030ec000 .extend/s 16, v0x6000033d79f0_0;
L_0x6000030ec0a0 .extend/s 16, v0x6000033d0120_0;
L_0x6000030ec140 .arith/mult 16, L_0x6000030ec000, L_0x6000030ec0a0;
L_0x6000030ec1e0 .part L_0x6000030ec140, 15, 1;
LS_0x6000030ec280_0_0 .concat [ 1 1 1 1], L_0x6000030ec1e0, L_0x6000030ec1e0, L_0x6000030ec1e0, L_0x6000030ec1e0;
LS_0x6000030ec280_0_4 .concat [ 1 1 1 1], L_0x6000030ec1e0, L_0x6000030ec1e0, L_0x6000030ec1e0, L_0x6000030ec1e0;
LS_0x6000030ec280_0_8 .concat [ 1 1 1 1], L_0x6000030ec1e0, L_0x6000030ec1e0, L_0x6000030ec1e0, L_0x6000030ec1e0;
LS_0x6000030ec280_0_12 .concat [ 1 1 1 1], L_0x6000030ec1e0, L_0x6000030ec1e0, L_0x6000030ec1e0, L_0x6000030ec1e0;
L_0x6000030ec280 .concat [ 4 4 4 4], LS_0x6000030ec280_0_0, LS_0x6000030ec280_0_4, LS_0x6000030ec280_0_8, LS_0x6000030ec280_0_12;
L_0x6000030ec320 .concat [ 16 16 0 0], L_0x6000030ec140, L_0x6000030ec280;
S_0x156f629a0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x156f69b20;
 .timescale 0 0;
P_0x600001488ec0 .param/l "col" 1 7 214, +C4<011>;
L_0x600002af8700 .functor AND 1, v0x6000033a3840_0, L_0x6000030ec460, C4<1>, C4<1>;
L_0x600002af8770 .functor AND 1, L_0x6000030ec640, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002af87e0 .functor OR 1, L_0x6000030ec5a0, L_0x600002af8770, C4<0>, C4<0>;
L_0x600002af8850 .functor AND 1, L_0x1480524a0, L_0x600002af87e0, C4<1>, C4<1>;
L_0x600002af88c0 .functor AND 1, L_0x600002af8850, L_0x6000030ec780, C4<1>, C4<1>;
v0x6000033d1710_0 .net *"_ivl_0", 3 0, L_0x6000030ec3c0;  1 drivers
L_0x1480519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033d17a0_0 .net/2u *"_ivl_11", 2 0, L_0x1480519a8;  1 drivers
v0x6000033d1830_0 .net *"_ivl_13", 0 0, L_0x6000030ec5a0;  1 drivers
L_0x1480519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033d18c0_0 .net/2u *"_ivl_15", 2 0, L_0x1480519f0;  1 drivers
v0x6000033d1950_0 .net *"_ivl_17", 0 0, L_0x6000030ec640;  1 drivers
v0x6000033d19e0_0 .net *"_ivl_20", 0 0, L_0x600002af8770;  1 drivers
v0x6000033d1a70_0 .net *"_ivl_22", 0 0, L_0x600002af87e0;  1 drivers
v0x6000033d1b00_0 .net *"_ivl_24", 0 0, L_0x600002af8850;  1 drivers
v0x6000033d1b90_0 .net *"_ivl_25", 31 0, L_0x6000030ec6e0;  1 drivers
L_0x148051a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d1c20_0 .net *"_ivl_28", 15 0, L_0x148051a38;  1 drivers
L_0x148051a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d1cb0_0 .net/2u *"_ivl_29", 31 0, L_0x148051a80;  1 drivers
L_0x148051918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033d1d40_0 .net *"_ivl_3", 1 0, L_0x148051918;  1 drivers
v0x6000033d1dd0_0 .net *"_ivl_31", 0 0, L_0x6000030ec780;  1 drivers
L_0x148051960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000033d1e60_0 .net/2u *"_ivl_4", 3 0, L_0x148051960;  1 drivers
v0x6000033d1ef0_0 .net *"_ivl_6", 0 0, L_0x6000030ec460;  1 drivers
v0x6000033d1f80_0 .net "do_clear", 0 0, L_0x600002af88c0;  1 drivers
v0x6000033d2010_0 .net "load_weight", 0 0, L_0x600002af8700;  1 drivers
v0x6000033d20a0_0 .net "weight_in", 7 0, L_0x6000030ec500;  1 drivers
L_0x6000030ec3c0 .concat [ 2 2 0 0], v0x6000033a37b0_0, L_0x148051918;
L_0x6000030ec460 .cmp/eq 4, L_0x6000030ec3c0, L_0x148051960;
L_0x6000030ec5a0 .cmp/eq 3, v0x6000033d95f0_0, L_0x1480519a8;
L_0x6000030ec640 .cmp/eq 3, v0x6000033d95f0_0, L_0x1480519f0;
L_0x6000030ec6e0 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148051a38;
L_0x6000030ec780 .cmp/eq 32, L_0x6000030ec6e0, L_0x148051a80;
S_0x156f601e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f629a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc6180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc61c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033d0bd0_0 .net *"_ivl_11", 0 0, L_0x6000030eca00;  1 drivers
v0x6000033d0c60_0 .net *"_ivl_12", 15 0, L_0x6000030ecaa0;  1 drivers
v0x6000033d0cf0_0 .net/s *"_ivl_4", 15 0, L_0x6000030ec820;  1 drivers
v0x6000033d0d80_0 .net/s *"_ivl_6", 15 0, L_0x6000030ec8c0;  1 drivers
v0x6000033d0e10_0 .net/s "a_signed", 7 0, v0x6000033d0fc0_0;  1 drivers
v0x6000033d0ea0_0 .net "act_in", 7 0, v0x6000033d7960_0;  alias, 1 drivers
v0x6000033d0f30_0 .var "act_out", 7 0;
v0x6000033d0fc0_0 .var "act_reg", 7 0;
v0x6000033d1050_0 .net "clear_acc", 0 0, L_0x600002af88c0;  alias, 1 drivers
v0x6000033d10e0_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033d1170_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033d1200_0 .net "load_weight", 0 0, L_0x600002af8700;  alias, 1 drivers
v0x6000033d1290_0 .net/s "product", 15 0, L_0x6000030ec960;  1 drivers
v0x6000033d1320_0 .net/s "product_ext", 31 0, L_0x6000030ecb40;  1 drivers
v0x6000033d13b0_0 .net "psum_in", 31 0, v0x6000033cbde0_0;  alias, 1 drivers
v0x6000033d1440_0 .var "psum_out", 31 0;
v0x6000033d14d0_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033d1560_0 .net/s "w_signed", 7 0, v0x6000033d1680_0;  1 drivers
v0x6000033d15f0_0 .net "weight_in", 7 0, L_0x6000030ec500;  alias, 1 drivers
v0x6000033d1680_0 .var "weight_reg", 7 0;
L_0x6000030ec820 .extend/s 16, v0x6000033d0fc0_0;
L_0x6000030ec8c0 .extend/s 16, v0x6000033d1680_0;
L_0x6000030ec960 .arith/mult 16, L_0x6000030ec820, L_0x6000030ec8c0;
L_0x6000030eca00 .part L_0x6000030ec960, 15, 1;
LS_0x6000030ecaa0_0_0 .concat [ 1 1 1 1], L_0x6000030eca00, L_0x6000030eca00, L_0x6000030eca00, L_0x6000030eca00;
LS_0x6000030ecaa0_0_4 .concat [ 1 1 1 1], L_0x6000030eca00, L_0x6000030eca00, L_0x6000030eca00, L_0x6000030eca00;
LS_0x6000030ecaa0_0_8 .concat [ 1 1 1 1], L_0x6000030eca00, L_0x6000030eca00, L_0x6000030eca00, L_0x6000030eca00;
LS_0x6000030ecaa0_0_12 .concat [ 1 1 1 1], L_0x6000030eca00, L_0x6000030eca00, L_0x6000030eca00, L_0x6000030eca00;
L_0x6000030ecaa0 .concat [ 4 4 4 4], LS_0x6000030ecaa0_0_0, LS_0x6000030ecaa0_0_4, LS_0x6000030ecaa0_0_8, LS_0x6000030ecaa0_0_12;
L_0x6000030ecb40 .concat [ 16 16 0 0], L_0x6000030ec960, L_0x6000030ecaa0;
S_0x156f60350 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001488fc0 .param/l "row" 1 7 213, +C4<011>;
S_0x156f5db90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x156f60350;
 .timescale 0 0;
P_0x600001489040 .param/l "col" 1 7 214, +C4<00>;
L_0x600002af8a10 .functor AND 1, v0x6000033a3840_0, L_0x6000030ecc80, C4<1>, C4<1>;
L_0x600002af8a80 .functor AND 1, L_0x6000030ece60, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002af8af0 .functor OR 1, L_0x6000030ecdc0, L_0x600002af8a80, C4<0>, C4<0>;
L_0x600002af8b60 .functor AND 1, L_0x1480524a0, L_0x600002af8af0, C4<1>, C4<1>;
L_0x600002af8bd0 .functor AND 1, L_0x600002af8b60, L_0x6000030ecfa0, C4<1>, C4<1>;
v0x6000033d2c70_0 .net *"_ivl_0", 2 0, L_0x6000030ecbe0;  1 drivers
L_0x148051b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033d2d00_0 .net/2u *"_ivl_11", 2 0, L_0x148051b58;  1 drivers
v0x6000033d2d90_0 .net *"_ivl_13", 0 0, L_0x6000030ecdc0;  1 drivers
L_0x148051ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033d2e20_0 .net/2u *"_ivl_15", 2 0, L_0x148051ba0;  1 drivers
v0x6000033d2eb0_0 .net *"_ivl_17", 0 0, L_0x6000030ece60;  1 drivers
v0x6000033d2f40_0 .net *"_ivl_20", 0 0, L_0x600002af8a80;  1 drivers
v0x6000033d2fd0_0 .net *"_ivl_22", 0 0, L_0x600002af8af0;  1 drivers
v0x6000033d3060_0 .net *"_ivl_24", 0 0, L_0x600002af8b60;  1 drivers
v0x6000033d30f0_0 .net *"_ivl_25", 31 0, L_0x6000030ecf00;  1 drivers
L_0x148051be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d3180_0 .net *"_ivl_28", 15 0, L_0x148051be8;  1 drivers
L_0x148051c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033d3210_0 .net/2u *"_ivl_29", 31 0, L_0x148051c30;  1 drivers
L_0x148051ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033d32a0_0 .net *"_ivl_3", 0 0, L_0x148051ac8;  1 drivers
v0x6000033d3330_0 .net *"_ivl_31", 0 0, L_0x6000030ecfa0;  1 drivers
L_0x148051b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033d33c0_0 .net/2u *"_ivl_4", 2 0, L_0x148051b10;  1 drivers
v0x6000033d3450_0 .net *"_ivl_6", 0 0, L_0x6000030ecc80;  1 drivers
v0x6000033d34e0_0 .net "do_clear", 0 0, L_0x600002af8bd0;  1 drivers
v0x6000033d3570_0 .net "load_weight", 0 0, L_0x600002af8a10;  1 drivers
v0x6000033d3600_0 .net "weight_in", 7 0, L_0x6000030ecd20;  1 drivers
L_0x6000030ecbe0 .concat [ 2 1 0 0], v0x6000033a37b0_0, L_0x148051ac8;
L_0x6000030ecc80 .cmp/eq 3, L_0x6000030ecbe0, L_0x148051b10;
L_0x6000030ecdc0 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051b58;
L_0x6000030ece60 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051ba0;
L_0x6000030ecf00 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148051be8;
L_0x6000030ecfa0 .cmp/eq 32, L_0x6000030ecf00, L_0x148051c30;
S_0x156f5dd00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f5db90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc6200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc6240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033d2130_0 .net *"_ivl_11", 0 0, L_0x6000030ed220;  1 drivers
v0x6000033d21c0_0 .net *"_ivl_12", 15 0, L_0x6000030ed2c0;  1 drivers
v0x6000033d2250_0 .net/s *"_ivl_4", 15 0, L_0x6000030ed040;  1 drivers
v0x6000033d22e0_0 .net/s *"_ivl_6", 15 0, L_0x6000030ed0e0;  1 drivers
v0x6000033d2370_0 .net/s "a_signed", 7 0, v0x6000033d2520_0;  1 drivers
v0x6000033d2400_0 .net "act_in", 7 0, L_0x600002afe450;  alias, 1 drivers
v0x6000033d2490_0 .var "act_out", 7 0;
v0x6000033d2520_0 .var "act_reg", 7 0;
v0x6000033d25b0_0 .net "clear_acc", 0 0, L_0x600002af8bd0;  alias, 1 drivers
v0x6000033d2640_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033d26d0_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033d2760_0 .net "load_weight", 0 0, L_0x600002af8a10;  alias, 1 drivers
v0x6000033d27f0_0 .net/s "product", 15 0, L_0x6000030ed180;  1 drivers
v0x6000033d2880_0 .net/s "product_ext", 31 0, L_0x6000030ed360;  1 drivers
v0x6000033d2910_0 .net "psum_in", 31 0, v0x6000033d53b0_0;  alias, 1 drivers
v0x6000033d29a0_0 .var "psum_out", 31 0;
v0x6000033d2a30_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033d2ac0_0 .net/s "w_signed", 7 0, v0x6000033d2be0_0;  1 drivers
v0x6000033d2b50_0 .net "weight_in", 7 0, L_0x6000030ecd20;  alias, 1 drivers
v0x6000033d2be0_0 .var "weight_reg", 7 0;
L_0x6000030ed040 .extend/s 16, v0x6000033d2520_0;
L_0x6000030ed0e0 .extend/s 16, v0x6000033d2be0_0;
L_0x6000030ed180 .arith/mult 16, L_0x6000030ed040, L_0x6000030ed0e0;
L_0x6000030ed220 .part L_0x6000030ed180, 15, 1;
LS_0x6000030ed2c0_0_0 .concat [ 1 1 1 1], L_0x6000030ed220, L_0x6000030ed220, L_0x6000030ed220, L_0x6000030ed220;
LS_0x6000030ed2c0_0_4 .concat [ 1 1 1 1], L_0x6000030ed220, L_0x6000030ed220, L_0x6000030ed220, L_0x6000030ed220;
LS_0x6000030ed2c0_0_8 .concat [ 1 1 1 1], L_0x6000030ed220, L_0x6000030ed220, L_0x6000030ed220, L_0x6000030ed220;
LS_0x6000030ed2c0_0_12 .concat [ 1 1 1 1], L_0x6000030ed220, L_0x6000030ed220, L_0x6000030ed220, L_0x6000030ed220;
L_0x6000030ed2c0 .concat [ 4 4 4 4], LS_0x6000030ed2c0_0_0, LS_0x6000030ed2c0_0_4, LS_0x6000030ed2c0_0_8, LS_0x6000030ed2c0_0_12;
L_0x6000030ed360 .concat [ 16 16 0 0], L_0x6000030ed180, L_0x6000030ed2c0;
S_0x156f9bde0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x156f60350;
 .timescale 0 0;
P_0x600001489140 .param/l "col" 1 7 214, +C4<01>;
L_0x600002af8d20 .functor AND 1, v0x6000033a3840_0, L_0x6000030ed4a0, C4<1>, C4<1>;
L_0x600002af8d90 .functor AND 1, L_0x6000030ed680, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002af8e00 .functor OR 1, L_0x6000030ed5e0, L_0x600002af8d90, C4<0>, C4<0>;
L_0x600002af8e70 .functor AND 1, L_0x1480524a0, L_0x600002af8e00, C4<1>, C4<1>;
L_0x600002af8ee0 .functor AND 1, L_0x600002af8e70, L_0x6000030ed7c0, C4<1>, C4<1>;
v0x6000033dc240_0 .net *"_ivl_0", 2 0, L_0x6000030ed400;  1 drivers
L_0x148051d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033dc2d0_0 .net/2u *"_ivl_11", 2 0, L_0x148051d08;  1 drivers
v0x6000033dc360_0 .net *"_ivl_13", 0 0, L_0x6000030ed5e0;  1 drivers
L_0x148051d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033dc3f0_0 .net/2u *"_ivl_15", 2 0, L_0x148051d50;  1 drivers
v0x6000033dc480_0 .net *"_ivl_17", 0 0, L_0x6000030ed680;  1 drivers
v0x6000033dc510_0 .net *"_ivl_20", 0 0, L_0x600002af8d90;  1 drivers
v0x6000033dc5a0_0 .net *"_ivl_22", 0 0, L_0x600002af8e00;  1 drivers
v0x6000033dc630_0 .net *"_ivl_24", 0 0, L_0x600002af8e70;  1 drivers
v0x6000033dc6c0_0 .net *"_ivl_25", 31 0, L_0x6000030ed720;  1 drivers
L_0x148051d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033dc750_0 .net *"_ivl_28", 15 0, L_0x148051d98;  1 drivers
L_0x148051de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033dc7e0_0 .net/2u *"_ivl_29", 31 0, L_0x148051de0;  1 drivers
L_0x148051c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000033dc870_0 .net *"_ivl_3", 0 0, L_0x148051c78;  1 drivers
v0x6000033dc900_0 .net *"_ivl_31", 0 0, L_0x6000030ed7c0;  1 drivers
L_0x148051cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000033dc990_0 .net/2u *"_ivl_4", 2 0, L_0x148051cc0;  1 drivers
v0x6000033dca20_0 .net *"_ivl_6", 0 0, L_0x6000030ed4a0;  1 drivers
v0x6000033dcab0_0 .net "do_clear", 0 0, L_0x600002af8ee0;  1 drivers
v0x6000033dcb40_0 .net "load_weight", 0 0, L_0x600002af8d20;  1 drivers
v0x6000033dcbd0_0 .net "weight_in", 7 0, L_0x6000030ed540;  1 drivers
L_0x6000030ed400 .concat [ 2 1 0 0], v0x6000033a37b0_0, L_0x148051c78;
L_0x6000030ed4a0 .cmp/eq 3, L_0x6000030ed400, L_0x148051cc0;
L_0x6000030ed5e0 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051d08;
L_0x6000030ed680 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051d50;
L_0x6000030ed720 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148051d98;
L_0x6000030ed7c0 .cmp/eq 32, L_0x6000030ed720, L_0x148051de0;
S_0x156f9bf50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f9bde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc6280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc62c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033d3690_0 .net *"_ivl_11", 0 0, L_0x6000030eda40;  1 drivers
v0x6000033d3720_0 .net *"_ivl_12", 15 0, L_0x6000030edae0;  1 drivers
v0x6000033d37b0_0 .net/s *"_ivl_4", 15 0, L_0x6000030ed860;  1 drivers
v0x6000033d3840_0 .net/s *"_ivl_6", 15 0, L_0x6000030ed900;  1 drivers
v0x6000033d38d0_0 .net/s "a_signed", 7 0, v0x6000033d3a80_0;  1 drivers
v0x6000033d3960_0 .net "act_in", 7 0, v0x6000033d2490_0;  alias, 1 drivers
v0x6000033d39f0_0 .var "act_out", 7 0;
v0x6000033d3a80_0 .var "act_reg", 7 0;
v0x6000033d3b10_0 .net "clear_acc", 0 0, L_0x600002af8ee0;  alias, 1 drivers
v0x6000033d3ba0_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033d3c30_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033d3cc0_0 .net "load_weight", 0 0, L_0x600002af8d20;  alias, 1 drivers
v0x6000033d3d50_0 .net/s "product", 15 0, L_0x6000030ed9a0;  1 drivers
v0x6000033d3de0_0 .net/s "product_ext", 31 0, L_0x6000030edb80;  1 drivers
v0x6000033d3e70_0 .net "psum_in", 31 0, v0x6000033d6910_0;  alias, 1 drivers
v0x6000033d3f00_0 .var "psum_out", 31 0;
v0x6000033dc000_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033dc090_0 .net/s "w_signed", 7 0, v0x6000033dc1b0_0;  1 drivers
v0x6000033dc120_0 .net "weight_in", 7 0, L_0x6000030ed540;  alias, 1 drivers
v0x6000033dc1b0_0 .var "weight_reg", 7 0;
L_0x6000030ed860 .extend/s 16, v0x6000033d3a80_0;
L_0x6000030ed900 .extend/s 16, v0x6000033dc1b0_0;
L_0x6000030ed9a0 .arith/mult 16, L_0x6000030ed860, L_0x6000030ed900;
L_0x6000030eda40 .part L_0x6000030ed9a0, 15, 1;
LS_0x6000030edae0_0_0 .concat [ 1 1 1 1], L_0x6000030eda40, L_0x6000030eda40, L_0x6000030eda40, L_0x6000030eda40;
LS_0x6000030edae0_0_4 .concat [ 1 1 1 1], L_0x6000030eda40, L_0x6000030eda40, L_0x6000030eda40, L_0x6000030eda40;
LS_0x6000030edae0_0_8 .concat [ 1 1 1 1], L_0x6000030eda40, L_0x6000030eda40, L_0x6000030eda40, L_0x6000030eda40;
LS_0x6000030edae0_0_12 .concat [ 1 1 1 1], L_0x6000030eda40, L_0x6000030eda40, L_0x6000030eda40, L_0x6000030eda40;
L_0x6000030edae0 .concat [ 4 4 4 4], LS_0x6000030edae0_0_0, LS_0x6000030edae0_0_4, LS_0x6000030edae0_0_8, LS_0x6000030edae0_0_12;
L_0x6000030edb80 .concat [ 16 16 0 0], L_0x6000030ed9a0, L_0x6000030edae0;
S_0x156f9c460 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x156f60350;
 .timescale 0 0;
P_0x600001489240 .param/l "col" 1 7 214, +C4<010>;
L_0x600002af9030 .functor AND 1, v0x6000033a3840_0, L_0x6000030edcc0, C4<1>, C4<1>;
L_0x600002af90a0 .functor AND 1, L_0x6000030edea0, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002af9110 .functor OR 1, L_0x6000030ede00, L_0x600002af90a0, C4<0>, C4<0>;
L_0x600002af9180 .functor AND 1, L_0x1480524a0, L_0x600002af9110, C4<1>, C4<1>;
L_0x600002af91f0 .functor AND 1, L_0x600002af9180, L_0x6000030edfe0, C4<1>, C4<1>;
v0x6000033dd7a0_0 .net *"_ivl_0", 3 0, L_0x6000030edc20;  1 drivers
L_0x148051eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033dd830_0 .net/2u *"_ivl_11", 2 0, L_0x148051eb8;  1 drivers
v0x6000033dd8c0_0 .net *"_ivl_13", 0 0, L_0x6000030ede00;  1 drivers
L_0x148051f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033dd950_0 .net/2u *"_ivl_15", 2 0, L_0x148051f00;  1 drivers
v0x6000033dd9e0_0 .net *"_ivl_17", 0 0, L_0x6000030edea0;  1 drivers
v0x6000033dda70_0 .net *"_ivl_20", 0 0, L_0x600002af90a0;  1 drivers
v0x6000033ddb00_0 .net *"_ivl_22", 0 0, L_0x600002af9110;  1 drivers
v0x6000033ddb90_0 .net *"_ivl_24", 0 0, L_0x600002af9180;  1 drivers
v0x6000033ddc20_0 .net *"_ivl_25", 31 0, L_0x6000030edf40;  1 drivers
L_0x148051f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033ddcb0_0 .net *"_ivl_28", 15 0, L_0x148051f48;  1 drivers
L_0x148051f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033ddd40_0 .net/2u *"_ivl_29", 31 0, L_0x148051f90;  1 drivers
L_0x148051e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033dddd0_0 .net *"_ivl_3", 1 0, L_0x148051e28;  1 drivers
v0x6000033dde60_0 .net *"_ivl_31", 0 0, L_0x6000030edfe0;  1 drivers
L_0x148051e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000033ddef0_0 .net/2u *"_ivl_4", 3 0, L_0x148051e70;  1 drivers
v0x6000033ddf80_0 .net *"_ivl_6", 0 0, L_0x6000030edcc0;  1 drivers
v0x6000033de010_0 .net "do_clear", 0 0, L_0x600002af91f0;  1 drivers
v0x6000033de0a0_0 .net "load_weight", 0 0, L_0x600002af9030;  1 drivers
v0x6000033de130_0 .net "weight_in", 7 0, L_0x6000030edd60;  1 drivers
L_0x6000030edc20 .concat [ 2 2 0 0], v0x6000033a37b0_0, L_0x148051e28;
L_0x6000030edcc0 .cmp/eq 4, L_0x6000030edc20, L_0x148051e70;
L_0x6000030ede00 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051eb8;
L_0x6000030edea0 .cmp/eq 3, v0x6000033d95f0_0, L_0x148051f00;
L_0x6000030edf40 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x148051f48;
L_0x6000030edfe0 .cmp/eq 32, L_0x6000030edf40, L_0x148051f90;
S_0x156f9c5d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f9c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc6300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc6340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033dcc60_0 .net *"_ivl_11", 0 0, L_0x6000030ee260;  1 drivers
v0x6000033dccf0_0 .net *"_ivl_12", 15 0, L_0x6000030ee300;  1 drivers
v0x6000033dcd80_0 .net/s *"_ivl_4", 15 0, L_0x6000030ee080;  1 drivers
v0x6000033dce10_0 .net/s *"_ivl_6", 15 0, L_0x6000030ee120;  1 drivers
v0x6000033dcea0_0 .net/s "a_signed", 7 0, v0x6000033dd050_0;  1 drivers
v0x6000033dcf30_0 .net "act_in", 7 0, v0x6000033d39f0_0;  alias, 1 drivers
v0x6000033dcfc0_0 .var "act_out", 7 0;
v0x6000033dd050_0 .var "act_reg", 7 0;
v0x6000033dd0e0_0 .net "clear_acc", 0 0, L_0x600002af91f0;  alias, 1 drivers
v0x6000033dd170_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033dd200_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033dd290_0 .net "load_weight", 0 0, L_0x600002af9030;  alias, 1 drivers
v0x6000033dd320_0 .net/s "product", 15 0, L_0x6000030ee1c0;  1 drivers
v0x6000033dd3b0_0 .net/s "product_ext", 31 0, L_0x6000030ee3a0;  1 drivers
v0x6000033dd440_0 .net "psum_in", 31 0, v0x6000033d7e70_0;  alias, 1 drivers
v0x6000033dd4d0_0 .var "psum_out", 31 0;
v0x6000033dd560_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033dd5f0_0 .net/s "w_signed", 7 0, v0x6000033dd710_0;  1 drivers
v0x6000033dd680_0 .net "weight_in", 7 0, L_0x6000030edd60;  alias, 1 drivers
v0x6000033dd710_0 .var "weight_reg", 7 0;
L_0x6000030ee080 .extend/s 16, v0x6000033dd050_0;
L_0x6000030ee120 .extend/s 16, v0x6000033dd710_0;
L_0x6000030ee1c0 .arith/mult 16, L_0x6000030ee080, L_0x6000030ee120;
L_0x6000030ee260 .part L_0x6000030ee1c0, 15, 1;
LS_0x6000030ee300_0_0 .concat [ 1 1 1 1], L_0x6000030ee260, L_0x6000030ee260, L_0x6000030ee260, L_0x6000030ee260;
LS_0x6000030ee300_0_4 .concat [ 1 1 1 1], L_0x6000030ee260, L_0x6000030ee260, L_0x6000030ee260, L_0x6000030ee260;
LS_0x6000030ee300_0_8 .concat [ 1 1 1 1], L_0x6000030ee260, L_0x6000030ee260, L_0x6000030ee260, L_0x6000030ee260;
LS_0x6000030ee300_0_12 .concat [ 1 1 1 1], L_0x6000030ee260, L_0x6000030ee260, L_0x6000030ee260, L_0x6000030ee260;
L_0x6000030ee300 .concat [ 4 4 4 4], LS_0x6000030ee300_0_0, LS_0x6000030ee300_0_4, LS_0x6000030ee300_0_8, LS_0x6000030ee300_0_12;
L_0x6000030ee3a0 .concat [ 16 16 0 0], L_0x6000030ee1c0, L_0x6000030ee300;
S_0x156f53500 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x156f60350;
 .timescale 0 0;
P_0x600001489340 .param/l "col" 1 7 214, +C4<011>;
L_0x600002af9340 .functor AND 1, v0x6000033a3840_0, L_0x6000030ee4e0, C4<1>, C4<1>;
L_0x600002af93b0 .functor AND 1, L_0x6000030ee6c0, v0x6000033a22e0_0, C4<1>, C4<1>;
L_0x600002af9420 .functor OR 1, L_0x6000030ee620, L_0x600002af93b0, C4<0>, C4<0>;
L_0x600002af9490 .functor AND 1, L_0x1480524a0, L_0x600002af9420, C4<1>, C4<1>;
L_0x600002af9500 .functor AND 1, L_0x600002af9490, L_0x6000030ee800, C4<1>, C4<1>;
v0x6000033ded00_0 .net *"_ivl_0", 3 0, L_0x6000030ee440;  1 drivers
L_0x148052068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000033ded90_0 .net/2u *"_ivl_11", 2 0, L_0x148052068;  1 drivers
v0x6000033dee20_0 .net *"_ivl_13", 0 0, L_0x6000030ee620;  1 drivers
L_0x1480520b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033deeb0_0 .net/2u *"_ivl_15", 2 0, L_0x1480520b0;  1 drivers
v0x6000033def40_0 .net *"_ivl_17", 0 0, L_0x6000030ee6c0;  1 drivers
v0x6000033defd0_0 .net *"_ivl_20", 0 0, L_0x600002af93b0;  1 drivers
v0x6000033df060_0 .net *"_ivl_22", 0 0, L_0x600002af9420;  1 drivers
v0x6000033df0f0_0 .net *"_ivl_24", 0 0, L_0x600002af9490;  1 drivers
v0x6000033df180_0 .net *"_ivl_25", 31 0, L_0x6000030ee760;  1 drivers
L_0x1480520f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033df210_0 .net *"_ivl_28", 15 0, L_0x1480520f8;  1 drivers
L_0x148052140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000033df2a0_0 .net/2u *"_ivl_29", 31 0, L_0x148052140;  1 drivers
L_0x148051fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033df330_0 .net *"_ivl_3", 1 0, L_0x148051fd8;  1 drivers
v0x6000033df3c0_0 .net *"_ivl_31", 0 0, L_0x6000030ee800;  1 drivers
L_0x148052020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000033df450_0 .net/2u *"_ivl_4", 3 0, L_0x148052020;  1 drivers
v0x6000033df4e0_0 .net *"_ivl_6", 0 0, L_0x6000030ee4e0;  1 drivers
v0x6000033df570_0 .net "do_clear", 0 0, L_0x600002af9500;  1 drivers
v0x6000033df600_0 .net "load_weight", 0 0, L_0x600002af9340;  1 drivers
v0x6000033df690_0 .net "weight_in", 7 0, L_0x6000030ee580;  1 drivers
L_0x6000030ee440 .concat [ 2 2 0 0], v0x6000033a37b0_0, L_0x148051fd8;
L_0x6000030ee4e0 .cmp/eq 4, L_0x6000030ee440, L_0x148052020;
L_0x6000030ee620 .cmp/eq 3, v0x6000033d95f0_0, L_0x148052068;
L_0x6000030ee6c0 .cmp/eq 3, v0x6000033d95f0_0, L_0x1480520b0;
L_0x6000030ee760 .concat [ 16 16 0 0], v0x6000033d8cf0_0, L_0x1480520f8;
L_0x6000030ee800 .cmp/eq 32, L_0x6000030ee760, L_0x148052140;
S_0x156f910d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x156f53500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002fc6380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002fc63c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000033de1c0_0 .net *"_ivl_11", 0 0, L_0x6000030eea80;  1 drivers
v0x6000033de250_0 .net *"_ivl_12", 15 0, L_0x6000030eeb20;  1 drivers
v0x6000033de2e0_0 .net/s *"_ivl_4", 15 0, L_0x6000030ee8a0;  1 drivers
v0x6000033de370_0 .net/s *"_ivl_6", 15 0, L_0x6000030ee940;  1 drivers
v0x6000033de400_0 .net/s "a_signed", 7 0, v0x6000033de5b0_0;  1 drivers
v0x6000033de490_0 .net "act_in", 7 0, v0x6000033dcfc0_0;  alias, 1 drivers
v0x6000033de520_0 .var "act_out", 7 0;
v0x6000033de5b0_0 .var "act_reg", 7 0;
v0x6000033de640_0 .net "clear_acc", 0 0, L_0x600002af9500;  alias, 1 drivers
v0x6000033de6d0_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033de760_0 .net "enable", 0 0, L_0x600002af9ce0;  alias, 1 drivers
v0x6000033de7f0_0 .net "load_weight", 0 0, L_0x600002af9340;  alias, 1 drivers
v0x6000033de880_0 .net/s "product", 15 0, L_0x6000030ee9e0;  1 drivers
v0x6000033de910_0 .net/s "product_ext", 31 0, L_0x6000030eebc0;  1 drivers
v0x6000033de9a0_0 .net "psum_in", 31 0, v0x6000033d1440_0;  alias, 1 drivers
v0x6000033dea30_0 .var "psum_out", 31 0;
v0x6000033deac0_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033deb50_0 .net/s "w_signed", 7 0, v0x6000033dec70_0;  1 drivers
v0x6000033debe0_0 .net "weight_in", 7 0, L_0x6000030ee580;  alias, 1 drivers
v0x6000033dec70_0 .var "weight_reg", 7 0;
L_0x6000030ee8a0 .extend/s 16, v0x6000033de5b0_0;
L_0x6000030ee940 .extend/s 16, v0x6000033dec70_0;
L_0x6000030ee9e0 .arith/mult 16, L_0x6000030ee8a0, L_0x6000030ee940;
L_0x6000030eea80 .part L_0x6000030ee9e0, 15, 1;
LS_0x6000030eeb20_0_0 .concat [ 1 1 1 1], L_0x6000030eea80, L_0x6000030eea80, L_0x6000030eea80, L_0x6000030eea80;
LS_0x6000030eeb20_0_4 .concat [ 1 1 1 1], L_0x6000030eea80, L_0x6000030eea80, L_0x6000030eea80, L_0x6000030eea80;
LS_0x6000030eeb20_0_8 .concat [ 1 1 1 1], L_0x6000030eea80, L_0x6000030eea80, L_0x6000030eea80, L_0x6000030eea80;
LS_0x6000030eeb20_0_12 .concat [ 1 1 1 1], L_0x6000030eea80, L_0x6000030eea80, L_0x6000030eea80, L_0x6000030eea80;
L_0x6000030eeb20 .concat [ 4 4 4 4], LS_0x6000030eeb20_0_0, LS_0x6000030eeb20_0_4, LS_0x6000030eeb20_0_8, LS_0x6000030eeb20_0_12;
L_0x6000030eebc0 .concat [ 16 16 0 0], L_0x6000030ee9e0, L_0x6000030eeb20;
S_0x156f96630 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001489440 .param/l "row" 1 7 198, +C4<00>;
L_0x600002afe680 .functor BUFZ 8, v0x6000033c14d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x156f967a0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x156f79650;
 .timescale 0 0;
P_0x6000014894c0 .param/l "row" 1 7 198, +C4<01>;
L_0x600002afe530 .functor BUFZ 8, v0x6000033c17a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x156f89b10 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001489540 .param/l "row" 1 7 198, +C4<010>;
L_0x600002afe5a0 .functor BUFZ 8, v0x6000033c1a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x156f89c80 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x156f79650;
 .timescale 0 0;
P_0x6000014895c0 .param/l "row" 1 7 198, +C4<011>;
L_0x600002afe450 .functor BUFZ 8, v0x6000033c1d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x156f89df0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001489640 .param/l "col" 1 7 279, +C4<00>;
L_0x600002af99d0 .functor BUFZ 32, v0x6000033c1170_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000033df720_0 .net *"_ivl_2", 31 0, L_0x600002af99d0;  1 drivers
S_0x156f89f60 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x156f79650;
 .timescale 0 0;
P_0x6000014896c0 .param/l "col" 1 7 279, +C4<01>;
L_0x600002af9a40 .functor BUFZ 32, v0x6000033c1290_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000033df7b0_0 .net *"_ivl_2", 31 0, L_0x600002af9a40;  1 drivers
S_0x156f59070 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001489740 .param/l "col" 1 7 279, +C4<010>;
L_0x600002af9ab0 .functor BUFZ 32, v0x6000033c13b0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000033df840_0 .net *"_ivl_2", 31 0, L_0x600002af9ab0;  1 drivers
S_0x156f591e0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x156f79650;
 .timescale 0 0;
P_0x6000014897c0 .param/l "col" 1 7 279, +C4<011>;
L_0x600002af9b20 .functor BUFZ 32, L_0x600002af9960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000033df8d0_0 .net *"_ivl_2", 31 0, L_0x600002af9b20;  1 drivers
S_0x156f59350 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001489840 .param/l "col" 1 7 206, +C4<00>;
S_0x156f594c0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x156f79650;
 .timescale 0 0;
P_0x6000014898c0 .param/l "col" 1 7 206, +C4<01>;
S_0x156f5a120 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x156f79650;
 .timescale 0 0;
P_0x600001489940 .param/l "col" 1 7 206, +C4<010>;
S_0x156f5a290 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x156f79650;
 .timescale 0 0;
P_0x6000014899c0 .param/l "col" 1 7 206, +C4<011>;
S_0x156f5a600 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x156f5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x156f90780 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x156f907c0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x156f90800 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x156f90840 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x156f90880 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x156f908c0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002afaae0 .functor BUFZ 256, v0x6000033a4090_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002afab50 .functor BUFZ 256, v0x6000033a4bd0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002afabc0 .functor BUFZ 256, v0x6000033db960_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000033daf40_0 .var/i "b", 31 0;
v0x6000033dafd0 .array "bank_addr", 3 0, 7 0;
v0x6000033db060_0 .net "bank_dma", 1 0, L_0x6000030ea760;  1 drivers
v0x6000033db0f0_0 .var "bank_dma_d", 1 0;
v0x6000033db180_0 .net "bank_mxu_a", 1 0, L_0x6000030ea580;  1 drivers
v0x6000033db210_0 .var "bank_mxu_a_d", 1 0;
v0x6000033db2a0_0 .net "bank_mxu_o", 1 0, L_0x6000030ea620;  1 drivers
v0x6000033db330_0 .net "bank_mxu_w", 1 0, L_0x6000030ea4e0;  1 drivers
v0x6000033db3c0_0 .var "bank_mxu_w_d", 1 0;
v0x6000033db450 .array "bank_rdata", 3 0;
v0x6000033db450_0 .net v0x6000033db450 0, 255 0, v0x6000033d9b90_0; 1 drivers
v0x6000033db450_1 .net v0x6000033db450 1, 255 0, v0x6000033da0a0_0; 1 drivers
v0x6000033db450_2 .net v0x6000033db450 2, 255 0, v0x6000033da5b0_0; 1 drivers
v0x6000033db450_3 .net v0x6000033db450 3, 255 0, v0x6000033daac0_0; 1 drivers
v0x6000033db4e0_0 .var "bank_re", 3 0;
v0x6000033db570_0 .net "bank_vpu", 1 0, L_0x6000030ea6c0;  1 drivers
v0x6000033db600_0 .var "bank_vpu_d", 1 0;
v0x6000033db690 .array "bank_wdata", 3 0, 255 0;
v0x6000033db720_0 .var "bank_we", 3 0;
v0x6000033db7b0_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033db840_0 .net "dma_addr", 19 0, v0x6000033c5a70_0;  alias, 1 drivers
v0x6000033db8d0_0 .net "dma_rdata", 255 0, L_0x600002afabc0;  alias, 1 drivers
v0x6000033db960_0 .var "dma_rdata_reg", 255 0;
v0x6000033db9f0_0 .net "dma_re", 0 0, L_0x600002afa5a0;  alias, 1 drivers
v0x6000033dba80_0 .net "dma_ready", 0 0, L_0x6000030eada0;  alias, 1 drivers
v0x6000033dbb10_0 .net "dma_wdata", 255 0, L_0x600002afa4c0;  alias, 1 drivers
v0x6000033dbba0_0 .net "dma_we", 0 0, L_0x600002afa530;  alias, 1 drivers
v0x6000033dbc30_0 .var "grant_dma", 3 0;
v0x6000033dbcc0_0 .var "grant_mxu_a", 3 0;
v0x6000033dbd50_0 .var "grant_mxu_o", 3 0;
v0x6000033dbde0_0 .var "grant_mxu_w", 3 0;
v0x6000033dbe70_0 .var "grant_vpu", 3 0;
v0x6000033dbf00_0 .net "mxu_a_addr", 19 0, L_0x6000030ef980;  alias, 1 drivers
v0x6000033a4000_0 .net "mxu_a_rdata", 255 0, L_0x600002afaae0;  alias, 1 drivers
v0x6000033a4090_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000033a4120_0 .net "mxu_a_re", 0 0, L_0x6000030efa20;  alias, 1 drivers
v0x6000033a41b0_0 .net "mxu_a_ready", 0 0, L_0x6000030eac60;  alias, 1 drivers
v0x6000033a4240_0 .net "mxu_o_addr", 19 0, L_0x6000030efc00;  alias, 1 drivers
v0x6000033a42d0_0 .net "mxu_o_ready", 0 0, L_0x6000030ead00;  alias, 1 drivers
v0x6000033a4360_0 .net "mxu_o_wdata", 255 0, L_0x6000030efde0;  alias, 1 drivers
v0x6000033a43f0_0 .net "mxu_o_we", 0 0, L_0x600002af9f80;  alias, 1 drivers
v0x6000033a4480_0 .net "mxu_w_addr", 19 0, L_0x6000030ef700;  alias, 1 drivers
v0x6000033a4510_0 .net "mxu_w_rdata", 255 0, v0x6000033a45a0_0;  alias, 1 drivers
v0x6000033a45a0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000033a4630_0 .net "mxu_w_re", 0 0, L_0x6000030ef7a0;  alias, 1 drivers
v0x6000033a46c0_0 .net "mxu_w_ready", 0 0, L_0x6000030eab20;  alias, 1 drivers
v0x6000033a4750_0 .var "req_dma", 3 0;
v0x6000033a47e0_0 .var "req_mxu_a", 3 0;
v0x6000033a4870_0 .var "req_mxu_o", 3 0;
v0x6000033a4900_0 .var "req_mxu_w", 3 0;
v0x6000033a4990_0 .var "req_vpu", 3 0;
v0x6000033a4a20_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033a4ab0_0 .net "vpu_addr", 19 0, v0x6000033a6370_0;  alias, 1 drivers
v0x6000033a4b40_0 .net "vpu_rdata", 255 0, L_0x600002afab50;  alias, 1 drivers
v0x6000033a4bd0_0 .var "vpu_rdata_reg", 255 0;
v0x6000033a4c60_0 .net "vpu_re", 0 0, L_0x600002afa370;  alias, 1 drivers
v0x6000033a4cf0_0 .net "vpu_ready", 0 0, L_0x6000030eabc0;  alias, 1 drivers
v0x6000033a4d80_0 .net "vpu_wdata", 255 0, L_0x600002afa290;  alias, 1 drivers
v0x6000033a4e10_0 .net "vpu_we", 0 0, L_0x600002afa300;  alias, 1 drivers
v0x6000033a4ea0_0 .net "word_dma", 7 0, L_0x6000030eaa80;  1 drivers
v0x6000033a4f30_0 .net "word_mxu_a", 7 0, L_0x6000030ea8a0;  1 drivers
v0x6000033a4fc0_0 .net "word_mxu_o", 7 0, L_0x6000030ea940;  1 drivers
v0x6000033a5050_0 .net "word_mxu_w", 7 0, L_0x6000030ea800;  1 drivers
v0x6000033a50e0_0 .net "word_vpu", 7 0, L_0x6000030ea9e0;  1 drivers
E_0x60000148a1c0/0 .event anyedge, v0x6000033db3c0_0, v0x6000033d9b90_0, v0x6000033da0a0_0, v0x6000033da5b0_0;
E_0x60000148a1c0/1 .event anyedge, v0x6000033daac0_0, v0x6000033db210_0, v0x6000033db600_0, v0x6000033db0f0_0;
E_0x60000148a1c0 .event/or E_0x60000148a1c0/0, E_0x60000148a1c0/1;
E_0x60000148a240/0 .event anyedge, v0x6000033a4900_0, v0x6000033a47e0_0, v0x6000033a4870_0, v0x6000033a4990_0;
E_0x60000148a240/1 .event anyedge, v0x6000033a4750_0, v0x6000033dbde0_0, v0x6000033a5050_0, v0x6000033dbcc0_0;
E_0x60000148a240/2 .event anyedge, v0x6000033a4f30_0, v0x6000033dbd50_0, v0x6000033a4fc0_0, v0x6000033a4360_0;
E_0x60000148a240/3 .event anyedge, v0x6000033dbe70_0, v0x6000033a50e0_0, v0x6000033a4d80_0, v0x6000033a4e10_0;
E_0x60000148a240/4 .event anyedge, v0x6000033a4c60_0, v0x6000033dbc30_0, v0x6000033a4ea0_0, v0x6000033c5d40_0;
E_0x60000148a240/5 .event anyedge, v0x6000033c5e60_0, v0x6000033c5b90_0;
E_0x60000148a240 .event/or E_0x60000148a240/0, E_0x60000148a240/1, E_0x60000148a240/2, E_0x60000148a240/3, E_0x60000148a240/4, E_0x60000148a240/5;
E_0x60000148a280/0 .event anyedge, v0x6000033a4630_0, v0x6000033db330_0, v0x6000033a4120_0, v0x6000033db180_0;
E_0x60000148a280/1 .event anyedge, v0x6000033a43f0_0, v0x6000033db2a0_0, v0x6000033a4e10_0, v0x6000033a4c60_0;
E_0x60000148a280/2 .event anyedge, v0x6000033db570_0, v0x6000033c5e60_0, v0x6000033c5b90_0, v0x6000033db060_0;
E_0x60000148a280 .event/or E_0x60000148a280/0, E_0x60000148a280/1, E_0x60000148a280/2;
L_0x6000030e9fe0 .part v0x6000033db720_0, 0, 1;
L_0x6000030ea080 .part v0x6000033db4e0_0, 0, 1;
L_0x6000030ea120 .part v0x6000033db720_0, 1, 1;
L_0x6000030ea1c0 .part v0x6000033db4e0_0, 1, 1;
L_0x6000030ea260 .part v0x6000033db720_0, 2, 1;
L_0x6000030ea300 .part v0x6000033db4e0_0, 2, 1;
L_0x6000030ea3a0 .part v0x6000033db720_0, 3, 1;
L_0x6000030ea440 .part v0x6000033db4e0_0, 3, 1;
L_0x6000030ea4e0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x6000030ef700 (v0x6000033dad00_0) S_0x156f8b400;
L_0x6000030ea580 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x6000030ef980 (v0x6000033dad00_0) S_0x156f8b400;
L_0x6000030ea620 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x6000030efc00 (v0x6000033dad00_0) S_0x156f8b400;
L_0x6000030ea6c0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, v0x6000033a6370_0 (v0x6000033dad00_0) S_0x156f8b400;
L_0x6000030ea760 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, v0x6000033c5a70_0 (v0x6000033dad00_0) S_0x156f8b400;
L_0x6000030ea800 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x6000030ef700 (v0x6000033dae20_0) S_0x156f8b570;
L_0x6000030ea8a0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x6000030ef980 (v0x6000033dae20_0) S_0x156f8b570;
L_0x6000030ea940 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x6000030efc00 (v0x6000033dae20_0) S_0x156f8b570;
L_0x6000030ea9e0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, v0x6000033a6370_0 (v0x6000033dae20_0) S_0x156f8b570;
L_0x6000030eaa80 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, v0x6000033c5a70_0 (v0x6000033dae20_0) S_0x156f8b570;
L_0x6000030eab20 .part/v v0x6000033dbde0_0, L_0x6000030ea4e0, 1;
L_0x6000030eac60 .part/v v0x6000033dbcc0_0, L_0x6000030ea580, 1;
L_0x6000030ead00 .part/v v0x6000033dbd50_0, L_0x6000030ea620, 1;
L_0x6000030eabc0 .part/v v0x6000033dbe70_0, L_0x6000030ea6c0, 1;
L_0x6000030eada0 .part/v v0x6000033dbc30_0, L_0x6000030ea760, 1;
S_0x156f90900 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x156f5a600;
 .timescale 0 0;
P_0x60000148a2c0 .param/l "i" 1 9 184, +C4<00>;
S_0x156f8a9f0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x156f90900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002fc5880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002fc58c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000033dafd0_0 .array/port v0x6000033dafd0, 0;
v0x6000033d9950_0 .net "addr", 7 0, v0x6000033dafd0_0;  1 drivers
v0x6000033d99e0_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033d9a70_0 .var/i "i", 31 0;
v0x6000033d9b00 .array "mem", 255 0, 255 0;
v0x6000033d9b90_0 .var "rdata", 255 0;
v0x6000033d9c20_0 .net "re", 0 0, L_0x6000030ea080;  1 drivers
v0x6000033db690_0 .array/port v0x6000033db690, 0;
v0x6000033d9cb0_0 .net "wdata", 255 0, v0x6000033db690_0;  1 drivers
v0x6000033d9d40_0 .net "we", 0 0, L_0x6000030e9fe0;  1 drivers
E_0x60000148a3c0 .event posedge, v0x6000033c4cf0_0;
S_0x156f8ab60 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x156f5a600;
 .timescale 0 0;
P_0x60000148a440 .param/l "i" 1 9 184, +C4<01>;
S_0x156f8acd0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x156f8ab60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002fc6400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002fc6440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000033dafd0_1 .array/port v0x6000033dafd0, 1;
v0x6000033d9e60_0 .net "addr", 7 0, v0x6000033dafd0_1;  1 drivers
v0x6000033d9ef0_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033d9f80_0 .var/i "i", 31 0;
v0x6000033da010 .array "mem", 255 0, 255 0;
v0x6000033da0a0_0 .var "rdata", 255 0;
v0x6000033da130_0 .net "re", 0 0, L_0x6000030ea1c0;  1 drivers
v0x6000033db690_1 .array/port v0x6000033db690, 1;
v0x6000033da1c0_0 .net "wdata", 255 0, v0x6000033db690_1;  1 drivers
v0x6000033da250_0 .net "we", 0 0, L_0x6000030ea120;  1 drivers
S_0x156f8ae40 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x156f5a600;
 .timescale 0 0;
P_0x60000148a580 .param/l "i" 1 9 184, +C4<010>;
S_0x156f8afb0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x156f8ae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002fc6480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002fc64c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000033dafd0_2 .array/port v0x6000033dafd0, 2;
v0x6000033da370_0 .net "addr", 7 0, v0x6000033dafd0_2;  1 drivers
v0x6000033da400_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033da490_0 .var/i "i", 31 0;
v0x6000033da520 .array "mem", 255 0, 255 0;
v0x6000033da5b0_0 .var "rdata", 255 0;
v0x6000033da640_0 .net "re", 0 0, L_0x6000030ea300;  1 drivers
v0x6000033db690_2 .array/port v0x6000033db690, 2;
v0x6000033da6d0_0 .net "wdata", 255 0, v0x6000033db690_2;  1 drivers
v0x6000033da760_0 .net "we", 0 0, L_0x6000030ea260;  1 drivers
S_0x156f8b120 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x156f5a600;
 .timescale 0 0;
P_0x60000148a6c0 .param/l "i" 1 9 184, +C4<011>;
S_0x156f8b290 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x156f8b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002fc6500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002fc6540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000033dafd0_3 .array/port v0x6000033dafd0, 3;
v0x6000033da880_0 .net "addr", 7 0, v0x6000033dafd0_3;  1 drivers
v0x6000033da910_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033da9a0_0 .var/i "i", 31 0;
v0x6000033daa30 .array "mem", 255 0, 255 0;
v0x6000033daac0_0 .var "rdata", 255 0;
v0x6000033dab50_0 .net "re", 0 0, L_0x6000030ea440;  1 drivers
v0x6000033db690_3 .array/port v0x6000033db690, 3;
v0x6000033dabe0_0 .net "wdata", 255 0, v0x6000033db690_3;  1 drivers
v0x6000033dac70_0 .net "we", 0 0, L_0x6000030ea3a0;  1 drivers
S_0x156f8b400 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x156f5a600;
 .timescale 0 0;
v0x6000033dad00_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x156f8b400
TD_tb_stress_test.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000033dad00_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000033dad00_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x156f8b570 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x156f5a600;
 .timescale 0 0;
v0x6000033dae20_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x156f8b570
TD_tb_stress_test.dut.sram_inst.get_word ;
    %load/vec4 v0x6000033dae20_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x156f8b8e0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x156f5aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x157809200 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x157809240 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x157809280 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1578092c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x157809300 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x157809340 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x157809380 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1578093c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x157809400 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x157809440 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x157809480 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1578094c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x157809500 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x157809540 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x157809580 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1578095c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x157809600 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x157809640 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x157809680 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1578096c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x157809700 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x157809740 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x157809780 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1578097c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x157809800 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x157809840 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x157809880 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1578098c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x157809900 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002afa0d0 .functor BUFZ 256, L_0x6000030e97c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002afa140 .functor BUFZ 256, L_0x6000030e9900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002afa1b0 .functor BUFZ 1, v0x6000033a5b00_0, C4<0>, C4<0>, C4<0>;
L_0x600002afa290 .functor BUFZ 256, v0x6000033a66d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002afa300 .functor BUFZ 1, v0x6000033a67f0_0, C4<0>, C4<0>, C4<0>;
L_0x600002afa370 .functor BUFZ 1, v0x6000033a6520_0, C4<0>, C4<0>, C4<0>;
v0x6000033a5170_0 .net *"_ivl_48", 255 0, L_0x6000030e97c0;  1 drivers
v0x6000033a5200_0 .net *"_ivl_50", 6 0, L_0x6000030e9860;  1 drivers
L_0x148052848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033a5290_0 .net *"_ivl_53", 1 0, L_0x148052848;  1 drivers
v0x6000033a5320_0 .net *"_ivl_56", 255 0, L_0x6000030e9900;  1 drivers
v0x6000033a53b0_0 .net *"_ivl_58", 6 0, L_0x6000030e99a0;  1 drivers
L_0x148052890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000033a5440_0 .net *"_ivl_61", 1 0, L_0x148052890;  1 drivers
L_0x1480528d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000033a54d0_0 .net/2u *"_ivl_64", 2 0, L_0x1480528d8;  1 drivers
v0x6000033a5560_0 .var "addr_reg", 19 0;
v0x6000033a55f0_0 .var "alu_result", 255 0;
v0x6000033a5680_0 .net "clk", 0 0, v0x6000033ad5f0_0;  alias, 1 drivers
v0x6000033a5710_0 .net "cmd", 127 0, v0x6000033c0ea0_0;  alias, 1 drivers
v0x6000033a57a0_0 .net "cmd_done", 0 0, L_0x600002afa1b0;  alias, 1 drivers
v0x6000033a5830_0 .net "cmd_ready", 0 0, L_0x6000030e9a40;  alias, 1 drivers
v0x6000033a58c0_0 .var "cmd_reg", 127 0;
v0x6000033a5950_0 .net "cmd_valid", 0 0, L_0x600002afebc0;  alias, 1 drivers
v0x6000033a59e0_0 .net "count", 15 0, L_0x6000030e9720;  1 drivers
v0x6000033a5a70_0 .var "count_reg", 15 0;
v0x6000033a5b00_0 .var "done_reg", 0 0;
v0x6000033a5b90_0 .var "elem_count", 15 0;
v0x6000033a5c20_0 .net "imm", 15 0, L_0x6000030e95e0;  1 drivers
v0x6000033a5cb0_0 .var "imm_reg", 15 0;
v0x6000033a5d40_0 .var/i "lane", 31 0;
v0x6000033a5dd0 .array "lane_a", 15 0;
v0x6000033a5dd0_0 .net v0x6000033a5dd0 0, 15 0, L_0x6000030eff20; 1 drivers
v0x6000033a5dd0_1 .net v0x6000033a5dd0 1, 15 0, L_0x6000030e8000; 1 drivers
v0x6000033a5dd0_2 .net v0x6000033a5dd0 2, 15 0, L_0x6000030e8140; 1 drivers
v0x6000033a5dd0_3 .net v0x6000033a5dd0 3, 15 0, L_0x6000030e8280; 1 drivers
v0x6000033a5dd0_4 .net v0x6000033a5dd0 4, 15 0, L_0x6000030e83c0; 1 drivers
v0x6000033a5dd0_5 .net v0x6000033a5dd0 5, 15 0, L_0x6000030e8500; 1 drivers
v0x6000033a5dd0_6 .net v0x6000033a5dd0 6, 15 0, L_0x6000030e8640; 1 drivers
v0x6000033a5dd0_7 .net v0x6000033a5dd0 7, 15 0, L_0x6000030e8780; 1 drivers
v0x6000033a5dd0_8 .net v0x6000033a5dd0 8, 15 0, L_0x6000030e88c0; 1 drivers
v0x6000033a5dd0_9 .net v0x6000033a5dd0 9, 15 0, L_0x6000030e8a00; 1 drivers
v0x6000033a5dd0_10 .net v0x6000033a5dd0 10, 15 0, L_0x6000030e8be0; 1 drivers
v0x6000033a5dd0_11 .net v0x6000033a5dd0 11, 15 0, L_0x6000030e8c80; 1 drivers
v0x6000033a5dd0_12 .net v0x6000033a5dd0 12, 15 0, L_0x6000030e8dc0; 1 drivers
v0x6000033a5dd0_13 .net v0x6000033a5dd0 13, 15 0, L_0x6000030e8f00; 1 drivers
v0x6000033a5dd0_14 .net v0x6000033a5dd0 14, 15 0, L_0x6000030e9040; 1 drivers
v0x6000033a5dd0_15 .net v0x6000033a5dd0 15, 15 0, L_0x6000030e9180; 1 drivers
v0x6000033a5e60 .array "lane_b", 15 0;
v0x6000033a5e60_0 .net v0x6000033a5e60 0, 15 0, L_0x6000030e7e80; 1 drivers
v0x6000033a5e60_1 .net v0x6000033a5e60 1, 15 0, L_0x6000030e80a0; 1 drivers
v0x6000033a5e60_2 .net v0x6000033a5e60 2, 15 0, L_0x6000030e81e0; 1 drivers
v0x6000033a5e60_3 .net v0x6000033a5e60 3, 15 0, L_0x6000030e8320; 1 drivers
v0x6000033a5e60_4 .net v0x6000033a5e60 4, 15 0, L_0x6000030e8460; 1 drivers
v0x6000033a5e60_5 .net v0x6000033a5e60 5, 15 0, L_0x6000030e85a0; 1 drivers
v0x6000033a5e60_6 .net v0x6000033a5e60 6, 15 0, L_0x6000030e86e0; 1 drivers
v0x6000033a5e60_7 .net v0x6000033a5e60 7, 15 0, L_0x6000030e8820; 1 drivers
v0x6000033a5e60_8 .net v0x6000033a5e60 8, 15 0, L_0x6000030e8960; 1 drivers
v0x6000033a5e60_9 .net v0x6000033a5e60 9, 15 0, L_0x6000030e8b40; 1 drivers
v0x6000033a5e60_10 .net v0x6000033a5e60 10, 15 0, L_0x6000030e8aa0; 1 drivers
v0x6000033a5e60_11 .net v0x6000033a5e60 11, 15 0, L_0x6000030e8d20; 1 drivers
v0x6000033a5e60_12 .net v0x6000033a5e60 12, 15 0, L_0x6000030e8e60; 1 drivers
v0x6000033a5e60_13 .net v0x6000033a5e60 13, 15 0, L_0x6000030e8fa0; 1 drivers
v0x6000033a5e60_14 .net v0x6000033a5e60 14, 15 0, L_0x6000030e90e0; 1 drivers
v0x6000033a5e60_15 .net v0x6000033a5e60 15, 15 0, L_0x6000030e9220; 1 drivers
v0x6000033a5ef0 .array "lane_result", 15 0, 15 0;
v0x6000033a5f80_0 .net "mem_addr", 19 0, L_0x6000030e9680;  1 drivers
v0x6000033a6010_0 .var "mem_addr_reg", 19 0;
v0x6000033a60a0_0 .net "opcode", 7 0, L_0x6000030e92c0;  1 drivers
v0x6000033a6130_0 .var "reduce_result", 15 0;
v0x6000033a61c0 .array "reduce_tree", 79 0, 15 0;
v0x6000033a6250_0 .net "rst_n", 0 0, v0x6000033adef0_0;  alias, 1 drivers
v0x6000033a62e0_0 .net "sram_addr", 19 0, v0x6000033a6370_0;  alias, 1 drivers
v0x6000033a6370_0 .var "sram_addr_reg", 19 0;
v0x6000033a6400_0 .net "sram_rdata", 255 0, L_0x600002afab50;  alias, 1 drivers
v0x6000033a6490_0 .net "sram_re", 0 0, L_0x600002afa370;  alias, 1 drivers
v0x6000033a6520_0 .var "sram_re_reg", 0 0;
v0x6000033a65b0_0 .net "sram_ready", 0 0, L_0x6000030eabc0;  alias, 1 drivers
v0x6000033a6640_0 .net "sram_wdata", 255 0, L_0x600002afa290;  alias, 1 drivers
v0x6000033a66d0_0 .var "sram_wdata_reg", 255 0;
v0x6000033a6760_0 .net "sram_we", 0 0, L_0x600002afa300;  alias, 1 drivers
v0x6000033a67f0_0 .var "sram_we_reg", 0 0;
v0x6000033a6880_0 .var/i "stage", 31 0;
v0x6000033a6910_0 .var "state", 2 0;
v0x6000033a69a0_0 .net "subop", 7 0, L_0x6000030e9360;  1 drivers
v0x6000033a6a30_0 .var "subop_reg", 7 0;
v0x6000033a6ac0_0 .net "vd", 4 0, L_0x6000030e9400;  1 drivers
v0x6000033a6b50_0 .var "vd_reg", 4 0;
v0x6000033a6be0 .array "vrf", 31 0, 255 0;
v0x6000033a6c70_0 .net "vs1", 4 0, L_0x6000030e94a0;  1 drivers
v0x6000033a6d00_0 .net "vs1_data", 255 0, L_0x600002afa0d0;  1 drivers
v0x6000033a6d90_0 .var "vs1_reg", 4 0;
v0x6000033a6e20_0 .net "vs2", 4 0, L_0x6000030e9540;  1 drivers
v0x6000033a6eb0_0 .net "vs2_data", 255 0, L_0x600002afa140;  1 drivers
v0x6000033a6f40_0 .var "vs2_reg", 4 0;
E_0x60000148afc0/0 .event anyedge, v0x6000033a5dd0_0, v0x6000033a5dd0_1, v0x6000033a5dd0_2, v0x6000033a5dd0_3;
E_0x60000148afc0/1 .event anyedge, v0x6000033a5dd0_4, v0x6000033a5dd0_5, v0x6000033a5dd0_6, v0x6000033a5dd0_7;
E_0x60000148afc0/2 .event anyedge, v0x6000033a5dd0_8, v0x6000033a5dd0_9, v0x6000033a5dd0_10, v0x6000033a5dd0_11;
E_0x60000148afc0/3 .event anyedge, v0x6000033a5dd0_12, v0x6000033a5dd0_13, v0x6000033a5dd0_14, v0x6000033a5dd0_15;
v0x6000033a61c0_0 .array/port v0x6000033a61c0, 0;
v0x6000033a61c0_1 .array/port v0x6000033a61c0, 1;
v0x6000033a61c0_2 .array/port v0x6000033a61c0, 2;
E_0x60000148afc0/4 .event anyedge, v0x6000033a6a30_0, v0x6000033a61c0_0, v0x6000033a61c0_1, v0x6000033a61c0_2;
v0x6000033a61c0_3 .array/port v0x6000033a61c0, 3;
v0x6000033a61c0_4 .array/port v0x6000033a61c0, 4;
v0x6000033a61c0_5 .array/port v0x6000033a61c0, 5;
v0x6000033a61c0_6 .array/port v0x6000033a61c0, 6;
E_0x60000148afc0/5 .event anyedge, v0x6000033a61c0_3, v0x6000033a61c0_4, v0x6000033a61c0_5, v0x6000033a61c0_6;
v0x6000033a61c0_7 .array/port v0x6000033a61c0, 7;
v0x6000033a61c0_8 .array/port v0x6000033a61c0, 8;
v0x6000033a61c0_9 .array/port v0x6000033a61c0, 9;
v0x6000033a61c0_10 .array/port v0x6000033a61c0, 10;
E_0x60000148afc0/6 .event anyedge, v0x6000033a61c0_7, v0x6000033a61c0_8, v0x6000033a61c0_9, v0x6000033a61c0_10;
v0x6000033a61c0_11 .array/port v0x6000033a61c0, 11;
v0x6000033a61c0_12 .array/port v0x6000033a61c0, 12;
v0x6000033a61c0_13 .array/port v0x6000033a61c0, 13;
v0x6000033a61c0_14 .array/port v0x6000033a61c0, 14;
E_0x60000148afc0/7 .event anyedge, v0x6000033a61c0_11, v0x6000033a61c0_12, v0x6000033a61c0_13, v0x6000033a61c0_14;
v0x6000033a61c0_15 .array/port v0x6000033a61c0, 15;
v0x6000033a61c0_16 .array/port v0x6000033a61c0, 16;
v0x6000033a61c0_17 .array/port v0x6000033a61c0, 17;
v0x6000033a61c0_18 .array/port v0x6000033a61c0, 18;
E_0x60000148afc0/8 .event anyedge, v0x6000033a61c0_15, v0x6000033a61c0_16, v0x6000033a61c0_17, v0x6000033a61c0_18;
v0x6000033a61c0_19 .array/port v0x6000033a61c0, 19;
v0x6000033a61c0_20 .array/port v0x6000033a61c0, 20;
v0x6000033a61c0_21 .array/port v0x6000033a61c0, 21;
v0x6000033a61c0_22 .array/port v0x6000033a61c0, 22;
E_0x60000148afc0/9 .event anyedge, v0x6000033a61c0_19, v0x6000033a61c0_20, v0x6000033a61c0_21, v0x6000033a61c0_22;
v0x6000033a61c0_23 .array/port v0x6000033a61c0, 23;
v0x6000033a61c0_24 .array/port v0x6000033a61c0, 24;
v0x6000033a61c0_25 .array/port v0x6000033a61c0, 25;
v0x6000033a61c0_26 .array/port v0x6000033a61c0, 26;
E_0x60000148afc0/10 .event anyedge, v0x6000033a61c0_23, v0x6000033a61c0_24, v0x6000033a61c0_25, v0x6000033a61c0_26;
v0x6000033a61c0_27 .array/port v0x6000033a61c0, 27;
v0x6000033a61c0_28 .array/port v0x6000033a61c0, 28;
v0x6000033a61c0_29 .array/port v0x6000033a61c0, 29;
v0x6000033a61c0_30 .array/port v0x6000033a61c0, 30;
E_0x60000148afc0/11 .event anyedge, v0x6000033a61c0_27, v0x6000033a61c0_28, v0x6000033a61c0_29, v0x6000033a61c0_30;
v0x6000033a61c0_31 .array/port v0x6000033a61c0, 31;
v0x6000033a61c0_32 .array/port v0x6000033a61c0, 32;
v0x6000033a61c0_33 .array/port v0x6000033a61c0, 33;
v0x6000033a61c0_34 .array/port v0x6000033a61c0, 34;
E_0x60000148afc0/12 .event anyedge, v0x6000033a61c0_31, v0x6000033a61c0_32, v0x6000033a61c0_33, v0x6000033a61c0_34;
v0x6000033a61c0_35 .array/port v0x6000033a61c0, 35;
v0x6000033a61c0_36 .array/port v0x6000033a61c0, 36;
v0x6000033a61c0_37 .array/port v0x6000033a61c0, 37;
v0x6000033a61c0_38 .array/port v0x6000033a61c0, 38;
E_0x60000148afc0/13 .event anyedge, v0x6000033a61c0_35, v0x6000033a61c0_36, v0x6000033a61c0_37, v0x6000033a61c0_38;
v0x6000033a61c0_39 .array/port v0x6000033a61c0, 39;
v0x6000033a61c0_40 .array/port v0x6000033a61c0, 40;
v0x6000033a61c0_41 .array/port v0x6000033a61c0, 41;
v0x6000033a61c0_42 .array/port v0x6000033a61c0, 42;
E_0x60000148afc0/14 .event anyedge, v0x6000033a61c0_39, v0x6000033a61c0_40, v0x6000033a61c0_41, v0x6000033a61c0_42;
v0x6000033a61c0_43 .array/port v0x6000033a61c0, 43;
v0x6000033a61c0_44 .array/port v0x6000033a61c0, 44;
v0x6000033a61c0_45 .array/port v0x6000033a61c0, 45;
v0x6000033a61c0_46 .array/port v0x6000033a61c0, 46;
E_0x60000148afc0/15 .event anyedge, v0x6000033a61c0_43, v0x6000033a61c0_44, v0x6000033a61c0_45, v0x6000033a61c0_46;
v0x6000033a61c0_47 .array/port v0x6000033a61c0, 47;
v0x6000033a61c0_48 .array/port v0x6000033a61c0, 48;
v0x6000033a61c0_49 .array/port v0x6000033a61c0, 49;
v0x6000033a61c0_50 .array/port v0x6000033a61c0, 50;
E_0x60000148afc0/16 .event anyedge, v0x6000033a61c0_47, v0x6000033a61c0_48, v0x6000033a61c0_49, v0x6000033a61c0_50;
v0x6000033a61c0_51 .array/port v0x6000033a61c0, 51;
v0x6000033a61c0_52 .array/port v0x6000033a61c0, 52;
v0x6000033a61c0_53 .array/port v0x6000033a61c0, 53;
v0x6000033a61c0_54 .array/port v0x6000033a61c0, 54;
E_0x60000148afc0/17 .event anyedge, v0x6000033a61c0_51, v0x6000033a61c0_52, v0x6000033a61c0_53, v0x6000033a61c0_54;
v0x6000033a61c0_55 .array/port v0x6000033a61c0, 55;
v0x6000033a61c0_56 .array/port v0x6000033a61c0, 56;
v0x6000033a61c0_57 .array/port v0x6000033a61c0, 57;
v0x6000033a61c0_58 .array/port v0x6000033a61c0, 58;
E_0x60000148afc0/18 .event anyedge, v0x6000033a61c0_55, v0x6000033a61c0_56, v0x6000033a61c0_57, v0x6000033a61c0_58;
v0x6000033a61c0_59 .array/port v0x6000033a61c0, 59;
v0x6000033a61c0_60 .array/port v0x6000033a61c0, 60;
v0x6000033a61c0_61 .array/port v0x6000033a61c0, 61;
v0x6000033a61c0_62 .array/port v0x6000033a61c0, 62;
E_0x60000148afc0/19 .event anyedge, v0x6000033a61c0_59, v0x6000033a61c0_60, v0x6000033a61c0_61, v0x6000033a61c0_62;
v0x6000033a61c0_63 .array/port v0x6000033a61c0, 63;
v0x6000033a61c0_64 .array/port v0x6000033a61c0, 64;
v0x6000033a61c0_65 .array/port v0x6000033a61c0, 65;
v0x6000033a61c0_66 .array/port v0x6000033a61c0, 66;
E_0x60000148afc0/20 .event anyedge, v0x6000033a61c0_63, v0x6000033a61c0_64, v0x6000033a61c0_65, v0x6000033a61c0_66;
v0x6000033a61c0_67 .array/port v0x6000033a61c0, 67;
v0x6000033a61c0_68 .array/port v0x6000033a61c0, 68;
v0x6000033a61c0_69 .array/port v0x6000033a61c0, 69;
v0x6000033a61c0_70 .array/port v0x6000033a61c0, 70;
E_0x60000148afc0/21 .event anyedge, v0x6000033a61c0_67, v0x6000033a61c0_68, v0x6000033a61c0_69, v0x6000033a61c0_70;
v0x6000033a61c0_71 .array/port v0x6000033a61c0, 71;
v0x6000033a61c0_72 .array/port v0x6000033a61c0, 72;
v0x6000033a61c0_73 .array/port v0x6000033a61c0, 73;
v0x6000033a61c0_74 .array/port v0x6000033a61c0, 74;
E_0x60000148afc0/22 .event anyedge, v0x6000033a61c0_71, v0x6000033a61c0_72, v0x6000033a61c0_73, v0x6000033a61c0_74;
v0x6000033a61c0_75 .array/port v0x6000033a61c0, 75;
v0x6000033a61c0_76 .array/port v0x6000033a61c0, 76;
v0x6000033a61c0_77 .array/port v0x6000033a61c0, 77;
v0x6000033a61c0_78 .array/port v0x6000033a61c0, 78;
E_0x60000148afc0/23 .event anyedge, v0x6000033a61c0_75, v0x6000033a61c0_76, v0x6000033a61c0_77, v0x6000033a61c0_78;
v0x6000033a61c0_79 .array/port v0x6000033a61c0, 79;
E_0x60000148afc0/24 .event anyedge, v0x6000033a61c0_79;
E_0x60000148afc0 .event/or E_0x60000148afc0/0, E_0x60000148afc0/1, E_0x60000148afc0/2, E_0x60000148afc0/3, E_0x60000148afc0/4, E_0x60000148afc0/5, E_0x60000148afc0/6, E_0x60000148afc0/7, E_0x60000148afc0/8, E_0x60000148afc0/9, E_0x60000148afc0/10, E_0x60000148afc0/11, E_0x60000148afc0/12, E_0x60000148afc0/13, E_0x60000148afc0/14, E_0x60000148afc0/15, E_0x60000148afc0/16, E_0x60000148afc0/17, E_0x60000148afc0/18, E_0x60000148afc0/19, E_0x60000148afc0/20, E_0x60000148afc0/21, E_0x60000148afc0/22, E_0x60000148afc0/23, E_0x60000148afc0/24;
L_0x6000030eff20 .part L_0x600002afa0d0, 0, 16;
L_0x6000030e7e80 .part L_0x600002afa140, 0, 16;
L_0x6000030e8000 .part L_0x600002afa0d0, 16, 16;
L_0x6000030e80a0 .part L_0x600002afa140, 16, 16;
L_0x6000030e8140 .part L_0x600002afa0d0, 32, 16;
L_0x6000030e81e0 .part L_0x600002afa140, 32, 16;
L_0x6000030e8280 .part L_0x600002afa0d0, 48, 16;
L_0x6000030e8320 .part L_0x600002afa140, 48, 16;
L_0x6000030e83c0 .part L_0x600002afa0d0, 64, 16;
L_0x6000030e8460 .part L_0x600002afa140, 64, 16;
L_0x6000030e8500 .part L_0x600002afa0d0, 80, 16;
L_0x6000030e85a0 .part L_0x600002afa140, 80, 16;
L_0x6000030e8640 .part L_0x600002afa0d0, 96, 16;
L_0x6000030e86e0 .part L_0x600002afa140, 96, 16;
L_0x6000030e8780 .part L_0x600002afa0d0, 112, 16;
L_0x6000030e8820 .part L_0x600002afa140, 112, 16;
L_0x6000030e88c0 .part L_0x600002afa0d0, 128, 16;
L_0x6000030e8960 .part L_0x600002afa140, 128, 16;
L_0x6000030e8a00 .part L_0x600002afa0d0, 144, 16;
L_0x6000030e8b40 .part L_0x600002afa140, 144, 16;
L_0x6000030e8be0 .part L_0x600002afa0d0, 160, 16;
L_0x6000030e8aa0 .part L_0x600002afa140, 160, 16;
L_0x6000030e8c80 .part L_0x600002afa0d0, 176, 16;
L_0x6000030e8d20 .part L_0x600002afa140, 176, 16;
L_0x6000030e8dc0 .part L_0x600002afa0d0, 192, 16;
L_0x6000030e8e60 .part L_0x600002afa140, 192, 16;
L_0x6000030e8f00 .part L_0x600002afa0d0, 208, 16;
L_0x6000030e8fa0 .part L_0x600002afa140, 208, 16;
L_0x6000030e9040 .part L_0x600002afa0d0, 224, 16;
L_0x6000030e90e0 .part L_0x600002afa140, 224, 16;
L_0x6000030e9180 .part L_0x600002afa0d0, 240, 16;
L_0x6000030e9220 .part L_0x600002afa140, 240, 16;
L_0x6000030e92c0 .part v0x6000033c0ea0_0, 120, 8;
L_0x6000030e9360 .part v0x6000033c0ea0_0, 112, 8;
L_0x6000030e9400 .part v0x6000033c0ea0_0, 107, 5;
L_0x6000030e94a0 .part v0x6000033c0ea0_0, 102, 5;
L_0x6000030e9540 .part v0x6000033c0ea0_0, 97, 5;
L_0x6000030e95e0 .part v0x6000033c0ea0_0, 32, 16;
L_0x6000030e9680 .part v0x6000033c0ea0_0, 76, 20;
L_0x6000030e9720 .part v0x6000033c0ea0_0, 48, 16;
L_0x6000030e97c0 .array/port v0x6000033a6be0, L_0x6000030e9860;
L_0x6000030e9860 .concat [ 5 2 0 0], v0x6000033a6d90_0, L_0x148052848;
L_0x6000030e9900 .array/port v0x6000033a6be0, L_0x6000030e99a0;
L_0x6000030e99a0 .concat [ 5 2 0 0], v0x6000033a6f40_0, L_0x148052890;
L_0x6000030e9a40 .cmp/eq 3, v0x6000033a6910_0, L_0x1480528d8;
S_0x156f8bd60 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b000 .param/l "i" 1 10 137, +C4<00>;
v0x6000033a5ef0_0 .array/port v0x6000033a5ef0, 0;
v0x6000033a5ef0_1 .array/port v0x6000033a5ef0, 1;
v0x6000033a5ef0_2 .array/port v0x6000033a5ef0, 2;
v0x6000033a5ef0_3 .array/port v0x6000033a5ef0, 3;
E_0x60000148b080/0 .event anyedge, v0x6000033a5ef0_0, v0x6000033a5ef0_1, v0x6000033a5ef0_2, v0x6000033a5ef0_3;
v0x6000033a5ef0_4 .array/port v0x6000033a5ef0, 4;
v0x6000033a5ef0_5 .array/port v0x6000033a5ef0, 5;
v0x6000033a5ef0_6 .array/port v0x6000033a5ef0, 6;
v0x6000033a5ef0_7 .array/port v0x6000033a5ef0, 7;
E_0x60000148b080/1 .event anyedge, v0x6000033a5ef0_4, v0x6000033a5ef0_5, v0x6000033a5ef0_6, v0x6000033a5ef0_7;
v0x6000033a5ef0_8 .array/port v0x6000033a5ef0, 8;
v0x6000033a5ef0_9 .array/port v0x6000033a5ef0, 9;
v0x6000033a5ef0_10 .array/port v0x6000033a5ef0, 10;
v0x6000033a5ef0_11 .array/port v0x6000033a5ef0, 11;
E_0x60000148b080/2 .event anyedge, v0x6000033a5ef0_8, v0x6000033a5ef0_9, v0x6000033a5ef0_10, v0x6000033a5ef0_11;
v0x6000033a5ef0_12 .array/port v0x6000033a5ef0, 12;
v0x6000033a5ef0_13 .array/port v0x6000033a5ef0, 13;
v0x6000033a5ef0_14 .array/port v0x6000033a5ef0, 14;
v0x6000033a5ef0_15 .array/port v0x6000033a5ef0, 15;
E_0x60000148b080/3 .event anyedge, v0x6000033a5ef0_12, v0x6000033a5ef0_13, v0x6000033a5ef0_14, v0x6000033a5ef0_15;
E_0x60000148b080 .event/or E_0x60000148b080/0, E_0x60000148b080/1, E_0x60000148b080/2, E_0x60000148b080/3;
E_0x60000148b0c0/0 .event anyedge, v0x6000033a6a30_0, v0x6000033a5dd0_0, v0x6000033a5dd0_1, v0x6000033a5dd0_2;
E_0x60000148b0c0/1 .event anyedge, v0x6000033a5dd0_3, v0x6000033a5dd0_4, v0x6000033a5dd0_5, v0x6000033a5dd0_6;
E_0x60000148b0c0/2 .event anyedge, v0x6000033a5dd0_7, v0x6000033a5dd0_8, v0x6000033a5dd0_9, v0x6000033a5dd0_10;
E_0x60000148b0c0/3 .event anyedge, v0x6000033a5dd0_11, v0x6000033a5dd0_12, v0x6000033a5dd0_13, v0x6000033a5dd0_14;
E_0x60000148b0c0/4 .event anyedge, v0x6000033a5dd0_15, v0x6000033a5e60_0, v0x6000033a5e60_1, v0x6000033a5e60_2;
E_0x60000148b0c0/5 .event anyedge, v0x6000033a5e60_3, v0x6000033a5e60_4, v0x6000033a5e60_5, v0x6000033a5e60_6;
E_0x60000148b0c0/6 .event anyedge, v0x6000033a5e60_7, v0x6000033a5e60_8, v0x6000033a5e60_9, v0x6000033a5e60_10;
E_0x60000148b0c0/7 .event anyedge, v0x6000033a5e60_11, v0x6000033a5e60_12, v0x6000033a5e60_13, v0x6000033a5e60_14;
E_0x60000148b0c0/8 .event anyedge, v0x6000033a5e60_15, v0x6000033a5cb0_0;
E_0x60000148b0c0 .event/or E_0x60000148b0c0/0, E_0x60000148b0c0/1, E_0x60000148b0c0/2, E_0x60000148b0c0/3, E_0x60000148b0c0/4, E_0x60000148b0c0/5, E_0x60000148b0c0/6, E_0x60000148b0c0/7, E_0x60000148b0c0/8;
S_0x156f8bed0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b100 .param/l "i" 1 10 137, +C4<01>;
S_0x156f8c040 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b180 .param/l "i" 1 10 137, +C4<010>;
S_0x156f8c1b0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b200 .param/l "i" 1 10 137, +C4<011>;
S_0x156f8c320 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b2c0 .param/l "i" 1 10 137, +C4<0100>;
S_0x156f8c490 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b340 .param/l "i" 1 10 137, +C4<0101>;
S_0x156f8c600 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b3c0 .param/l "i" 1 10 137, +C4<0110>;
S_0x156f8c770 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b440 .param/l "i" 1 10 137, +C4<0111>;
S_0x156f8c8e0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b280 .param/l "i" 1 10 137, +C4<01000>;
S_0x156f8ca50 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b500 .param/l "i" 1 10 137, +C4<01001>;
S_0x156f8cbc0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b580 .param/l "i" 1 10 137, +C4<01010>;
S_0x156f8cd30 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b600 .param/l "i" 1 10 137, +C4<01011>;
S_0x156f8cea0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b680 .param/l "i" 1 10 137, +C4<01100>;
S_0x156f8d010 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b700 .param/l "i" 1 10 137, +C4<01101>;
S_0x156f8d180 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b780 .param/l "i" 1 10 137, +C4<01110>;
S_0x156f8d2f0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x156f8b8e0;
 .timescale 0 0;
P_0x60000148b800 .param/l "i" 1 10 137, +C4<01111>;
S_0x156f8d8e0 .scope task, "load_activations" "load_activations" 3 83, 3 83 0, S_0x156f5b330;
 .timescale -9 -12;
v0x6000033a38d0_0 .var "a00", 7 0;
v0x6000033a3960_0 .var "a01", 7 0;
v0x6000033a39f0_0 .var "a02", 7 0;
v0x6000033a3a80_0 .var "a03", 7 0;
v0x6000033a3b10_0 .var "a10", 7 0;
v0x6000033a3ba0_0 .var "a11", 7 0;
v0x6000033a3c30_0 .var "a12", 7 0;
v0x6000033a3cc0_0 .var "a13", 7 0;
v0x6000033a3d50_0 .var "a20", 7 0;
v0x6000033a3de0_0 .var "a21", 7 0;
v0x6000033a3e70_0 .var "a22", 7 0;
v0x6000033a3f00_0 .var "a23", 7 0;
v0x6000033ac000_0 .var "a30", 7 0;
v0x6000033ac090_0 .var "a31", 7 0;
v0x6000033ac120_0 .var "a32", 7 0;
v0x6000033ac1b0_0 .var "a33", 7 0;
TD_tb_stress_test.load_activations ;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x6000033a3a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033a39f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033a3960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033a38d0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033d9b00, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x6000033a3cc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033a3c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033a3ba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033a3b10_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033da010, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x6000033a3f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033a3e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033a3de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033a3d50_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033da520, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x6000033ac1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac000_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033daa30, 4, 0;
    %end;
S_0x156f8da50 .scope task, "load_weights" "load_weights" 3 68, 3 68 0, S_0x156f5b330;
 .timescale -9 -12;
v0x6000033ac240_0 .var "w00", 7 0;
v0x6000033ac2d0_0 .var "w01", 7 0;
v0x6000033ac360_0 .var "w02", 7 0;
v0x6000033ac3f0_0 .var "w03", 7 0;
v0x6000033ac480_0 .var "w10", 7 0;
v0x6000033ac510_0 .var "w11", 7 0;
v0x6000033ac5a0_0 .var "w12", 7 0;
v0x6000033ac630_0 .var "w13", 7 0;
v0x6000033ac6c0_0 .var "w20", 7 0;
v0x6000033ac750_0 .var "w21", 7 0;
v0x6000033ac7e0_0 .var "w22", 7 0;
v0x6000033ac870_0 .var "w23", 7 0;
v0x6000033ac900_0 .var "w30", 7 0;
v0x6000033ac990_0 .var "w31", 7 0;
v0x6000033aca20_0 .var "w32", 7 0;
v0x6000033acab0_0 .var "w33", 7 0;
TD_tb_stress_test.load_weights ;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x6000033ac900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac6c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac240_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033d9b00, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x6000033ac990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac2d0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033da010, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x6000033aca20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac7e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac5a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac360_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033da520, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x6000033acab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033ac3f0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033daa30, 4, 0;
    %end;
S_0x156f8dbc0 .scope task, "run_gemm" "run_gemm" 3 97, 3 97 0, S_0x156f5b330;
 .timescale -9 -12;
E_0x60000148bdc0 .event negedge, v0x6000033c4cf0_0;
TD_tb_stress_test.run_gemm ;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a0f30, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a0f30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033adef0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000033adef0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x60000148bdc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000033ae370_0, 0, 1;
    %wait E_0x60000148a3c0;
    %wait E_0x60000148a3c0;
    %wait E_0x60000148bdc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033ae370_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033ad710_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000033ad710_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_5.3, 5;
    %wait E_0x60000148a3c0;
    %load/vec4 v0x6000033ae250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x6000033ad710_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x6000033ad710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ad710_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %delay 30000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033d9b00, 4;
    %store/vec4 v0x6000033adcb0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033da010, 4;
    %store/vec4 v0x6000033add40_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033da520, 4;
    %store/vec4 v0x6000033addd0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033daa30, 4;
    %store/vec4 v0x6000033ade60_0, 0, 256;
    %end;
    .scope S_0x156f7e2f0;
T_6 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033c0870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c0750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c07e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c06c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000033c0360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000033c0750_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x6000033c0750_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000033c0750_0, 0;
T_6.2 ;
    %load/vec4 v0x6000033c0f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000033c07e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x6000033c07e0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000033c07e0_0, 0;
T_6.5 ;
    %load/vec4 v0x6000033c7600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000033c06c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x6000033c06c0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000033c06c0_0, 0;
T_6.8 ;
    %load/vec4 v0x6000033c0510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.13, 9;
    %load/vec4 v0x6000033c03f0_0;
    %and;
T_6.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x6000033c0750_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000033c0750_0, 0;
T_6.11 ;
    %load/vec4 v0x6000033c10e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.16, 9;
    %load/vec4 v0x6000033c0fc0_0;
    %and;
T_6.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x6000033c07e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000033c07e0_0, 0;
T_6.14 ;
    %load/vec4 v0x6000033c77b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.19, 9;
    %load/vec4 v0x6000033c7690_0;
    %and;
T_6.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x6000033c06c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000033c06c0_0, 0;
T_6.17 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x156f7e2f0;
T_7 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033c0870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000033c7e70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033c0090_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033c7ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c7d50_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000033c02d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c0510_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000033c0ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c10e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000033c7570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c77b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c78d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c79f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c0cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c7330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c73c0_0, 0;
    %fork t_1, S_0x156f7bca0;
    %jmp t_0;
    .scope S_0x156f7bca0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033c60a0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000033c60a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000033c60a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c0120, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000033c60a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c0000, 0, 4;
    %load/vec4 v0x6000033c60a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c60a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x156f7e2f0;
t_0 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000033c0510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x6000033c03f0_0;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c0510_0, 0;
T_7.4 ;
    %load/vec4 v0x6000033c10e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.9, 9;
    %load/vec4 v0x6000033c0fc0_0;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c10e0_0, 0;
T_7.7 ;
    %load/vec4 v0x6000033c77b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v0x6000033c7690_0;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c77b0_0, 0;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c78d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c7d50_0, 0;
    %load/vec4 v0x6000033c0a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.24;
T_7.13 ;
    %load/vec4 v0x6000033c0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %load/vec4 v0x6000033c0990_0;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033c0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c79f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.25 ;
    %jmp T_7.24;
T_7.14 ;
    %load/vec4 v0x6000033c0630_0;
    %assign/vec4 v0x6000033c7ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c7d50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.24;
T_7.15 ;
    %load/vec4 v0x6000033c7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0x6000033c7c30_0;
    %assign/vec4 v0x6000033c7e70_0, 0;
    %load/vec4 v0x6000033c7c30_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000033c7330_0, 0;
    %load/vec4 v0x6000033c7c30_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000033c73c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.27 ;
    %jmp T_7.24;
T_7.16 ;
    %load/vec4 v0x6000033c7330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c79f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.39;
T_7.29 ;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.39;
T_7.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.39;
T_7.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.39;
T_7.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.39;
T_7.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.39;
T_7.34 ;
    %load/vec4 v0x6000033c0090_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_7.40, 5;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000033c0090_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c0120, 0, 4;
    %load/vec4 v0x6000033c7e70_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000033c0090_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c0000, 0, 4;
    %load/vec4 v0x6000033c0090_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000033c0090_0, 0;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.41;
T_7.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c79f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.41 ;
    %jmp T_7.39;
T_7.35 ;
    %load/vec4 v0x6000033c0090_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.42, 5;
    %load/vec4 v0x6000033c0090_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000033c0000, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.44, 5;
    %load/vec4 v0x6000033c0090_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000033c0000, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000033c0090_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c0000, 0, 4;
    %load/vec4 v0x6000033c0090_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000033c0120, 4;
    %assign/vec4 v0x6000033c0630_0, 0;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x6000033c0090_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000033c0090_0, 0;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
T_7.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.43;
T_7.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c79f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.43 ;
    %jmp T_7.39;
T_7.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c0cf0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.39;
T_7.37 ;
    %load/vec4 v0x6000033c7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c78d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.46 ;
    %jmp T_7.39;
T_7.39 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.17 ;
    %load/vec4 v0x6000033c7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.48 ;
    %jmp T_7.24;
T_7.18 ;
    %load/vec4 v0x6000033c7330_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.52, 6;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.54;
T_7.50 ;
    %load/vec4 v0x6000033c7e70_0;
    %assign/vec4 v0x6000033c02d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c0510_0, 0;
    %load/vec4 v0x6000033c03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.55, 8;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.55 ;
    %jmp T_7.54;
T_7.51 ;
    %load/vec4 v0x6000033c7e70_0;
    %assign/vec4 v0x6000033c0ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c10e0_0, 0;
    %load/vec4 v0x6000033c0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.57, 8;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.57 ;
    %jmp T_7.54;
T_7.52 ;
    %load/vec4 v0x6000033c7e70_0;
    %assign/vec4 v0x6000033c7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c77b0_0, 0;
    %load/vec4 v0x6000033c7690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.59, 8;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.59 ;
    %jmp T_7.54;
T_7.54 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.19 ;
    %load/vec4 v0x6000033c73c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_7.64, 6;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
    %jmp T_7.66;
T_7.61 ;
    %load/vec4 v0x6000033c01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.67, 8;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.67 ;
    %jmp T_7.66;
T_7.62 ;
    %load/vec4 v0x6000033c0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.69, 8;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.69 ;
    %jmp T_7.66;
T_7.63 ;
    %load/vec4 v0x6000033c7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.71, 8;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.71 ;
    %jmp T_7.66;
T_7.64 ;
    %load/vec4 v0x6000033c7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.73, 8;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.73 ;
    %jmp T_7.66;
T_7.66 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.20 ;
    %load/vec4 v0x6000033c0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c0cf0_0, 0;
    %load/vec4 v0x6000033c0630_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.75 ;
    %jmp T_7.24;
T_7.21 ;
    %load/vec4 v0x6000033c0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.77, 8;
    %load/vec4 v0x6000033c0990_0;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033c0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c78d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.77 ;
    %jmp T_7.24;
T_7.22 ;
    %load/vec4 v0x6000033c0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c79f0_0, 0;
    %load/vec4 v0x6000033c0990_0;
    %assign/vec4 v0x6000033c0630_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033c0090_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c0a20_0, 0;
T_7.79 ;
    %jmp T_7.24;
T_7.24 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x156f5ca90;
T_8 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c14d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000033d93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033d9440, 4;
    %assign/vec4 v0x6000033c14d0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x156f05ba0;
T_9 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033c1710_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x6000033c1710_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000033c1710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1680, 0, 4;
    %load/vec4 v0x6000033c1710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c1710_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c17a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000033d93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033d9440, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1680, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033c1710_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x6000033c1710_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x6000033c1710_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033c1680, 4;
    %ix/getv/s 3, v0x6000033c1710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1680, 0, 4;
    %load/vec4 v0x6000033c1710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c1710_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033c1680, 4;
    %assign/vec4 v0x6000033c17a0_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x156f87570;
T_10 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033c19e0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x6000033c19e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000033c19e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1950, 0, 4;
    %load/vec4 v0x6000033c19e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c19e0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c1a70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000033d93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033d9440, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1950, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033c19e0_0, 0, 32;
T_10.6 ;
    %load/vec4 v0x6000033c19e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.7, 5;
    %load/vec4 v0x6000033c19e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033c1950, 4;
    %ix/getv/s 3, v0x6000033c19e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1950, 0, 4;
    %load/vec4 v0x6000033c19e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c19e0_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033c1950, 4;
    %assign/vec4 v0x6000033c1a70_0, 0;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x156f81bb0;
T_11 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033c1cb0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x6000033c1cb0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000033c1cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1c20, 0, 4;
    %load/vec4 v0x6000033c1cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c1cb0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c1d40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000033d93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033d9440, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1c20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033c1cb0_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x6000033c1cb0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.7, 5;
    %load/vec4 v0x6000033c1cb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033c1c20, 4;
    %ix/getv/s 3, v0x6000033c1cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1c20, 0, 4;
    %load/vec4 v0x6000033c1cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c1cb0_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033c1c20, 4;
    %assign/vec4 v0x6000033c1d40_0, 0;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x156f7cda0;
T_12 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033c27f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c29a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c22e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c2250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033c2760_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000033c2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000033c2910_0;
    %assign/vec4 v0x6000033c29a0_0, 0;
T_12.2 ;
    %load/vec4 v0x6000033c2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000033c21c0_0;
    %assign/vec4 v0x6000033c22e0_0, 0;
    %load/vec4 v0x6000033c22e0_0;
    %assign/vec4 v0x6000033c2250_0, 0;
    %load/vec4 v0x6000033c2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000033c2640_0;
    %assign/vec4 v0x6000033c2760_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000033c26d0_0;
    %load/vec4 v0x6000033c2640_0;
    %add;
    %assign/vec4 v0x6000033c2760_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x156f7a750;
T_13 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033c3d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c3f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c3840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c37b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033c3cc0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000033c3a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000033c3e70_0;
    %assign/vec4 v0x6000033c3f00_0, 0;
T_13.2 ;
    %load/vec4 v0x6000033c39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000033c3720_0;
    %assign/vec4 v0x6000033c3840_0, 0;
    %load/vec4 v0x6000033c3840_0;
    %assign/vec4 v0x6000033c37b0_0, 0;
    %load/vec4 v0x6000033c38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000033c3ba0_0;
    %assign/vec4 v0x6000033c3cc0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000033c3c30_0;
    %load/vec4 v0x6000033c3ba0_0;
    %add;
    %assign/vec4 v0x6000033c3cc0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x156f78100;
T_14 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033cd320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033cd4d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033cce10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033ccd80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033cd290_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000033cd050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000033cd440_0;
    %assign/vec4 v0x6000033cd4d0_0, 0;
T_14.2 ;
    %load/vec4 v0x6000033ccfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000033cccf0_0;
    %assign/vec4 v0x6000033cce10_0, 0;
    %load/vec4 v0x6000033cce10_0;
    %assign/vec4 v0x6000033ccd80_0, 0;
    %load/vec4 v0x6000033ccea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000033cd170_0;
    %assign/vec4 v0x6000033cd290_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000033cd200_0;
    %load/vec4 v0x6000033cd170_0;
    %add;
    %assign/vec4 v0x6000033cd290_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x156f75ab0;
T_15 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033ce880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033cea30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033ce370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033ce2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033ce7f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000033ce5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000033ce9a0_0;
    %assign/vec4 v0x6000033cea30_0, 0;
T_15.2 ;
    %load/vec4 v0x6000033ce520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000033ce250_0;
    %assign/vec4 v0x6000033ce370_0, 0;
    %load/vec4 v0x6000033ce370_0;
    %assign/vec4 v0x6000033ce2e0_0, 0;
    %load/vec4 v0x6000033ce400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000033ce6d0_0;
    %assign/vec4 v0x6000033ce7f0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000033ce760_0;
    %load/vec4 v0x6000033ce6d0_0;
    %add;
    %assign/vec4 v0x6000033ce7f0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x156f735d0;
T_16 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033cfde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c8000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033cf8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033cf840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033cfd50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000033cfb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000033cff00_0;
    %assign/vec4 v0x6000033c8000_0, 0;
T_16.2 ;
    %load/vec4 v0x6000033cfa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000033cf7b0_0;
    %assign/vec4 v0x6000033cf8d0_0, 0;
    %load/vec4 v0x6000033cf8d0_0;
    %assign/vec4 v0x6000033cf840_0, 0;
    %load/vec4 v0x6000033cf960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000033cfc30_0;
    %assign/vec4 v0x6000033cfd50_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000033cfcc0_0;
    %load/vec4 v0x6000033cfc30_0;
    %add;
    %assign/vec4 v0x6000033cfd50_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x156f70f80;
T_17 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033c93b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c9560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c8ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c8e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033c9320_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000033c90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000033c94d0_0;
    %assign/vec4 v0x6000033c9560_0, 0;
T_17.2 ;
    %load/vec4 v0x6000033c9050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000033c8d80_0;
    %assign/vec4 v0x6000033c8ea0_0, 0;
    %load/vec4 v0x6000033c8ea0_0;
    %assign/vec4 v0x6000033c8e10_0, 0;
    %load/vec4 v0x6000033c8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000033c9200_0;
    %assign/vec4 v0x6000033c9320_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000033c9290_0;
    %load/vec4 v0x6000033c9200_0;
    %add;
    %assign/vec4 v0x6000033c9320_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x156f6e930;
T_18 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033ca910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033caac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033ca400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033ca370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033ca880_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000033ca640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000033caa30_0;
    %assign/vec4 v0x6000033caac0_0, 0;
T_18.2 ;
    %load/vec4 v0x6000033ca5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000033ca2e0_0;
    %assign/vec4 v0x6000033ca400_0, 0;
    %load/vec4 v0x6000033ca400_0;
    %assign/vec4 v0x6000033ca370_0, 0;
    %load/vec4 v0x6000033ca490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000033ca760_0;
    %assign/vec4 v0x6000033ca880_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000033ca7f0_0;
    %load/vec4 v0x6000033ca760_0;
    %add;
    %assign/vec4 v0x6000033ca880_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x156f6c2e0;
T_19 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033cbe70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d4090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033cb960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033cb8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033cbde0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000033cbba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000033d4000_0;
    %assign/vec4 v0x6000033d4090_0, 0;
T_19.2 ;
    %load/vec4 v0x6000033cbb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000033cb840_0;
    %assign/vec4 v0x6000033cb960_0, 0;
    %load/vec4 v0x6000033cb960_0;
    %assign/vec4 v0x6000033cb8d0_0, 0;
    %load/vec4 v0x6000033cb9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000033cbcc0_0;
    %assign/vec4 v0x6000033cbde0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000033cbd50_0;
    %load/vec4 v0x6000033cbcc0_0;
    %add;
    %assign/vec4 v0x6000033cbde0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x156f674d0;
T_20 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d5440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d55f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d4f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d4ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033d53b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000033d5170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000033d5560_0;
    %assign/vec4 v0x6000033d55f0_0, 0;
T_20.2 ;
    %load/vec4 v0x6000033d50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000033d4e10_0;
    %assign/vec4 v0x6000033d4f30_0, 0;
    %load/vec4 v0x6000033d4f30_0;
    %assign/vec4 v0x6000033d4ea0_0, 0;
    %load/vec4 v0x6000033d4fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000033d5290_0;
    %assign/vec4 v0x6000033d53b0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000033d5320_0;
    %load/vec4 v0x6000033d5290_0;
    %add;
    %assign/vec4 v0x6000033d53b0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x156f64e80;
T_21 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d69a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d6b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d6490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d6400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033d6910_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000033d66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000033d6ac0_0;
    %assign/vec4 v0x6000033d6b50_0, 0;
T_21.2 ;
    %load/vec4 v0x6000033d6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000033d6370_0;
    %assign/vec4 v0x6000033d6490_0, 0;
    %load/vec4 v0x6000033d6490_0;
    %assign/vec4 v0x6000033d6400_0, 0;
    %load/vec4 v0x6000033d6520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000033d67f0_0;
    %assign/vec4 v0x6000033d6910_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000033d6880_0;
    %load/vec4 v0x6000033d67f0_0;
    %add;
    %assign/vec4 v0x6000033d6910_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x156f62830;
T_22 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d7f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d0120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d79f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d7960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033d7e70_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000033d7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000033d0090_0;
    %assign/vec4 v0x6000033d0120_0, 0;
T_22.2 ;
    %load/vec4 v0x6000033d7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000033d78d0_0;
    %assign/vec4 v0x6000033d79f0_0, 0;
    %load/vec4 v0x6000033d79f0_0;
    %assign/vec4 v0x6000033d7960_0, 0;
    %load/vec4 v0x6000033d7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000033d7d50_0;
    %assign/vec4 v0x6000033d7e70_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000033d7de0_0;
    %load/vec4 v0x6000033d7d50_0;
    %add;
    %assign/vec4 v0x6000033d7e70_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x156f601e0;
T_23 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d14d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d1680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d0fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d0f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033d1440_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000033d1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000033d15f0_0;
    %assign/vec4 v0x6000033d1680_0, 0;
T_23.2 ;
    %load/vec4 v0x6000033d1170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000033d0ea0_0;
    %assign/vec4 v0x6000033d0fc0_0, 0;
    %load/vec4 v0x6000033d0fc0_0;
    %assign/vec4 v0x6000033d0f30_0, 0;
    %load/vec4 v0x6000033d1050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000033d1320_0;
    %assign/vec4 v0x6000033d1440_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000033d13b0_0;
    %load/vec4 v0x6000033d1320_0;
    %add;
    %assign/vec4 v0x6000033d1440_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x156f5dd00;
T_24 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d2a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d2be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d2520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d2490_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033d29a0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000033d2760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x6000033d2b50_0;
    %assign/vec4 v0x6000033d2be0_0, 0;
T_24.2 ;
    %load/vec4 v0x6000033d26d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x6000033d2400_0;
    %assign/vec4 v0x6000033d2520_0, 0;
    %load/vec4 v0x6000033d2520_0;
    %assign/vec4 v0x6000033d2490_0, 0;
    %load/vec4 v0x6000033d25b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x6000033d2880_0;
    %assign/vec4 v0x6000033d29a0_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x6000033d2910_0;
    %load/vec4 v0x6000033d2880_0;
    %add;
    %assign/vec4 v0x6000033d29a0_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x156f9bf50;
T_25 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033dc000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033dc1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d3a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033d39f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033d3f00_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000033d3cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x6000033dc120_0;
    %assign/vec4 v0x6000033dc1b0_0, 0;
T_25.2 ;
    %load/vec4 v0x6000033d3c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x6000033d3960_0;
    %assign/vec4 v0x6000033d3a80_0, 0;
    %load/vec4 v0x6000033d3a80_0;
    %assign/vec4 v0x6000033d39f0_0, 0;
    %load/vec4 v0x6000033d3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x6000033d3de0_0;
    %assign/vec4 v0x6000033d3f00_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x6000033d3e70_0;
    %load/vec4 v0x6000033d3de0_0;
    %add;
    %assign/vec4 v0x6000033d3f00_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x156f9c5d0;
T_26 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033dd560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033dd710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033dd050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033dcfc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033dd4d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000033dd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x6000033dd680_0;
    %assign/vec4 v0x6000033dd710_0, 0;
T_26.2 ;
    %load/vec4 v0x6000033dd200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x6000033dcf30_0;
    %assign/vec4 v0x6000033dd050_0, 0;
    %load/vec4 v0x6000033dd050_0;
    %assign/vec4 v0x6000033dcfc0_0, 0;
    %load/vec4 v0x6000033dd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x6000033dd3b0_0;
    %assign/vec4 v0x6000033dd4d0_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x6000033dd440_0;
    %load/vec4 v0x6000033dd3b0_0;
    %add;
    %assign/vec4 v0x6000033dd4d0_0, 0;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x156f910d0;
T_27 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033deac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033dec70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033de5b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033de520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033dea30_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000033de7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x6000033debe0_0;
    %assign/vec4 v0x6000033dec70_0, 0;
T_27.2 ;
    %load/vec4 v0x6000033de760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x6000033de490_0;
    %assign/vec4 v0x6000033de5b0_0, 0;
    %load/vec4 v0x6000033de5b0_0;
    %assign/vec4 v0x6000033de520_0, 0;
    %load/vec4 v0x6000033de640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x6000033de910_0;
    %assign/vec4 v0x6000033dea30_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x6000033de9a0_0;
    %load/vec4 v0x6000033de910_0;
    %add;
    %assign/vec4 v0x6000033dea30_0, 0;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x156f6fd10;
T_28 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033c1200_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x6000033c1200_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000033c1200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1170, 0, 4;
    %load/vec4 v0x6000033c1200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c1200_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x6000033d8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033d9050, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1170, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033c1200_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x6000033c1200_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x6000033c1200_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033c1170, 4;
    %ix/getv/s 3, v0x6000033c1200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1170, 0, 4;
    %load/vec4 v0x6000033c1200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c1200_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x156f6b070;
T_29 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033c1320_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x6000033c1320_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000033c1320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1290, 0, 4;
    %load/vec4 v0x6000033c1320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c1320_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x6000033d8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033d9050, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1290, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033c1320_0, 0, 32;
T_29.6 ;
    %load/vec4 v0x6000033c1320_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.7, 5;
    %load/vec4 v0x6000033c1320_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033c1290, 4;
    %ix/getv/s 3, v0x6000033c1320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c1290, 0, 4;
    %load/vec4 v0x6000033c1320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c1320_0, 0, 32;
    %jmp T_29.6;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x156f663d0;
T_30 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033c1440_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x6000033c1440_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000033c1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c13b0, 0, 4;
    %load/vec4 v0x6000033c1440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c1440_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x6000033d8fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033d9050, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c13b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033c1440_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x6000033c1440_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.7, 5;
    %load/vec4 v0x6000033c1440_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033c13b0, 4;
    %ix/getv/s 3, v0x6000033c1440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033c13b0, 0, 4;
    %load/vec4 v0x6000033c1440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033c1440_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x156f79650;
T_31 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033d9320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000033d95f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033d8cf0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x6000033d9680_0;
    %assign/vec4 v0x6000033d95f0_0, 0;
    %load/vec4 v0x6000033d8d80_0;
    %assign/vec4 v0x6000033d8cf0_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x156f79650;
T_32 ;
    %wait E_0x60000148fe40;
    %load/vec4 v0x6000033d95f0_0;
    %store/vec4 v0x6000033d9680_0, 0, 3;
    %load/vec4 v0x6000033d8cf0_0;
    %store/vec4 v0x6000033d8d80_0, 0, 16;
    %load/vec4 v0x6000033d95f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %jmp T_32.5;
T_32.0 ;
    %load/vec4 v0x6000033d9560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x6000033d9830_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x6000033d9680_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000033d8d80_0, 0, 16;
T_32.6 ;
    %jmp T_32.5;
T_32.1 ;
    %load/vec4 v0x6000033d9830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000033d9680_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000033d8d80_0, 0, 16;
T_32.10 ;
    %jmp T_32.5;
T_32.2 ;
    %load/vec4 v0x6000033d8cf0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000033d8d80_0, 0, 16;
    %load/vec4 v0x6000033d8b40_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000033d8cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_32.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000033d9680_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000033d8d80_0, 0, 16;
T_32.12 ;
    %jmp T_32.5;
T_32.3 ;
    %load/vec4 v0x6000033d8cf0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000033d8d80_0, 0, 16;
    %load/vec4 v0x6000033d8f30_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000033d8cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_32.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000033d9680_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000033d8d80_0, 0, 16;
T_32.14 ;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000033d9680_0, 0, 3;
    %jmp T_32.5;
T_32.5 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x156f8bd60;
T_33 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x156f8bd60;
T_34 ;
    %wait E_0x60000148b080;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x156f8bed0;
T_35 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x156f8bed0;
T_36 ;
    %wait E_0x60000148b080;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x156f8c040;
T_37 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x156f8c040;
T_38 ;
    %wait E_0x60000148b080;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x156f8c1b0;
T_39 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x156f8c1b0;
T_40 ;
    %wait E_0x60000148b080;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x156f8c320;
T_41 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x156f8c320;
T_42 ;
    %wait E_0x60000148b080;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x156f8c490;
T_43 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x156f8c490;
T_44 ;
    %wait E_0x60000148b080;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x156f8c600;
T_45 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x156f8c600;
T_46 ;
    %wait E_0x60000148b080;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x156f8c770;
T_47 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x156f8c770;
T_48 ;
    %wait E_0x60000148b080;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x156f8c8e0;
T_49 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x156f8c8e0;
T_50 ;
    %wait E_0x60000148b080;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x156f8ca50;
T_51 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x156f8ca50;
T_52 ;
    %wait E_0x60000148b080;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x156f8cbc0;
T_53 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x156f8cbc0;
T_54 ;
    %wait E_0x60000148b080;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x156f8cd30;
T_55 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x156f8cd30;
T_56 ;
    %wait E_0x60000148b080;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x156f8cea0;
T_57 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x156f8cea0;
T_58 ;
    %wait E_0x60000148b080;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x156f8d010;
T_59 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x156f8d010;
T_60 ;
    %wait E_0x60000148b080;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x156f8d180;
T_61 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x156f8d180;
T_62 ;
    %wait E_0x60000148b080;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x156f8d2f0;
T_63 ;
    %wait E_0x60000148b0c0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_63.9;
T_63.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_63.9;
T_63.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_63.9;
T_63.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5e60, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_63.9;
T_63.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_63.9;
T_63.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_63.9;
T_63.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_63.9;
T_63.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_63.9;
T_63.7 ;
    %load/vec4 v0x6000033a5cb0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000033a5ef0, 4, 0;
    %jmp T_63.9;
T_63.9 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x156f8d2f0;
T_64 ;
    %wait E_0x60000148b080;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a5ef0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000033a55f0_0, 4, 16;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x156f8b8e0;
T_65 ;
    %wait E_0x60000148afc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033a5d40_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000033a5d40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_65.1, 5;
    %ix/getv/s 4, v0x6000033a5d40_0;
    %load/vec4a v0x6000033a5dd0, 4;
    %ix/getv/s 4, v0x6000033a5d40_0;
    %store/vec4a v0x6000033a61c0, 4, 0;
    %load/vec4 v0x6000033a5d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033a5d40_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000033a6880_0, 0, 32;
T_65.2 ;
    %load/vec4 v0x6000033a6880_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_65.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033a5d40_0, 0, 32;
T_65.4 ;
    %load/vec4 v0x6000033a5d40_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000033a6880_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_65.5, 5;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %load/vec4 v0x6000033a6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033a61c0, 4;
    %load/vec4 v0x6000033a6880_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000033a61c0, 4, 0;
    %jmp T_65.10;
T_65.6 ;
    %load/vec4 v0x6000033a6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033a61c0, 4;
    %load/vec4 v0x6000033a6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033a61c0, 4;
    %add;
    %load/vec4 v0x6000033a6880_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000033a61c0, 4, 0;
    %jmp T_65.10;
T_65.7 ;
    %load/vec4 v0x6000033a6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033a61c0, 4;
    %load/vec4 v0x6000033a6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033a61c0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.11, 8;
    %load/vec4 v0x6000033a6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033a61c0, 4;
    %jmp/1 T_65.12, 8;
T_65.11 ; End of true expr.
    %load/vec4 v0x6000033a6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033a61c0, 4;
    %jmp/0 T_65.12, 8;
 ; End of false expr.
    %blend;
T_65.12;
    %load/vec4 v0x6000033a6880_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000033a61c0, 4, 0;
    %jmp T_65.10;
T_65.8 ;
    %load/vec4 v0x6000033a6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033a61c0, 4;
    %load/vec4 v0x6000033a6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033a61c0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.13, 8;
    %load/vec4 v0x6000033a6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033a61c0, 4;
    %jmp/1 T_65.14, 8;
T_65.13 ; End of true expr.
    %load/vec4 v0x6000033a6880_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000033a61c0, 4;
    %jmp/0 T_65.14, 8;
 ; End of false expr.
    %blend;
T_65.14;
    %load/vec4 v0x6000033a6880_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000033a5d40_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000033a61c0, 4, 0;
    %jmp T_65.10;
T_65.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000033a5d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033a5d40_0, 0, 32;
    %jmp T_65.4;
T_65.5 ;
    %load/vec4 v0x6000033a6880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033a6880_0, 0, 32;
    %jmp T_65.2;
T_65.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000033a61c0, 4;
    %store/vec4 v0x6000033a6130_0, 0, 16;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x156f8b8e0;
T_66 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033a6250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000033a58c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033a5b90_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033a5560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a67f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a6520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a5b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033a6a30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000033a6b50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000033a6d90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000033a6f40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033a5cb0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033a6010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033a5a70_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a67f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a6520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a5b00_0, 0;
    %load/vec4 v0x6000033a6910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_66.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_66.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_66.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.10;
T_66.2 ;
    %load/vec4 v0x6000033a5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.11, 8;
    %load/vec4 v0x6000033a5710_0;
    %assign/vec4 v0x6000033a58c0_0, 0;
    %load/vec4 v0x6000033a69a0_0;
    %assign/vec4 v0x6000033a6a30_0, 0;
    %load/vec4 v0x6000033a6ac0_0;
    %assign/vec4 v0x6000033a6b50_0, 0;
    %load/vec4 v0x6000033a6c70_0;
    %assign/vec4 v0x6000033a6d90_0, 0;
    %load/vec4 v0x6000033a6e20_0;
    %assign/vec4 v0x6000033a6f40_0, 0;
    %load/vec4 v0x6000033a5c20_0;
    %assign/vec4 v0x6000033a5cb0_0, 0;
    %load/vec4 v0x6000033a5f80_0;
    %assign/vec4 v0x6000033a6010_0, 0;
    %load/vec4 v0x6000033a59e0_0;
    %assign/vec4 v0x6000033a5a70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
T_66.11 ;
    %jmp T_66.10;
T_66.3 ;
    %load/vec4 v0x6000033a5a70_0;
    %assign/vec4 v0x6000033a5b90_0, 0;
    %load/vec4 v0x6000033a6010_0;
    %assign/vec4 v0x6000033a5560_0, 0;
    %load/vec4 v0x6000033a6a30_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_66.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_66.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_66.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_66.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_66.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.19;
T_66.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033a6520_0, 0;
    %load/vec4 v0x6000033a6010_0;
    %assign/vec4 v0x6000033a6370_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.19;
T_66.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033a67f0_0, 0;
    %load/vec4 v0x6000033a6010_0;
    %assign/vec4 v0x6000033a6370_0, 0;
    %load/vec4 v0x6000033a6d00_0;
    %assign/vec4 v0x6000033a66d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.19;
T_66.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.19;
T_66.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.19;
T_66.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.19;
T_66.19 ;
    %pop/vec4 1;
    %jmp T_66.10;
T_66.4 ;
    %load/vec4 v0x6000033a55f0_0;
    %load/vec4 v0x6000033a6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033a6be0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.10;
T_66.5 ;
    %load/vec4 v0x6000033a65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.20, 8;
    %load/vec4 v0x6000033a6a30_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_66.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.23;
T_66.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
T_66.23 ;
T_66.20 ;
    %jmp T_66.10;
T_66.6 ;
    %load/vec4 v0x6000033a6400_0;
    %load/vec4 v0x6000033a6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033a6be0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.10;
T_66.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000033a6130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000033a6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033a6be0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.10;
T_66.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033a5b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000033a6910_0, 0;
    %jmp T_66.10;
T_66.10 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x156f80940;
T_67 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033c5950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c57a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033c5830_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033c4fc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033c58c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033c5050_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033c5440_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033c5710_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000033c5290_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000033c5320_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033c5560_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033c55f0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000033c50e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000033c5a70_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000033c5dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c5ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c5c20_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000033c4000_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000033fbcc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c4120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fbde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c42d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033fd290_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000033c4870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c4990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c4b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c46c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c5170_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c5ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c5c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c5170_0, 0;
    %load/vec4 v0x6000033c5f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_67.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_67.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_67.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_67.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_67.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_67.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_67.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_67.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_67.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_67.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_67.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.17;
T_67.2 ;
    %load/vec4 v0x6000033c4f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.18, 8;
    %load/vec4 v0x6000033c6010_0;
    %assign/vec4 v0x6000033c57a0_0, 0;
    %load/vec4 v0x6000033c5200_0;
    %assign/vec4 v0x6000033c5290_0, 0;
    %load/vec4 v0x6000033c54d0_0;
    %assign/vec4 v0x6000033c5560_0, 0;
    %load/vec4 v0x6000033c4c60_0;
    %assign/vec4 v0x6000033c58c0_0, 0;
    %load/vec4 v0x6000033c4bd0_0;
    %assign/vec4 v0x6000033c5050_0, 0;
    %load/vec4 v0x6000033c53b0_0;
    %assign/vec4 v0x6000033c5440_0, 0;
    %load/vec4 v0x6000033c5680_0;
    %assign/vec4 v0x6000033c5710_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
T_67.18 ;
    %jmp T_67.17;
T_67.3 ;
    %load/vec4 v0x6000033c5290_0;
    %assign/vec4 v0x6000033c5320_0, 0;
    %load/vec4 v0x6000033c5560_0;
    %assign/vec4 v0x6000033c55f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033c5830_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033c4fc0_0, 0;
    %load/vec4 v0x6000033c57a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.23;
T_67.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.23;
T_67.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.23;
T_67.23 ;
    %pop/vec4 1;
    %jmp T_67.17;
T_67.4 ;
    %load/vec4 v0x6000033c5320_0;
    %assign/vec4 v0x6000033fbcc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033fbde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033fd290_0, 0;
    %load/vec4 v0x6000033fbe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.26, 9;
    %load/vec4 v0x6000033fd290_0;
    %and;
T_67.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033fd290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c46c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
T_67.24 ;
    %jmp T_67.17;
T_67.5 ;
    %load/vec4 v0x6000033c4750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.29, 9;
    %load/vec4 v0x6000033c46c0_0;
    %and;
T_67.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.27, 8;
    %load/vec4 v0x6000033c4510_0;
    %assign/vec4 v0x6000033c50e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c46c0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
T_67.27 ;
    %jmp T_67.17;
T_67.6 ;
    %load/vec4 v0x6000033c55f0_0;
    %assign/vec4 v0x6000033c5a70_0, 0;
    %load/vec4 v0x6000033c50e0_0;
    %assign/vec4 v0x6000033c5dd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c5ef0_0, 0;
    %load/vec4 v0x6000033c5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
T_67.30 ;
    %jmp T_67.17;
T_67.7 ;
    %load/vec4 v0x6000033c55f0_0;
    %assign/vec4 v0x6000033c5a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c5c20_0, 0;
    %load/vec4 v0x6000033c5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
T_67.32 ;
    %jmp T_67.17;
T_67.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.17;
T_67.9 ;
    %load/vec4 v0x6000033c5b00_0;
    %assign/vec4 v0x6000033c50e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.17;
T_67.10 ;
    %load/vec4 v0x6000033c5320_0;
    %assign/vec4 v0x6000033c4000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000033c4120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c42d0_0, 0;
    %load/vec4 v0x6000033c41b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.36, 9;
    %load/vec4 v0x6000033c42d0_0;
    %and;
T_67.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c42d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
T_67.34 ;
    %jmp T_67.17;
T_67.11 ;
    %load/vec4 v0x6000033c50e0_0;
    %assign/vec4 v0x6000033c4870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c4990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c4b40_0, 0;
    %load/vec4 v0x6000033c4a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.39, 9;
    %load/vec4 v0x6000033c4b40_0;
    %and;
T_67.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c4b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033c4990_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
T_67.37 ;
    %jmp T_67.17;
T_67.12 ;
    %load/vec4 v0x6000033c4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
T_67.40 ;
    %jmp T_67.17;
T_67.13 ;
    %load/vec4 v0x6000033c4fc0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000033c4fc0_0, 0;
    %load/vec4 v0x6000033c5320_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000033c5320_0, 0;
    %load/vec4 v0x6000033c55f0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000033c55f0_0, 0;
    %load/vec4 v0x6000033c5050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000033c4fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.43;
T_67.42 ;
    %load/vec4 v0x6000033c57a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.47;
T_67.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.47;
T_67.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.47;
T_67.47 ;
    %pop/vec4 1;
T_67.43 ;
    %jmp T_67.17;
T_67.14 ;
    %load/vec4 v0x6000033c5830_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000033c5830_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000033c4fc0_0, 0;
    %load/vec4 v0x6000033c58c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000033c5830_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.49;
T_67.48 ;
    %load/vec4 v0x6000033c5290_0;
    %load/vec4 v0x6000033c5830_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000033c5440_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000033c5320_0, 0;
    %load/vec4 v0x6000033c5560_0;
    %load/vec4 v0x6000033c5830_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000033c5710_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000033c55f0_0, 0;
    %load/vec4 v0x6000033c57a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.53;
T_67.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.53;
T_67.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.53;
T_67.53 ;
    %pop/vec4 1;
T_67.49 ;
    %jmp T_67.17;
T_67.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033c5170_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033c5f80_0, 0;
    %jmp T_67.17;
T_67.17 ;
    %pop/vec4 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x156f8a9f0;
T_68 ;
    %wait E_0x60000148a3c0;
    %load/vec4 v0x6000033d9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000033d9cb0_0;
    %load/vec4 v0x6000033d9950_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033d9b00, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000033d9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000033d9950_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000033d9b00, 4;
    %assign/vec4 v0x6000033d9b90_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x156f8a9f0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033d9a70_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000033d9a70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033d9a70_0;
    %store/vec4a v0x6000033d9b00, 4, 0;
    %load/vec4 v0x6000033d9a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033d9a70_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x156f8acd0;
T_70 ;
    %wait E_0x60000148a3c0;
    %load/vec4 v0x6000033da250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000033da1c0_0;
    %load/vec4 v0x6000033d9e60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033da010, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000033da130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000033d9e60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000033da010, 4;
    %assign/vec4 v0x6000033da0a0_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x156f8acd0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033d9f80_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000033d9f80_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033d9f80_0;
    %store/vec4a v0x6000033da010, 4, 0;
    %load/vec4 v0x6000033d9f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033d9f80_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x156f8afb0;
T_72 ;
    %wait E_0x60000148a3c0;
    %load/vec4 v0x6000033da760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x6000033da6d0_0;
    %load/vec4 v0x6000033da370_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033da520, 0, 4;
T_72.0 ;
    %load/vec4 v0x6000033da640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x6000033da370_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000033da520, 4;
    %assign/vec4 v0x6000033da5b0_0, 0;
T_72.2 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x156f8afb0;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033da490_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000033da490_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033da490_0;
    %store/vec4a v0x6000033da520, 4, 0;
    %load/vec4 v0x6000033da490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033da490_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x156f8b290;
T_74 ;
    %wait E_0x60000148a3c0;
    %load/vec4 v0x6000033dac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x6000033dabe0_0;
    %load/vec4 v0x6000033da880_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033daa30, 0, 4;
T_74.0 ;
    %load/vec4 v0x6000033dab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x6000033da880_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000033daa30, 4;
    %assign/vec4 v0x6000033daac0_0, 0;
T_74.2 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x156f8b290;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033da9a0_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x6000033da9a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_75.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033da9a0_0;
    %store/vec4a v0x6000033daa30, 4, 0;
    %load/vec4 v0x6000033da9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033da9a0_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %end;
    .thread T_75;
    .scope S_0x156f5a600;
T_76 ;
    %wait E_0x60000148a280;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033daf40_0, 0, 32;
T_76.0 ;
    %load/vec4 v0x6000033daf40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_76.1, 5;
    %load/vec4 v0x6000033a4630_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.2, 8;
    %load/vec4 v0x6000033db330_0;
    %pad/u 32;
    %load/vec4 v0x6000033daf40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.2;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033a4900_0, 4, 1;
    %load/vec4 v0x6000033a4120_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.3, 8;
    %load/vec4 v0x6000033db180_0;
    %pad/u 32;
    %load/vec4 v0x6000033daf40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.3;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033a47e0_0, 4, 1;
    %load/vec4 v0x6000033a43f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.4, 8;
    %load/vec4 v0x6000033db2a0_0;
    %pad/u 32;
    %load/vec4 v0x6000033daf40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.4;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033a4870_0, 4, 1;
    %load/vec4 v0x6000033a4e10_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.6, 8;
    %load/vec4 v0x6000033a4c60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.6;
    %flag_get/vec4 8;
    %jmp/0 T_76.5, 8;
    %load/vec4 v0x6000033db570_0;
    %pad/u 32;
    %load/vec4 v0x6000033daf40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.5;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033a4990_0, 4, 1;
    %load/vec4 v0x6000033dbba0_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.8, 8;
    %load/vec4 v0x6000033db9f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.8;
    %flag_get/vec4 8;
    %jmp/0 T_76.7, 8;
    %load/vec4 v0x6000033db060_0;
    %pad/u 32;
    %load/vec4 v0x6000033daf40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.7;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033a4750_0, 4, 1;
    %load/vec4 v0x6000033daf40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033daf40_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x156f5a600;
T_77 ;
    %wait E_0x60000148a240;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033daf40_0, 0, 32;
T_77.0 ;
    %load/vec4 v0x6000033daf40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_77.1, 5;
    %load/vec4 v0x6000033a4900_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033dbde0_0, 4, 1;
    %load/vec4 v0x6000033a47e0_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.2, 8;
    %load/vec4 v0x6000033a4900_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.2;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033dbcc0_0, 4, 1;
    %load/vec4 v0x6000033a4870_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v0x6000033a4900_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.3, 8;
    %load/vec4 v0x6000033a47e0_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.3;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033dbd50_0, 4, 1;
    %load/vec4 v0x6000033a4990_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.7, 10;
    %load/vec4 v0x6000033a4900_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.6, 9;
    %load/vec4 v0x6000033a47e0_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.5, 8;
    %load/vec4 v0x6000033a4870_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.5;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033dbe70_0, 4, 1;
    %load/vec4 v0x6000033a4750_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_77.11, 11;
    %load/vec4 v0x6000033a4900_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.10, 10;
    %load/vec4 v0x6000033a47e0_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.9, 9;
    %load/vec4 v0x6000033a4870_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.8, 8;
    %load/vec4 v0x6000033a4990_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.8;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033dbc30_0, 4, 1;
    %load/vec4 v0x6000033dbde0_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.12, 8;
    %load/vec4 v0x6000033a5050_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033dafd0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033db690, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db720_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db4e0_0, 4, 1;
    %jmp T_77.13;
T_77.12 ;
    %load/vec4 v0x6000033dbcc0_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.14, 8;
    %load/vec4 v0x6000033a4f30_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033dafd0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033db690, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db720_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db4e0_0, 4, 1;
    %jmp T_77.15;
T_77.14 ;
    %load/vec4 v0x6000033dbd50_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.16, 8;
    %load/vec4 v0x6000033a4fc0_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033dafd0, 4, 0;
    %load/vec4 v0x6000033a4360_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033db690, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db720_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db4e0_0, 4, 1;
    %jmp T_77.17;
T_77.16 ;
    %load/vec4 v0x6000033dbe70_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.18, 8;
    %load/vec4 v0x6000033a50e0_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033dafd0, 4, 0;
    %load/vec4 v0x6000033a4d80_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033db690, 4, 0;
    %load/vec4 v0x6000033a4e10_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db720_0, 4, 1;
    %load/vec4 v0x6000033a4c60_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db4e0_0, 4, 1;
    %jmp T_77.19;
T_77.18 ;
    %load/vec4 v0x6000033dbc30_0;
    %load/vec4 v0x6000033daf40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.20, 8;
    %load/vec4 v0x6000033a4ea0_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033dafd0, 4, 0;
    %load/vec4 v0x6000033dbb10_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033db690, 4, 0;
    %load/vec4 v0x6000033dbba0_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db720_0, 4, 1;
    %load/vec4 v0x6000033db9f0_0;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db4e0_0, 4, 1;
    %jmp T_77.21;
T_77.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033dafd0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4a v0x6000033db690, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db720_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000033daf40_0;
    %store/vec4 v0x6000033db4e0_0, 4, 1;
T_77.21 ;
T_77.19 ;
T_77.17 ;
T_77.15 ;
T_77.13 ;
    %load/vec4 v0x6000033daf40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033daf40_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x156f5a600;
T_78 ;
    %wait E_0x60000148a3c0;
    %load/vec4 v0x6000033db330_0;
    %assign/vec4 v0x6000033db3c0_0, 0;
    %load/vec4 v0x6000033db180_0;
    %assign/vec4 v0x6000033db210_0, 0;
    %load/vec4 v0x6000033db570_0;
    %assign/vec4 v0x6000033db600_0, 0;
    %load/vec4 v0x6000033db060_0;
    %assign/vec4 v0x6000033db0f0_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x156f5a600;
T_79 ;
    %wait E_0x60000148a1c0;
    %load/vec4 v0x6000033db3c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033db450, 4;
    %store/vec4 v0x6000033a45a0_0, 0, 256;
    %load/vec4 v0x6000033db210_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033db450, 4;
    %store/vec4 v0x6000033a4090_0, 0, 256;
    %load/vec4 v0x6000033db600_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033db450, 4;
    %store/vec4 v0x6000033a4bd0_0, 0, 256;
    %load/vec4 v0x6000033db0f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000033db450, 4;
    %store/vec4 v0x6000033db960_0, 0, 256;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x156f5aab0;
T_80 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033a2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000033a0fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a1050_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x6000033a1320_0;
    %assign/vec4 v0x6000033a1050_0, 0;
    %load/vec4 v0x6000033a1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x6000033a1200_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000033a0f30, 4;
    %assign/vec4 v0x6000033a0fc0_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x156f5aab0;
T_81 ;
    %wait E_0x60000148a3c0;
    %load/vec4 v0x6000033a29a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_81.3, 10;
    %load/vec4 v0x6000033a2910_0;
    %and;
T_81.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x6000033a2880_0;
    %and;
T_81.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0x6000033a27f0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000033a2760_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000033a0f30, 0, 4;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x156f5aab0;
T_82 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033a2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a3840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000033a37b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a7d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a7de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a22e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000033a7cc0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x6000033a2370_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000033a3840_0, 0;
    %load/vec4 v0x6000033a1a70_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000033a37b0_0, 0;
    %load/vec4 v0x6000033a2370_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000033a7d50_0, 0;
    %load/vec4 v0x6000033a7d50_0;
    %assign/vec4 v0x6000033a7de0_0, 0;
    %load/vec4 v0x6000033a2250_0;
    %assign/vec4 v0x6000033a22e0_0, 0;
    %load/vec4 v0x6000033a1710_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000033a7cc0_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x156f5aab0;
T_83 ;
    %wait E_0x60000148f540;
    %load/vec4 v0x6000033a2c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000033a2370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033a1b00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033a2010_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000033a1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a2250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033a20a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a1b90_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a2250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a1b90_0, 0;
    %load/vec4 v0x6000033a2fd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_83.5, 10;
    %load/vec4 v0x6000033a1e60_0;
    %and;
T_83.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.4, 9;
    %load/vec4 v0x6000033a2370_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_83.6, 4;
    %load/vec4 v0x6000033a2370_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_83.6;
    %and;
T_83.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x6000033a2010_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000033a2010_0, 0;
T_83.2 ;
    %load/vec4 v0x6000033a2370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_83.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_83.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_83.11, 6;
    %jmp T_83.12;
T_83.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033a20a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033a2010_0, 0;
    %load/vec4 v0x6000033a14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033a20a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000033a1a70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000033a2370_0, 0;
T_83.13 ;
    %jmp T_83.12;
T_83.8 ;
    %load/vec4 v0x6000033a2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.15, 8;
    %load/vec4 v0x6000033a1a70_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000033a1a70_0, 0;
    %load/vec4 v0x6000033a1a70_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_83.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033a2250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000033a1b00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000033a2370_0, 0;
T_83.17 ;
T_83.15 ;
    %jmp T_83.12;
T_83.9 ;
    %load/vec4 v0x6000033a1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.19, 8;
    %load/vec4 v0x6000033a1b00_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000033a1b00_0, 0;
T_83.19 ;
    %load/vec4 v0x6000033a2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000033a2370_0, 0;
T_83.21 ;
    %jmp T_83.12;
T_83.10 ;
    %load/vec4 v0x6000033a2010_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_83.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000033a2370_0, 0;
T_83.23 ;
    %jmp T_83.12;
T_83.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033a1b90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000033a2370_0, 0;
    %jmp T_83.12;
T_83.12 ;
    %pop/vec4 1;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x156f5b330;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033ad5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033adef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033ae370_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000033ae400_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033ad680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033adf80_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000033ad830_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000033ad7a0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033ad9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033ad8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000033adb90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000033acea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000033acc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000033ad4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033ad0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033ad320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000033ad200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000033ad050_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000033ad170_0, 0, 256;
    %end;
    .thread T_84, $init;
    .scope S_0x156f5b330;
T_85 ;
    %delay 5000, 0;
    %load/vec4 v0x6000033ad5f0_0;
    %inv;
    %store/vec4 v0x6000033ad5f0_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x156f5b330;
T_86 ;
    %vpi_call/w 3 139 "$display", "\000" {0 0 0};
    %vpi_call/w 3 140 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 141 "$display", "\342\225\221              STRESS TEST SUITE                             \342\225\221" {0 0 0};
    %vpi_call/w 3 142 "$display", "\342\225\221  Signed, Large Values, Overflow, Sparse, Fixed-Point       \342\225\221" {0 0 0};
    %vpi_call/w 3 143 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033ae0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ae0a0_0, 0, 32;
    %vpi_call/w 3 157 "$display", "\000" {0 0 0};
    %vpi_call/w 3 158 "$display", "[TEST %0d] Negative Numbers", v0x6000033ae0a0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac240_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x6000033ac2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac3f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000033ac480_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x6000033ac510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac750_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033aca20_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033acab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x156f8da50;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033a38d0_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x6000033a3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3a80_0, 0, 8;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x6000033a3b10_0, 0, 8;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x6000033a3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3de0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033a3e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac120_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x156f8d8e0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x156f8dbc0;
    %join;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 174 "$display", "  C[0] = [%0d, %0d, %0d, %0d]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 175 "$display", "  C[1] = [%0d, %0d, %0d, %0d]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967289, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967286, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967281, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967274, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ae0a0_0, 0, 32;
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %vpi_call/w 3 192 "$display", "[TEST %0d] Mixed Positive/Negative", v0x6000033ae0a0_0 {0 0 0};
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0x6000033ac240_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x6000033ac2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac3f0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x6000033ac480_0, 0, 8;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x6000033ac510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac750_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033aca20_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033acab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x156f8da50;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x6000033a38d0_0, 0, 8;
    %pushi/vec4 236, 0, 8;
    %store/vec4 v0x6000033a3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3a80_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x6000033a3b10_0, 0, 8;
    %pushi/vec4 216, 0, 8;
    %store/vec4 v0x6000033a3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3de0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033a3e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac120_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x156f8d8e0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x156f8dbc0;
    %join;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 208 "$display", "  C[0] = [%0d, %0d, ...]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 209 "$display", "  C[1] = [%0d, %0d, ...]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967106, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 220, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294966866, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 500, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ae0a0_0, 0, 32;
    %vpi_call/w 3 222 "$display", "\000" {0 0 0};
    %vpi_call/w 3 223 "$display", "[TEST %0d] Large Positive Values (127)", v0x6000033ae0a0_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac480_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac750_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033aca20_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033acab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x156f8da50;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a38d0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3960_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a39f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3a80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3b10_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3ba0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3c30_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3cc0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3d50_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3de0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3e70_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3f00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac000_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac090_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac120_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x156f8d8e0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x156f8dbc0;
    %join;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 239 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect 16129 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ae0a0_0, 0, 32;
    %vpi_call/w 3 253 "$display", "\000" {0 0 0};
    %vpi_call/w 3 254 "$display", "[TEST %0d] Large Negative Values (-128)", v0x6000033ae0a0_0 {0 0 0};
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033ac240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac480_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033ac510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac750_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033ac7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033aca20_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033acab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x156f8da50;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a38d0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3960_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a39f0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3a80_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3b10_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3ba0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3c30_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3cc0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3d50_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3de0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3e70_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3f00_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033ac000_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033ac090_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033ac120_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033ac1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x156f8d8e0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x156f8dbc0;
    %join;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 270 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect 16384 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 16384, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 16384, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ae0a0_0, 0, 32;
    %vpi_call/w 3 282 "$display", "\000" {0 0 0};
    %vpi_call/w 3 283 "$display", "[TEST %0d] Accumulator Stress (4 x 127*127 = 64516)", v0x6000033ae0a0_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac240_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac2d0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac360_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac3f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac480_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac510_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac5a0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac630_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac6c0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac750_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac7e0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac870_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac900_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac990_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033aca20_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033acab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x156f8da50;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a38d0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3960_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a39f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3a80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3b10_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3ba0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3c30_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3cc0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3d50_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3de0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3e70_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3f00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac000_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac090_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac120_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x156f8d8e0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x156f8dbc0;
    %join;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 299 "$display", "  C[0][0] = %0d (expect 64516)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x6000033ade60_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 300 "$display", "  C[3][3] = %0d (expect 64516)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 64516, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033ade60_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 64516, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ae0a0_0, 0, 32;
    %vpi_call/w 3 311 "$display", "\000" {0 0 0};
    %vpi_call/w 3 312 "$display", "[TEST %0d] Mixed Sign Accumulator (127-128+127-128 = -2)", v0x6000033ae0a0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac240_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac2d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac360_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac3f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac480_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac510_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac5a0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac630_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac6c0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac750_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac7e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac870_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac900_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac990_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033aca20_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033acab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x156f8da50;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a38d0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3960_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a39f0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3a80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3b10_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3ba0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3c30_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3cc0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3d50_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3de0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033a3e70_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033a3f00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac000_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033ac090_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x6000033ac120_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x6000033ac1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x156f8d8e0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x156f8dbc0;
    %join;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 328 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect -2 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967294, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967294, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ae0a0_0, 0, 32;
    %vpi_call/w 3 341 "$display", "\000" {0 0 0};
    %vpi_call/w 3 342 "$display", "[TEST %0d] Sparse Diagonal Matrices", v0x6000033ae0a0_0 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6000033ac240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac480_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x6000033ac510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac750_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x6000033ac7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033aca20_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x6000033acab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x156f8da50;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033a38d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3a80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3b10_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x6000033a3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3de0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000033a3e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac120_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x6000033ac1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x156f8d8e0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x156f8dbc0;
    %join;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000033addd0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000033ade60_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 358 "$display", "  Diagonal: [%0d, %0d, %0d, %0d] (expect [5, 12, 21, 32])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 360 "$display", "  Off-diag: [%0d, %0d] (expect 0)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 12, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033addd0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 21, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530027355, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033ade60_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ae0a0_0, 0, 32;
    %vpi_call/w 3 375 "$display", "\000" {0 0 0};
    %vpi_call/w 3 376 "$display", "[TEST %0d] Checkerboard Pattern", v0x6000033ae0a0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac240_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033ac2d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac360_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033ac3f0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033ac480_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac510_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033ac5a0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac630_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac6c0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033ac750_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac7e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033ac870_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033ac900_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac990_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033aca20_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033acab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x156f8da50;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033a38d0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033a3960_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033a39f0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033a3a80_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033a3b10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033a3ba0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033a3c30_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033a3cc0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033a3d50_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033a3de0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033a3e70_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033a3f00_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033ac000_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac090_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x6000033ac120_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x6000033ac1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x156f8d8e0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x156f8dbc0;
    %join;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 394 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect [4, -4, 4, -4])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967292, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 4294967292, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ae0a0_0, 0, 32;
    %vpi_call/w 3 411 "$display", "\000" {0 0 0};
    %vpi_call/w 3 412 "$display", "[TEST %0d] Fixed-Point Q4.4 (1.5 * 2.0 = 3.0)", v0x6000033ae0a0_0 {0 0 0};
    %vpi_call/w 3 413 "$display", "  Q4.4 format: 0x18=1.5, 0x20=2.0, 0x28=2.5, 0x30=3.0" {0 0 0};
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x6000033ac240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac480_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x6000033ac510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac750_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x6000033ac7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033aca20_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x6000033acab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x156f8da50;
    %join;
    %pushi/vec4 24, 0, 8;
    %store/vec4 v0x6000033a38d0_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x6000033a3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3a80_0, 0, 8;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x6000033a3b10_0, 0, 8;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x6000033a3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3de0_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x6000033a3e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac120_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x6000033ac1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x156f8d8e0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x156f8dbc0;
    %join;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 430 "$display", "  C[0] = [%0d, %0d] (expect [768, 1024] = [3.0, 4.0] in Q8.8)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 432 "$display", "  C[1] = [%0d, %0d] (expect [1280, 1536] = [5.0, 6.0] in Q8.8)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 768, 0, 32;
    %pushi/vec4 3059792566, 0, 33;
    %concati/vec4 3245667532, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 1024, 0, 32;
    %pushi/vec4 3059792566, 0, 33;
    %concati/vec4 3312776400, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 1280, 0, 32;
    %pushi/vec4 3059923638, 0, 33;
    %concati/vec4 3245667540, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033add40_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 1536, 0, 32;
    %pushi/vec4 3059923638, 0, 33;
    %concati/vec4 3312776408, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000033ae0a0_0, 0, 32;
    %vpi_call/w 3 444 "$display", "\000" {0 0 0};
    %vpi_call/w 3 445 "$display", "[TEST %0d] All Zeros", v0x6000033ae0a0_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac2d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac360_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac480_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac5a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac6c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac750_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac870_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac900_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac990_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033aca20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033acab0_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x156f8da50;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a38d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a39f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3a80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3ba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3c30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3cc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3de0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3e70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033a3f00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac090_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac120_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000033ac1b0_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x156f8d8e0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x156f8dbc0;
    %join;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 451 "$display", "  C[0][0] = %0d (expect 0)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033adcb0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %load/vec4 v0x6000033ae130_0;
    %load/vec4 v0x6000033ade60_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x6000033fbb10_0, 0, 80;
    %store/vec4 v0x6000033fba80_0, 0, 32;
    %store/vec4 v0x6000033fb960_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x156f5aef0;
    %add;
    %store/vec4 v0x6000033ae130_0, 0, 32;
    %vpi_call/w 3 458 "$display", "\000" {0 0 0};
    %vpi_call/w 3 459 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 460 "$display", "STRESS TEST SUMMARY: %0d tests, %0d errors", v0x6000033ae0a0_0, v0x6000033ae130_0 {0 0 0};
    %vpi_call/w 3 461 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %load/vec4 v0x6000033ae130_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.0, 4;
    %vpi_call/w 3 464 "$display", ">>> ALL STRESS TESTS PASSED! <<<" {0 0 0};
    %jmp T_86.1;
T_86.0 ;
    %vpi_call/w 3 466 "$display", ">>> STRESS TESTS FAILED <<<" {0 0 0};
T_86.1 ;
    %vpi_call/w 3 468 "$finish" {0 0 0};
    %end;
    .thread T_86;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_stress_test.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
