// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Softmax_layer_HH_
#define _Softmax_layer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_fadd_3g8j.h"
#include "Bert_layer_fdiv_3hbi.h"
#include "Bert_layer_fpext_ibs.h"
#include "Bert_layer_fexp_3jbC.h"
#include "Softmax_layer_inpfYi.h"

namespace ap_rtl {

struct Softmax_layer : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > v49_address0;
    sc_out< sc_logic > v49_ce0;
    sc_out< sc_logic > v49_we0;
    sc_out< sc_lv<32> > v49_d0;
    sc_in< sc_lv<32> > v49_q0;
    sc_out< sc_lv<8> > v50_V_address0;
    sc_out< sc_logic > v50_V_ce0;
    sc_out< sc_logic > v50_V_we0;
    sc_out< sc_lv<24> > v50_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    Softmax_layer(sc_module_name name);
    SC_HAS_PROCESS(Softmax_layer);

    ~Softmax_layer();

    sc_trace_file* mVcdFile;

    Softmax_layer_inpfYi* inp_sumRow_U;
    Bert_layer_fadd_3g8j<1,5,32,32,32>* Bert_layer_fadd_3g8j_U180;
    Bert_layer_fdiv_3hbi<1,16,32,32,32>* Bert_layer_fdiv_3hbi_U181;
    Bert_layer_fpext_ibs<1,2,32,64>* Bert_layer_fpext_ibs_U182;
    Bert_layer_fexp_3jbC<1,9,32,32,32>* Bert_layer_fexp_3jbC_U183;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > indvar_flatten_reg_170;
    sc_signal< sc_lv<4> > i3_0_reg_181;
    sc_signal< sc_lv<4> > j2_0_reg_192;
    sc_signal< sc_lv<8> > indvar_flatten14_reg_203;
    sc_signal< sc_lv<4> > i4_0_reg_214;
    sc_signal< sc_lv<4> > j3_0_reg_225;
    sc_signal< sc_lv<32> > reg_255;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln115_reg_747;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state37_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state38_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state39_pp1_stage0_iter18;
    sc_signal< bool > ap_block_state40_pp1_stage0_iter19;
    sc_signal< bool > ap_block_state41_pp1_stage0_iter20;
    sc_signal< bool > ap_block_state42_pp1_stage0_iter21;
    sc_signal< bool > ap_block_state43_pp1_stage0_iter22;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter1_reg;
    sc_signal< sc_lv<32> > inp_sumRow_q0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln115_reg_747_pp0_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln112_fu_267_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > v52_fu_273_p2;
    sc_signal< sc_lv<1> > icmp_ln115_fu_284_p2;
    sc_signal< sc_lv<1> > icmp_ln115_reg_747_pp0_iter2_reg;
    sc_signal< sc_lv<8> > add_ln115_fu_290_p2;
    sc_signal< sc_lv<8> > add_ln115_reg_751;
    sc_signal< sc_lv<4> > select_ln118_fu_308_p3;
    sc_signal< sc_lv<4> > select_ln118_reg_756;
    sc_signal< sc_lv<4> > select_ln118_1_fu_316_p3;
    sc_signal< sc_lv<4> > select_ln118_1_reg_762;
    sc_signal< sc_lv<4> > select_ln118_1_reg_762_pp0_iter1_reg;
    sc_signal< sc_lv<8> > v49_addr_reg_770;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<8> > v49_addr_reg_770_pp0_iter1_reg;
    sc_signal< sc_lv<4> > j2_fu_366_p2;
    sc_signal< sc_lv<4> > j2_reg_775;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > grp_fu_250_p2;
    sc_signal< sc_lv<32> > v56_reg_780;
    sc_signal< sc_lv<4> > inp_sumRow_addr_1_reg_786;
    sc_signal< sc_lv<1> > icmp_ln127_fu_375_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln127_reg_791_pp1_iter21_reg;
    sc_signal< sc_lv<8> > add_ln127_fu_381_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<4> > select_ln130_fu_399_p3;
    sc_signal< sc_lv<4> > select_ln130_reg_800;
    sc_signal< sc_lv<4> > select_ln130_2_fu_407_p3;
    sc_signal< sc_lv<4> > select_ln130_2_reg_805;
    sc_signal< sc_lv<4> > select_ln130_2_reg_805_pp1_iter1_reg;
    sc_signal< sc_lv<4> > j3_fu_415_p2;
    sc_signal< sc_lv<64> > zext_ln130_4_fu_458_p1;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln130_4_reg_818_pp1_iter21_reg;
    sc_signal< sc_lv<32> > grp_fu_242_p2;
    sc_signal< sc_lv<32> > v64_reg_833;
    sc_signal< sc_lv<32> > v64_reg_833_pp1_iter19_reg;
    sc_signal< sc_lv<32> > v64_reg_833_pp1_iter20_reg;
    sc_signal< sc_lv<54> > man_V_2_fu_519_p3;
    sc_signal< sc_lv<54> > man_V_2_reg_839;
    sc_signal< sc_lv<1> > icmp_ln571_fu_527_p2;
    sc_signal< sc_lv<1> > icmp_ln571_reg_844;
    sc_signal< sc_lv<1> > icmp_ln581_fu_539_p2;
    sc_signal< sc_lv<1> > icmp_ln581_reg_850;
    sc_signal< sc_lv<12> > sh_amt_fu_557_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_856;
    sc_signal< sc_lv<1> > icmp_ln582_fu_565_p2;
    sc_signal< sc_lv<1> > icmp_ln582_reg_863;
    sc_signal< sc_lv<24> > trunc_ln583_fu_571_p1;
    sc_signal< sc_lv<24> > trunc_ln583_reg_869;
    sc_signal< sc_lv<24> > v65_V_fu_730_p3;
    sc_signal< sc_lv<24> > v65_V_reg_875;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state19_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter22;
    sc_signal< sc_lv<4> > inp_sumRow_address0;
    sc_signal< sc_logic > inp_sumRow_ce0;
    sc_signal< sc_logic > inp_sumRow_we0;
    sc_signal< sc_lv<32> > inp_sumRow_d0;
    sc_signal< sc_lv<4> > v52_0_reg_159;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_174_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_i3_0_phi_fu_185_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_j2_0_phi_fu_196_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i4_0_phi_fu_218_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln113_fu_279_p1;
    sc_signal< sc_lv<64> > sext_ln118_fu_361_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln118_fu_371_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > zext_ln130_fu_463_p1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > grp_fu_236_p2;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<1> > icmp_ln116_fu_302_p2;
    sc_signal< sc_lv<4> > i3_fu_296_p2;
    sc_signal< sc_lv<8> > tmp_fu_324_p3;
    sc_signal< sc_lv<6> > tmp_s_fu_335_p3;
    sc_signal< sc_lv<9> > zext_ln118_1_fu_331_p1;
    sc_signal< sc_lv<9> > zext_ln118_2_fu_342_p1;
    sc_signal< sc_lv<9> > sub_ln118_fu_346_p2;
    sc_signal< sc_lv<9> > zext_ln118_3_fu_352_p1;
    sc_signal< sc_lv<9> > add_ln118_fu_355_p2;
    sc_signal< sc_lv<1> > icmp_ln128_fu_393_p2;
    sc_signal< sc_lv<4> > i4_fu_387_p2;
    sc_signal< sc_lv<8> > tmp_27_fu_421_p3;
    sc_signal< sc_lv<6> > tmp_28_fu_432_p3;
    sc_signal< sc_lv<9> > zext_ln130_1_fu_428_p1;
    sc_signal< sc_lv<9> > zext_ln130_2_fu_439_p1;
    sc_signal< sc_lv<9> > zext_ln130_3_fu_449_p1;
    sc_signal< sc_lv<9> > sub_ln130_fu_443_p2;
    sc_signal< sc_lv<9> > add_ln130_fu_452_p2;
    sc_signal< sc_lv<64> > grp_fu_247_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_467_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_483_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_497_p1;
    sc_signal< sc_lv<53> > tmp_7_fu_501_p3;
    sc_signal< sc_lv<54> > p_Result_67_fu_509_p1;
    sc_signal< sc_lv<1> > p_Result_s_fu_475_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_513_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_471_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_493_p1;
    sc_signal< sc_lv<12> > F2_fu_533_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_545_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_551_p2;
    sc_signal< sc_lv<32> > sext_ln581_fu_575_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_588_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_592_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_601_p1;
    sc_signal< sc_lv<1> > tmp_30_fu_604_p3;
    sc_signal< sc_lv<24> > sext_ln581cast_fu_620_p1;
    sc_signal< sc_lv<1> > xor_ln571_fu_629_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_639_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_643_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_578_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_649_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_654_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_672_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_583_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_677_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_683_p2;
    sc_signal< sc_lv<24> > shl_ln604_fu_624_p2;
    sc_signal< sc_lv<24> > trunc_ln586_fu_597_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_666_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_660_p2;
    sc_signal< sc_lv<24> > select_ln588_fu_612_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_634_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_697_p2;
    sc_signal< sc_lv<24> > select_ln603_fu_689_p3;
    sc_signal< sc_lv<24> > select_ln603_1_fu_703_p3;
    sc_signal< sc_lv<1> > or_ln603_1_fu_710_p2;
    sc_signal< sc_lv<1> > or_ln603_2_fu_724_p2;
    sc_signal< sc_lv<24> > select_ln603_2_fu_716_p3;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_pp0_stage0;
    static const sc_lv<11> ap_ST_fsm_pp0_stage1;
    static const sc_lv<11> ap_ST_fsm_pp0_stage2;
    static const sc_lv<11> ap_ST_fsm_pp0_stage3;
    static const sc_lv<11> ap_ST_fsm_pp0_stage4;
    static const sc_lv<11> ap_ST_fsm_pp0_stage5;
    static const sc_lv<11> ap_ST_fsm_state20;
    static const sc_lv<11> ap_ST_fsm_pp1_stage0;
    static const sc_lv<11> ap_ST_fsm_state44;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_90;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_10;
    static const sc_lv<12> ap_const_lv12_FF0;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<24> ap_const_lv24_FFFFFF;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_A;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_533_p2();
    void thread_add_ln115_fu_290_p2();
    void thread_add_ln118_fu_355_p2();
    void thread_add_ln127_fu_381_p2();
    void thread_add_ln130_fu_452_p2();
    void thread_add_ln581_fu_545_p2();
    void thread_and_ln581_fu_649_p2();
    void thread_and_ln582_fu_634_p2();
    void thread_and_ln585_1_fu_666_p2();
    void thread_and_ln585_fu_660_p2();
    void thread_and_ln603_fu_683_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state44();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage1_iter1();
    void thread_ap_block_state11_pp0_stage2_iter1();
    void thread_ap_block_state12_pp0_stage3_iter1();
    void thread_ap_block_state13_pp0_stage4_iter1();
    void thread_ap_block_state14_pp0_stage5_iter1();
    void thread_ap_block_state15_pp0_stage0_iter2();
    void thread_ap_block_state16_pp0_stage1_iter2();
    void thread_ap_block_state17_pp0_stage2_iter2();
    void thread_ap_block_state18_pp0_stage3_iter2();
    void thread_ap_block_state19_pp0_stage4_iter2();
    void thread_ap_block_state21_pp1_stage0_iter0();
    void thread_ap_block_state22_pp1_stage0_iter1();
    void thread_ap_block_state23_pp1_stage0_iter2();
    void thread_ap_block_state24_pp1_stage0_iter3();
    void thread_ap_block_state25_pp1_stage0_iter4();
    void thread_ap_block_state26_pp1_stage0_iter5();
    void thread_ap_block_state27_pp1_stage0_iter6();
    void thread_ap_block_state28_pp1_stage0_iter7();
    void thread_ap_block_state29_pp1_stage0_iter8();
    void thread_ap_block_state30_pp1_stage0_iter9();
    void thread_ap_block_state31_pp1_stage0_iter10();
    void thread_ap_block_state32_pp1_stage0_iter11();
    void thread_ap_block_state33_pp1_stage0_iter12();
    void thread_ap_block_state34_pp1_stage0_iter13();
    void thread_ap_block_state35_pp1_stage0_iter14();
    void thread_ap_block_state36_pp1_stage0_iter15();
    void thread_ap_block_state37_pp1_stage0_iter16();
    void thread_ap_block_state38_pp1_stage0_iter17();
    void thread_ap_block_state39_pp1_stage0_iter18();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state40_pp1_stage0_iter19();
    void thread_ap_block_state41_pp1_stage0_iter20();
    void thread_ap_block_state42_pp1_stage0_iter21();
    void thread_ap_block_state43_pp1_stage0_iter22();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state21();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i3_0_phi_fu_185_p4();
    void thread_ap_phi_mux_i4_0_phi_fu_218_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_174_p4();
    void thread_ap_phi_mux_j2_0_phi_fu_196_p4();
    void thread_ap_ready();
    void thread_ashr_ln586_fu_592_p2();
    void thread_bitcast_ln696_fu_601_p1();
    void thread_exp_tmp_V_fu_483_p4();
    void thread_i3_fu_296_p2();
    void thread_i4_fu_387_p2();
    void thread_icmp_ln112_fu_267_p2();
    void thread_icmp_ln115_fu_284_p2();
    void thread_icmp_ln116_fu_302_p2();
    void thread_icmp_ln127_fu_375_p2();
    void thread_icmp_ln128_fu_393_p2();
    void thread_icmp_ln571_fu_527_p2();
    void thread_icmp_ln581_fu_539_p2();
    void thread_icmp_ln582_fu_565_p2();
    void thread_icmp_ln585_fu_578_p2();
    void thread_icmp_ln603_fu_583_p2();
    void thread_inp_sumRow_address0();
    void thread_inp_sumRow_ce0();
    void thread_inp_sumRow_d0();
    void thread_inp_sumRow_we0();
    void thread_ireg_V_fu_467_p1();
    void thread_j2_fu_366_p2();
    void thread_j3_fu_415_p2();
    void thread_man_V_1_fu_513_p2();
    void thread_man_V_2_fu_519_p3();
    void thread_or_ln581_fu_672_p2();
    void thread_or_ln582_fu_639_p2();
    void thread_or_ln603_1_fu_710_p2();
    void thread_or_ln603_2_fu_724_p2();
    void thread_or_ln603_fu_697_p2();
    void thread_p_Result_67_fu_509_p1();
    void thread_p_Result_s_fu_475_p3();
    void thread_select_ln118_1_fu_316_p3();
    void thread_select_ln118_fu_308_p3();
    void thread_select_ln130_2_fu_407_p3();
    void thread_select_ln130_fu_399_p3();
    void thread_select_ln588_fu_612_p3();
    void thread_select_ln603_1_fu_703_p3();
    void thread_select_ln603_2_fu_716_p3();
    void thread_select_ln603_fu_689_p3();
    void thread_sext_ln118_fu_361_p1();
    void thread_sext_ln581_fu_575_p1();
    void thread_sext_ln581cast_fu_620_p1();
    void thread_sh_amt_fu_557_p3();
    void thread_shl_ln604_fu_624_p2();
    void thread_sub_ln118_fu_346_p2();
    void thread_sub_ln130_fu_443_p2();
    void thread_sub_ln581_fu_551_p2();
    void thread_tmp_27_fu_421_p3();
    void thread_tmp_28_fu_432_p3();
    void thread_tmp_30_fu_604_p3();
    void thread_tmp_7_fu_501_p3();
    void thread_tmp_fu_324_p3();
    void thread_tmp_s_fu_335_p3();
    void thread_trunc_ln556_fu_471_p1();
    void thread_trunc_ln565_fu_497_p1();
    void thread_trunc_ln583_fu_571_p1();
    void thread_trunc_ln586_fu_597_p1();
    void thread_v49_address0();
    void thread_v49_ce0();
    void thread_v49_d0();
    void thread_v49_we0();
    void thread_v50_V_address0();
    void thread_v50_V_ce0();
    void thread_v50_V_d0();
    void thread_v50_V_we0();
    void thread_v52_fu_273_p2();
    void thread_v65_V_fu_730_p3();
    void thread_xor_ln571_fu_629_p2();
    void thread_xor_ln581_fu_677_p2();
    void thread_xor_ln582_fu_643_p2();
    void thread_xor_ln585_fu_654_p2();
    void thread_zext_ln113_fu_279_p1();
    void thread_zext_ln118_1_fu_331_p1();
    void thread_zext_ln118_2_fu_342_p1();
    void thread_zext_ln118_3_fu_352_p1();
    void thread_zext_ln118_fu_371_p1();
    void thread_zext_ln130_1_fu_428_p1();
    void thread_zext_ln130_2_fu_439_p1();
    void thread_zext_ln130_3_fu_449_p1();
    void thread_zext_ln130_4_fu_458_p1();
    void thread_zext_ln130_fu_463_p1();
    void thread_zext_ln461_fu_493_p1();
    void thread_zext_ln586_fu_588_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
