// Seed: 37221895
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3
);
  wire id_5;
  assign module_1.id_2 = 0;
  always @(posedge -1'h0) $signed(56);
  ;
  assign module_2.id_1 = 0;
  assign id_5 = id_3;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    inout tri id_2,
    input tri0 id_3,
    input supply1 id_4
);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    output wand  id_0,
    output wire  id_1,
    input  uwire id_2
);
  logic [1 'b0 : 1] id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2
  );
endmodule
