# FinFET Circuit Design and Characterization Workshop

<img width="1199" height="584" alt="image" src="https://github.com/user-attachments/assets/be5eec19-3858-467f-9210-e7e083e8d67a" />

-----------------------------------------------------------------------------

## Overview:

FinFET Circuit Design and Characterization is a hands-on workshop for advanced-node skills. Built directly on open repositories with the ASAP7 (7 nm) predictive platform, you will work in Xschem and Ngspice using BSIM-CMG device models. The curriculum follows an industry-aligned loop: design, simulate, verify, document — emphasizing credible methods, reproducible datasets, and trusted figures that meet international expectations for research and product teams.

 

You will begin at the device level with NFET and PFET characterization, extracting complete I-V families, transconductance (gm), output resistance (ro), and practical bias points. You will then construct an inverter, generate and interpret its voltage transfer characteristic (VTC), and quantify switching point, noise margins, and static current. Each lab includes sensible sweep ranges, pre-checked netlists, and measurement recipes so you can focus on learning rather than tool friction. Results are archived for traceability.

 

The program then extends to a precision bandgap reference at 7 nm, guided by instructor-supplied schematics and netlists aligned with the repository’s figures. You will reproduce and analyze reference plots — temperature stability, line and load regulation, output resistance, and startup behavior — while learning repeatable techniques for biasing and compensation. Automated supply and temperature sweeps, optional PVT corners, and Monte Carlo mismatch runs help you benchmark outcomes against published literature and communicate confidence in your results.

 

Graduates leave with a coherent portfolio: annotated netlists, verified waveforms, tables, and engineering narratives that demonstrate readiness for advanced-node roles. We include templates, checklists, and scripts to accelerate future projects, plus guidance on documenting methods for submission or engineering reviews. Whether you are targeting graduate research, analog or ASIC design, or high-impact internships, this workshop equips you with practical 7 nm experience and evidence of competence that travels globally.

------------------------------------------------------------------------------

### Scaling Beyond CMOS: FinFET Devices and Innovations
<details>
<summary>Scaling Beyond CMOS: FinFET Devices and Innovations</summary>

- #### 0-Path To Zetta Scale Computing

<img width="1447" height="813" alt="image" src="https://github.com/user-attachments/assets/b226f7f9-6b2c-41df-91f2-a895b32da365" />


<img width="1448" height="811" alt="image" src="https://github.com/user-attachments/assets/18249d1c-24e3-4428-955b-2953345e12fc" />


<img width="1449" height="808" alt="image" src="https://github.com/user-attachments/assets/cb822405-bea9-425d-81f7-52a4a269cdc2" />


<img width="1450" height="812" alt="image" src="https://github.com/user-attachments/assets/9b70f99a-5041-4204-8b30-b95662ebcbfa" />


<img width="1451" height="810" alt="image" src="https://github.com/user-attachments/assets/057b6cde-114a-41b1-ba71-b17f5e24d169" />



- #### 1-CMOS Evolution And Next-Gen Candidates


<img width="1451" height="812" alt="image" src="https://github.com/user-attachments/assets/cbaca5b1-4cf9-40f6-93a2-2f75c0f07a4d" />



- #### 2-Introduction To FinFETs


<img width="1452" height="813" alt="image" src="https://github.com/user-attachments/assets/8fbde027-a528-473e-98c4-287c2715388f" />


<img width="1451" height="813" alt="image" src="https://github.com/user-attachments/assets/aa1efd1c-78a4-4368-906c-23e4e372788c" />


<img width="1448" height="811" alt="image" src="https://github.com/user-attachments/assets/91e0a730-fbf5-4721-ab4c-96a01ca538d1" />


- #### 3-CMOS Technology Inflection Points

<img width="1452" height="807" alt="image" src="https://github.com/user-attachments/assets/60cc2cd2-ddd8-4b19-849c-6f6265e2ba81" />


<img width="1448" height="808" alt="image" src="https://github.com/user-attachments/assets/b32d6203-0d72-4673-886b-ff7caa96a59e" />



- #### 4-Standard Cell Area Scaling And Variability


<img width="1451" height="807" alt="image" src="https://github.com/user-attachments/assets/5dcebf22-0c39-4201-8e3c-2f4f0a412ee4" />


<img width="1447" height="804" alt="image" src="https://github.com/user-attachments/assets/4996e2bd-aa42-4a61-92e1-259edad082ca" />


<img width="1450" height="799" alt="image" src="https://github.com/user-attachments/assets/11b40553-a24e-468f-9207-43096b94febe" />


- #### 5-Parasitics Resistance And Capacitance

<img width="1451" height="804" alt="image" src="https://github.com/user-attachments/assets/defe1527-4027-40c0-a17e-09af2c17f864" />


<img width="1451" height="804" alt="image" src="https://github.com/user-attachments/assets/e027474d-12db-4dbe-9b56-2613a1308fe9" />


<img width="1450" height="804" alt="image" src="https://github.com/user-attachments/assets/c5a4f5f4-5ca1-4373-8ad6-66090d44741b" />


- #### 6-Device Scaling And Electrical Characteristics


<img width="1450" height="804" alt="image" src="https://github.com/user-attachments/assets/7607448b-1399-49b5-a7e2-23796beb22e5" />


<img width="1448" height="803" alt="image" src="https://github.com/user-attachments/assets/9df2fbaa-5650-4fc0-9c80-4c8c4fc6c0aa" />


<img width="1452" height="804" alt="image" src="https://github.com/user-attachments/assets/a52b074b-42d7-4375-90dd-5eb10e737b70" />


<img width="1449" height="807" alt="image" src="https://github.com/user-attachments/assets/07de2558-d0be-40fd-8b37-849744fa3501" />


<img width="1451" height="803" alt="image" src="https://github.com/user-attachments/assets/fca1127c-5bce-4dfa-90a0-0c87ebafe051" />


<img width="1452" height="801" alt="image" src="https://github.com/user-attachments/assets/75ba0243-b720-4130-b4ef-6d173991ae49" />


<img width="1448" height="805" alt="image" src="https://github.com/user-attachments/assets/f7290e57-4a01-4dc3-968b-e6f71213d4aa" />


- #### 7-3D-Structures


<img width="1450" height="804" alt="image" src="https://github.com/user-attachments/assets/7a5bdb5c-60b9-4ad8-a7c0-2399274fe17f" />


<img width="1450" height="804" alt="image" src="https://github.com/user-attachments/assets/cdffeca0-bf10-4bff-8160-0bb1ed8b06a1" />


<img width="1450" height="802" alt="image" src="https://github.com/user-attachments/assets/7821b108-0f6e-4a36-8616-d491eab36a18" />


<img width="1450" height="804" alt="image" src="https://github.com/user-attachments/assets/027d8dfc-07b3-4fb1-aa73-99694812cc75" />


<img width="1449" height="809" alt="image" src="https://github.com/user-attachments/assets/db667d29-1956-4563-b6fe-283e287bf6fe" />


<img width="1447" height="805" alt="image" src="https://github.com/user-attachments/assets/521bdaac-c552-4b58-b2e0-e23a92194ee6" />


- #### 8-BOEL Innovations


<img width="1450" height="801" alt="image" src="https://github.com/user-attachments/assets/a1e74bae-ee21-4c12-a318-58ce212cdd9c" />


<img width="1451" height="803" alt="image" src="https://github.com/user-attachments/assets/0145b8a5-eccc-4f2d-9b20-8ec308c0e949" />


<img width="1455" height="807" alt="image" src="https://github.com/user-attachments/assets/2999c726-e3cc-4831-a1bd-031ad33806c5" />


<img width="1449" height="806" alt="image" src="https://github.com/user-attachments/assets/5752f7fd-7ac2-4817-a0af-19e06d2d729d" />


<img width="1450" height="803" alt="image" src="https://github.com/user-attachments/assets/db766ccc-8621-4363-8fee-1c4a732f76be" />


</details>

---------------------------------------------------------------------------------
### Lab-to-Simulation: 7nm FinFET Inverter Performance Analysis
<details>
<summary>Lab-to-Simulation: 7nm FinFET Inverter Performance Analysis</summary>

- ### 9-First NFET Characteristics Using 7nm PDKs


- ### 10-First Inverter Characteristics Using 7nm FinFETs


- ### 11-Inverter Spice Deck And Characteristics Modelling


- ### 12-W/L Ratio, Vt, Power Consumption. Prop Delay, Gain And Noise Margin


- ### 13-Transconductance, Frequency And Inverter Characteristics Table Assignment


- ### 14-Lab Tips To Calculate Switching Threshold, Drain Current And Power


- ### 15-Lab Tips To Calculate Prop Delay, Transconductance and Frequency


- ### 16-Assignment


</details>

---------------------------------------------------------------------------------------
### Designing Bandgap References Using 7nm FinFETs
<details>
<summary>Designing Bandgap References Using 7nm FinFETs</summary>

- #### 17-Introduction To Bandgap


- #### 18-Bandgap Component Placement Using Xschem


- #### 19-Bandgap Circuit Wiring Using Xschem


- #### 20-Bandgap Circuit Final Simulations


- #### 21-Assignment



</details>

-------------------------------------------------------------------------------------
### Acknowledgments

- #### Kunal Ghosh, Director, VSD Corp. Pvt. Ltd.
- #### Soundarya Madhuri Royyuru, Teaching Assistant


 
