obj_dir/VysyxSoCFull.cpp obj_dir/VysyxSoCFull.h obj_dir/VysyxSoCFull.mk obj_dir/VysyxSoCFull__ConstPool_0.cpp obj_dir/VysyxSoCFull__Dpi.cpp obj_dir/VysyxSoCFull__Dpi.h obj_dir/VysyxSoCFull__Syms.cpp obj_dir/VysyxSoCFull__Syms.h obj_dir/VysyxSoCFull__TraceDecls__0__Slow.cpp obj_dir/VysyxSoCFull__Trace__0.cpp obj_dir/VysyxSoCFull__Trace__0__Slow.cpp obj_dir/VysyxSoCFull___024root.h obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0.cpp obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0__Slow.cpp obj_dir/VysyxSoCFull___024root__Slow.cpp obj_dir/VysyxSoCFull___024unit.h obj_dir/VysyxSoCFull___024unit__DepSet_h308b0958__0.cpp obj_dir/VysyxSoCFull___024unit__DepSet_h460a3d32__0__Slow.cpp obj_dir/VysyxSoCFull___024unit__Slow.cpp obj_dir/VysyxSoCFull__pch.h obj_dir/VysyxSoCFull__ver.d obj_dir/VysyxSoCFull_classes.mk  : /usr/local/share/verilator/bin/verilator_bin /home/swf/ysyx/ics2023/ysyxSoC/perip/amba/apb_delayer.v /home/swf/ysyx/ics2023/ysyxSoC/perip/amba/axi4_data_width_converter_64to32.v /home/swf/ysyx/ics2023/ysyxSoC/perip/amba/axi4_delayer.v /home/swf/ysyx/ics2023/ysyxSoC/perip/bitrev/bitrev.v /home/swf/ysyx/ics2023/ysyxSoC/perip/flash/flash.v /home/swf/ysyx/ics2023/ysyxSoC/perip/flash/flash_cmd.v /home/swf/ysyx/ics2023/ysyxSoC/perip/gpio/gpio_top_apb.v /home/swf/ysyx/ics2023/ysyxSoC/perip/ps2/ps2_top_apb.v /home/swf/ysyx/ics2023/ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v /home/swf/ysyx/ics2023/ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v /home/swf/ysyx/ics2023/ysyxSoC/perip/psram/psram.v /home/swf/ysyx/ics2023/ysyxSoC/perip/psram/psram_top_apb.v /home/swf/ysyx/ics2023/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v /home/swf/ysyx/ics2023/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v /home/swf/ysyx/ics2023/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v /home/swf/ysyx/ics2023/ysyxSoC/perip/sdram/sdram.v /home/swf/ysyx/ics2023/ysyxSoC/perip/sdram/sdram_top_apb.v /home/swf/ysyx/ics2023/ysyxSoC/perip/sdram/sdram_top_axi.v /home/swf/ysyx/ics2023/ysyxSoC/perip/spi/rtl/spi_clgen.v /home/swf/ysyx/ics2023/ysyxSoC/perip/spi/rtl/spi_defines.v /home/swf/ysyx/ics2023/ysyxSoC/perip/spi/rtl/spi_shift.v /home/swf/ysyx/ics2023/ysyxSoC/perip/spi/rtl/spi_top.v /home/swf/ysyx/ics2023/ysyxSoC/perip/spi/rtl/spi_top_apb.v /home/swf/ysyx/ics2023/ysyxSoC/perip/uart16550/rtl/raminfr.v /home/swf/ysyx/ics2023/ysyxSoC/perip/uart16550/rtl/uart_defines.v /home/swf/ysyx/ics2023/ysyxSoC/perip/uart16550/rtl/uart_receiver.v /home/swf/ysyx/ics2023/ysyxSoC/perip/uart16550/rtl/uart_regs.v /home/swf/ysyx/ics2023/ysyxSoC/perip/uart16550/rtl/uart_rfifo.v /home/swf/ysyx/ics2023/ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v /home/swf/ysyx/ics2023/ysyxSoC/perip/uart16550/rtl/uart_tfifo.v /home/swf/ysyx/ics2023/ysyxSoC/perip/uart16550/rtl/uart_top_apb.v /home/swf/ysyx/ics2023/ysyxSoC/perip/uart16550/rtl/uart_transmitter.v /home/swf/ysyx/ics2023/ysyxSoC/perip/vga/vga_top_apb.v /usr/local/share/verilator/bin/verilator_bin /usr/local/share/verilator/include/verilated_std.sv include/RV32I_defines.v vsrc/AXI_FULL_M_module.v vsrc/Blu.v vsrc/HazardUnit.v vsrc/WmemControl.v vsrc/adder.v vsrc/alu.v vsrc/aludec.v vsrc/axi_arbiter.v vsrc/controller.v vsrc/datapath.v vsrc/dmem.v vsrc/enflopr.v vsrc/enfloprs.v vsrc/enfloprsind.v vsrc/enfloprspc4.v vsrc/extend.v vsrc/flopr.v vsrc/floprPC.v vsrc/floprs.v vsrc/icache.v vsrc/imem.v vsrc/lmemControl.v vsrc/maindec.v vsrc/mux2.v vsrc/mux3.v vsrc/mux4.v vsrc/regfile.v vsrc/riscv.v vsrc/rv32i.v vsrc/sDypedec.v vsrc/ysyxSoCFull.v 
