!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
1	cmsis/docs/CMSIS_Core.htm	/^<h2><a name="1"><\/a>About<\/h2>$/;"	a
2	cmsis/docs/CMSIS_Core.htm	/^<h2><a name="2"><\/a>Coding Rules and Conventions<\/h2>$/;"	a
3	cmsis/docs/CMSIS_Core.htm	/^<h2><a name="3"><\/a>CMSIS Files<\/h2>$/;"	a
4	cmsis/docs/CMSIS_Core.htm	/^<h3><a name="4"><\/a>system_<em>device<\/em>.c<\/h3>$/;"	a
5	cmsis/docs/CMSIS_Core.htm	/^<h2><a name="5"><\/a>CMSIS Example<\/h2>$/;"	a
ACR	cmsis/LPC11xx.h	/^  __IO uint32_t  ACR;                   \/*!< Offset: 0x020 Auto-baud Control Register (R\/W) *\/$/;"	m	struct:__anon8
ADCBurstRead	driver/adc.c	/^void ADCBurstRead( void )$/;"	f
ADCInit	driver/adc.c	/^void ADCInit( uint32_t ADC_Clk )$/;"	f
ADCIntDone	driver/adc.c	/^volatile uint32_t ADCIntDone = 0;$/;"	v
ADCRead	driver/adc.c	/^uint32_t ADCRead( uint8_t channelNum )$/;"	f
ADCValue	driver/adc.c	/^volatile uint32_t ADCValue[ADC_NUM];$/;"	v
ADC_ADINT	driver/adc.h	44;"	d
ADC_CLK	driver/adc.h	47;"	d
ADC_DONE	driver/adc.h	42;"	d
ADC_INDEX	driver/adc.h	40;"	d
ADC_IRQHandler	driver/adc.c	/^void ADC_IRQHandler (void) $/;"	f
ADC_IRQn	cmsis/LPC11xx.h	/^  ADC_IRQn                      = 24,       \/*!< A\/D Converter Interrupt                          *\/$/;"	e	enum:IRQn
ADC_NUM	driver/adc.h	46;"	d
ADC_OFFSET	driver/adc.h	39;"	d
ADC_OVERRUN	driver/adc.h	43;"	d
ADJUST	driver/lpc_swu.c	72;"	d	file:
ADR0	cmsis/LPC11xx.h	/^  __IO uint32_t ADR0;                   \/*!< Offset: 0x00C I2C Slave Address Register 0 (R\/W) *\/$/;"	m	struct:__anon13
ADR1	cmsis/LPC11xx.h	/^  __IO uint32_t ADR1;                   \/*!< Offset: 0x020 I2C Slave Address Register 1 (R\/W) *\/$/;"	m	struct:__anon13
ADR2	cmsis/LPC11xx.h	/^  __IO uint32_t ADR2;                   \/*!< Offset: 0x024 I2C Slave Address Register 2 (R\/W) *\/$/;"	m	struct:__anon13
ADR3	cmsis/LPC11xx.h	/^  __IO uint32_t ADR3;                   \/*!< Offset: 0x028 I2C Slave Address Register 3 (R\/W) *\/$/;"	m	struct:__anon13
ADRMATCH	cmsis/LPC11xx.h	/^  __IO uint32_t  ADRMATCH;              \/*!< Offset: 0x050 RS-485\/EIA-485 address match Register (R\/W) *\/$/;"	m	struct:__anon8
AHBCLKCTRL_Val	config/system_LPC11xx.h	169;"	d
AIRCR	cmsis/core_cm0.h	/^  __IO uint32_t AIRCR;                        \/*!< Offset: 0x0C  Application Interrupt \/ Reset Control Register        *\/$/;"	m	struct:__anon18
ALIAS	startup/cr_startup_lpc11.c	44;"	d	file:
ALL1	driver/lpc_swu.c	73;"	d	file:
ARB	driver/can.h	138;"	d
ASM_SRCS	Debug/sources.mk	/^ASM_SRCS := $/;"	m
BASIC_MODE	driver/can.h	44;"	d
BITRATE1000K24MHZ	driver/can.h	104;"	d
BITRATE1000K8MHZ	driver/can.h	93;"	d
BITRATE100K16MHZ	driver/can.h	95;"	d
BITRATE100K24MHZ	driver/can.h	100;"	d
BITRATE100K8MHZ	driver/can.h	89;"	d
BITRATE125K16MHZ	driver/can.h	96;"	d
BITRATE125K24MHZ	driver/can.h	101;"	d
BITRATE125K8MHZ	driver/can.h	90;"	d
BITRATE250K16MHZ	driver/can.h	97;"	d
BITRATE250K24MHZ	driver/can.h	102;"	d
BITRATE250K8MHZ	driver/can.h	91;"	d
BITRATE500K16MHZ	driver/can.h	98;"	d
BITRATE500K24MHZ	driver/can.h	103;"	d
BITRATE500K8MHZ	driver/can.h	92;"	d
BIT_LENGTH	driver/lpc_swu.h	63;"	d
BODCTRL	cmsis/LPC11xx.h	/^  __IO uint32_t BODCTRL;                \/*!< Offset: 0x150 BOD control (R\/W) *\/$/;"	m	struct:__anon1
BOD_IRQn	cmsis/LPC11xx.h	/^  BOD_IRQn                      = 26,       \/*!< Brown Out Detect(BOD) Interrupt                  *\/$/;"	e	enum:IRQn
BOffCnt	driver/can.c	/^volatile uint32_t BOffCnt = 0;$/;"	v
BRPE	cmsis/LPC11xx.h	/^  __IO uint32_t BRPE;$/;"	m	struct:__anon16
BT	cmsis/LPC11xx.h	/^  __IO uint32_t BT;$/;"	m	struct:__anon16
BUFSIZE	driver/i2c.h	29;"	d
BUFSIZE	driver/i2cslave.h	19;"	d
BUFSIZE	driver/rs485.h	57;"	d
BUFSIZE	driver/uart.h	39;"	d
CALIB	cmsis/core_cm0.h	/^  __I  uint32_t CALIB;                        \/*!< Offset: 0x0C  SysTick Calibration Register        *\/$/;"	m	struct:__anon19
CAND	driver/rom_driver_CAN.h	/^}CAND;$/;"	t	typeref:struct:_CAND
CANOPEN_sdo_read	driver/rom_driver_CAN.h	/^  uint32_t (*CANOPEN_sdo_read)(uint16_t index, uint8_t subindex);$/;"	m	struct:_CAN_CALLBACKS
CANOPEN_sdo_req	driver/rom_driver_CAN.h	/^  uint8_t (*CANOPEN_sdo_req)(uint8_t length_req, uint8_t *req_ptr, uint8_t *length_resp, uint8_t *resp_ptr);$/;"	m	struct:_CAN_CALLBACKS
CANOPEN_sdo_seg_read	driver/rom_driver_CAN.h	/^  uint32_t (*CANOPEN_sdo_seg_read)(uint16_t index, uint8_t subindex, uint8_t openclose, uint8_t *length, uint8_t *data, uint8_t *last);$/;"	m	struct:_CAN_CALLBACKS
CANOPEN_sdo_seg_write	driver/rom_driver_CAN.h	/^  uint32_t (*CANOPEN_sdo_seg_write)(uint16_t index, uint8_t subindex, uint8_t openclose, uint8_t length, uint8_t *data, uint8_t *fast_resp);$/;"	m	struct:_CAN_CALLBACKS
CANOPEN_sdo_write	driver/rom_driver_CAN.h	/^  uint32_t (*CANOPEN_sdo_write)(uint16_t index, uint8_t subindex, uint8_t *dat_ptr);$/;"	m	struct:_CAN_CALLBACKS
CANRxDone	driver/can.c	/^uint32_t CANRxDone[MSG_OBJ_MAX];$/;"	v
CANStatusLog	driver/can.c	/^uint32_t CANStatusLog[100];$/;"	v
CANStatusLogCount	driver/can.c	/^uint32_t CANStatusLogCount = 0;$/;"	v
CAN_CALLBACKS	driver/rom_driver_CAN.h	/^}CAN_CALLBACKS;$/;"	t	typeref:struct:_CAN_CALLBACKS
CAN_CANOPENCFG	driver/rom_driver_CAN.h	/^}CAN_CANOPENCFG;$/;"	t	typeref:struct:_CAN_CANOPENCFG
CAN_ConfigureMessages	driver/can.c	/^void CAN_ConfigureMessages( void )$/;"	f
CAN_DEBUG	driver/can.h	46;"	d
CAN_ERROR_ACK	driver/rom_driver_CAN.h	32;"	d
CAN_ERROR_BIT0	driver/rom_driver_CAN.h	34;"	d
CAN_ERROR_BIT1	driver/rom_driver_CAN.h	33;"	d
CAN_ERROR_BOFF	driver/rom_driver_CAN.h	29;"	d
CAN_ERROR_CRC	driver/rom_driver_CAN.h	35;"	d
CAN_ERROR_FORM	driver/rom_driver_CAN.h	31;"	d
CAN_ERROR_NONE	driver/rom_driver_CAN.h	26;"	d
CAN_ERROR_PASS	driver/rom_driver_CAN.h	27;"	d
CAN_ERROR_STUF	driver/rom_driver_CAN.h	30;"	d
CAN_ERROR_WARN	driver/rom_driver_CAN.h	28;"	d
CAN_IRQHandler	driver/can.c	/^void CAN_IRQHandler(void) $/;"	f
CAN_IRQn	cmsis/LPC11xx.h	/^  CAN_IRQn                      = 13,       \/*!< CAN Interrupt                                    *\/$/;"	e	enum:IRQn
CAN_Init	driver/can.c	/^void CAN_Init( uint32_t CANBitClk )$/;"	f
CAN_MSGOBJ_DAT	driver/rom_driver_CAN.h	40;"	d
CAN_MSGOBJ_EXT	driver/rom_driver_CAN.h	39;"	d
CAN_MSGOBJ_RTR	driver/rom_driver_CAN.h	41;"	d
CAN_MSGOBJ_STD	driver/rom_driver_CAN.h	38;"	d
CAN_MSG_OBJ	driver/rom_driver_CAN.h	/^}CAN_MSG_OBJ;$/;"	t	typeref:struct:_CAN_MSG_OBJ
CAN_MessageProcess	driver/can.c	/^void CAN_MessageProcess( uint8_t MsgNo )$/;"	f
CAN_ODCONSTENTRY	driver/rom_driver_CAN.h	/^}CAN_ODCONSTENTRY;$/;"	t	typeref:struct:_CAN_ODCONSTENTRY
CAN_ODENTRY	driver/rom_driver_CAN.h	/^}CAN_ODENTRY;$/;"	t	typeref:struct:_CAN_ODENTRY
CAN_SDOREQ_HANDLED_NOSEND	driver/rom_driver_CAN.h	107;"	d
CAN_SDOREQ_HANDLED_SEND	driver/rom_driver_CAN.h	106;"	d
CAN_SDOREQ_NOTHANDLED	driver/rom_driver_CAN.h	105;"	d
CAN_SDOSEG_CLOSE	driver/rom_driver_CAN.h	112;"	d
CAN_SDOSEG_OPEN	driver/rom_driver_CAN.h	111;"	d
CAN_SDOSEG_SEGMENT	driver/rom_driver_CAN.h	110;"	d
CAN_STATUS_INTERRUPT	driver/can.h	107;"	d
CAN_Send	driver/can.c	/^void CAN_Send( uint8_t msg_no, uint8_t received_flag, uint32_t *msg_ptr )$/;"	f
CAN_error	driver/rom_driver_CAN.h	/^  void (*CAN_error)(uint32_t error_info);$/;"	m	struct:_CAN_CALLBACKS
CAN_rx	driver/rom_driver_CAN.h	/^  void (*CAN_rx)(uint8_t msg_obj_num);$/;"	m	struct:_CAN_CALLBACKS
CAN_tx	driver/rom_driver_CAN.h	/^  void (*CAN_tx)(uint8_t msg_obj_num);$/;"	m	struct:_CAN_CALLBACKS
CCR	cmsis/LPC11xx.h	/^  __IO uint32_t CCR;                    \/*!< Offset: 0x028 Capture Control Register (R\/W) *\/$/;"	m	struct:__anon7
CCR	cmsis/core_cm0.h	/^  __IO uint32_t CCR;                          \/*!< Offset: 0x14  Configuration Control Register                        *\/$/;"	m	struct:__anon18
CHECK_RANGE	cmsis/system_LPC11xx.c	35;"	d	file:
CHECK_RSVD	cmsis/system_LPC11xx.c	36;"	d	file:
CLKDIV	cmsis/LPC11xx.h	/^  __IO uint32_t CLKDIV;				\/* 0x180 *\/$/;"	m	struct:__anon16
CLKOUTCLKSEL	cmsis/LPC11xx.h	/^  __IO uint32_t CLKOUTCLKSEL;           \/*!< Offset: 0x0E0 CLKOUT clock source select (R\/W) *\/$/;"	m	struct:__anon1
CLKOUTCLK_SRC_IRC_OSC	driver/clkconfig.h	28;"	d
CLKOUTCLK_SRC_MAIN_CLK	driver/clkconfig.h	31;"	d
CLKOUTCLK_SRC_SYS_OSC	driver/clkconfig.h	29;"	d
CLKOUTCLK_SRC_WDT_OSC	driver/clkconfig.h	30;"	d
CLKOUTDIV	cmsis/LPC11xx.h	/^  __IO uint32_t CLKOUTDIV;              \/*!< Offset: 0x0E8 CLKOUT clock divider (R\/W) *\/       $/;"	m	struct:__anon1
CLKOUTUEN	cmsis/LPC11xx.h	/^  __IO uint32_t CLKOUTUEN;              \/*!< Offset: 0x0E4 CLKOUT clock source update enable (R\/W) *\/$/;"	m	struct:__anon1
CLKOUT_Setup	driver/clkconfig.c	/^void CLKOUT_Setup ( uint32_t clksrc )$/;"	f
CLOCK_SETUP	config/system_LPC11xx.h	158;"	d
CNTL	cmsis/LPC11xx.h	/^  __IO uint32_t CNTL;				\/* 0x000 *\/$/;"	m	struct:__anon16
CONCLR	cmsis/LPC11xx.h	/^  __O  uint32_t CONCLR;                 \/*!< Offset: 0x018 I2C Control Clear Register ( \/W) *\/$/;"	m	struct:__anon13
CONFIG_ADC_DEFAULT_ADC_IRQHANDLER	driver/adc.h	50;"	d
CONFIG_ADC_ENABLE_ADC_IRQHANDLER	driver/adc.h	26;"	d
CONFIG_ADC_ENABLE_BURST_MODE	driver/adc.h	30;"	d
CONFIG_ADC_ENABLE_DEBUG_MODE	driver/adc.h	34;"	d
CONFIG_CRP_SETTING_NO_CRP	config/driver_config.h	14;"	d
CONFIG_ENABLE_CMSIS_SYSTEMCORECLOCKUPDATE	config/system_LPC11xx.h	61;"	d
CONFIG_ENABLE_CMSIS_SYSTEMINIT	config/system_LPC11xx.h	49;"	d
CONFIG_ENABLE_DRIVER_CRP	config/driver_config.h	13;"	d
CONFIG_ENABLE_DRIVER_GPIO	config/driver_config.h	19;"	d
CONFIG_ENABLE_DRIVER_TIMER32	config/driver_config.h	16;"	d
CONFIG_TIMER32_DEFAULT_TIMER32_0_IRQHANDLER	config/driver_config.h	17;"	d
CONSET	cmsis/LPC11xx.h	/^  __IO uint32_t CONSET;                 \/*!< Offset: 0x000 I2C Control Set Register (R\/W) *\/$/;"	m	struct:__anon13
COUNT_MAX	config/target_config.h	36;"	d
CPSR	cmsis/LPC11xx.h	/^  __IO uint32_t CPSR;                   \/*!< Offset: 0x010 Clock Prescale Register (R\/W) *\/$/;"	m	struct:__anon12
CPUID	cmsis/core_cm0.h	/^  __I  uint32_t CPUID;                        \/*!< Offset: 0x00  CPU ID Base Register                                  *\/$/;"	m	struct:__anon18
CPU_FREQ_CLOSE	driver/rom_drivers.h	47;"	d
CPU_FREQ_EQU	driver/rom_drivers.h	44;"	d
CPU_FREQ_GTE	driver/rom_drivers.h	46;"	d
CPU_FREQ_LTE	driver/rom_drivers.h	45;"	d
CR	cmsis/LPC11xx.h	/^  __IO uint32_t CR;                     \/*!< Offset: 0x000       A\/D Control Register (R\/W) *\/$/;"	m	struct:__anon15
CR0	cmsis/LPC11xx.h	/^  __I  uint32_t CR0;                    \/*!< Offset: 0x02C Capture Register 0 (R\/ ) *\/$/;"	m	struct:__anon7
CR0	cmsis/LPC11xx.h	/^  __IO uint32_t CR0;                    \/*!< Offset: 0x000 Control Register 0 (R\/W) *\/$/;"	m	struct:__anon12
CR1	cmsis/LPC11xx.h	/^  __IO uint32_t CR1;                    \/*!< Offset: 0x004 Control Register 1 (R\/W) *\/$/;"	m	struct:__anon12
CRP_CRP1	driver/crp.h	39;"	d
CRP_CRP2	driver/crp.h	46;"	d
CRP_CRP3_CONSUME_PART	driver/crp.h	50;"	d
CRP_NO_CRP	driver/crp.h	26;"	d
CRP_NO_ISP	driver/crp.h	30;"	d
CRP_WORD	driver/crp.c	/^__attribute__ ((section(".crp"))) const uint32_t CRP_WORD = CURRENT_CRP_SETTING;$/;"	v
CRP_WORD	driver/crp.c	/^const __root uint32_t CRP_WORD @ ".crp" = CURRENT_CRP_SETTING;$/;"	v
CTCR	cmsis/LPC11xx.h	/^  __IO uint32_t CTCR;                   \/*!< Offset: 0x070 Count Control Register (R\/W) *\/$/;"	m	struct:__anon7
CTRL	cmsis/core_cm0.h	/^  __IO uint32_t CTRL;                         \/*!< Offset: 0x00  SysTick Control and Status Register *\/$/;"	m	struct:__anon19
CTRL	driver/can.h	137;"	d
CTRL_CCE	driver/can.h	121;"	d
CTRL_DAR	driver/can.h	120;"	d
CTRL_EIE	driver/can.h	119;"	d
CTRL_IE	driver/can.h	117;"	d
CTRL_INIT	driver/can.h	116;"	d
CTRL_SIE	driver/can.h	118;"	d
CTRL_TEST	driver/can.h	122;"	d
CURRENT_CRP_SETTING	driver/crp.h	54;"	d
CURRENT_CRP_SETTING	driver/crp.h	58;"	d
CURRENT_CRP_SETTING	driver/crp.h	62;"	d
CURRENT_CRP_SETTING	driver/crp.h	66;"	d
CURRENT_CRP_SETTING	driver/crp.h	70;"	d
CURRENT_CRP_SETTING	driver/crp.h	74;"	d
C_DEPS	Debug/sources.mk	/^C_DEPS := $/;"	m
C_SRCS	Debug/sources.mk	/^C_SRCS := $/;"	m
ClrGPIOBit	driver/small_gpio.h	57;"	d
ClrGPIOBits	driver/small_gpio.h	53;"	d
CoreDebug	cmsis/core_cm0.h	353;"	d
CoreDebug_BASE	cmsis/core_cm0.h	345;"	d
CoreDebug_DCRSR_REGSEL_Msk	cmsis/core_cm0.h	329;"	d
CoreDebug_DCRSR_REGSEL_Pos	cmsis/core_cm0.h	328;"	d
CoreDebug_DCRSR_REGWnR_Msk	cmsis/core_cm0.h	326;"	d
CoreDebug_DCRSR_REGWnR_Pos	cmsis/core_cm0.h	325;"	d
CoreDebug_DEMCR_DWTENA_Msk	cmsis/core_cm0.h	333;"	d
CoreDebug_DEMCR_DWTENA_Pos	cmsis/core_cm0.h	332;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	cmsis/core_cm0.h	339;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	cmsis/core_cm0.h	338;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	cmsis/core_cm0.h	336;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	cmsis/core_cm0.h	335;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	cmsis/core_cm0.h	322;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	cmsis/core_cm0.h	321;"	d
CoreDebug_DHCSR_C_HALT_Msk	cmsis/core_cm0.h	319;"	d
CoreDebug_DHCSR_C_HALT_Pos	cmsis/core_cm0.h	318;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	cmsis/core_cm0.h	313;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	cmsis/core_cm0.h	312;"	d
CoreDebug_DHCSR_C_STEP_Msk	cmsis/core_cm0.h	316;"	d
CoreDebug_DHCSR_C_STEP_Pos	cmsis/core_cm0.h	315;"	d
CoreDebug_DHCSR_DBGKEY_Msk	cmsis/core_cm0.h	292;"	d
CoreDebug_DHCSR_DBGKEY_Pos	cmsis/core_cm0.h	291;"	d
CoreDebug_DHCSR_S_HALT_Msk	cmsis/core_cm0.h	307;"	d
CoreDebug_DHCSR_S_HALT_Pos	cmsis/core_cm0.h	306;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	cmsis/core_cm0.h	301;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	cmsis/core_cm0.h	300;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	cmsis/core_cm0.h	310;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	cmsis/core_cm0.h	309;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	cmsis/core_cm0.h	295;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	cmsis/core_cm0.h	294;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	cmsis/core_cm0.h	298;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	cmsis/core_cm0.h	297;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	cmsis/core_cm0.h	304;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	cmsis/core_cm0.h	303;"	d
CoreDebug_Type	cmsis/core_cm0.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon20
DAT	cmsis/LPC11xx.h	/^  __IO uint32_t DAT;                    \/*!< Offset: 0x008 I2C Data Register (R\/W) *\/$/;"	m	struct:__anon13
DATA	cmsis/LPC11xx.h	/^    __IO uint32_t DATA;                 \/*!< Offset: 0x3FFC Port data Register (R\/W) *\/$/;"	m	struct:__anon4::__anon5::__anon6
DATAA	driver/can.h	134;"	d
DATAB	driver/can.h	133;"	d
DATA_ACK	driver/i2c.h	44;"	d
DATA_ACK	driver/i2cslave.h	31;"	d
DATA_BUFFER	cmsis/LPC11xx.h	/^  __I  uint32_t DATA_BUFFER;            \/*!< Offset: 0x02C Data buffer register ( \/W) *\/$/;"	m	struct:__anon13
DATA_NACK	driver/i2c.h	45;"	d
DATA_NACK	driver/i2cslave.h	32;"	d
DCD_LOC	cmsis/LPC11xx.h	/^  __IO uint32_t DCD_LOC;                \/*!< Offset: 0x0B8 DCD pin location select Register (R\/W) *\/$/;"	m	struct:__anon2
DCRDR	cmsis/core_cm0.h	/^  __IO uint32_t DCRDR;                        \/*!< Offset: 0x08  Debug Core Register Data Register            *\/$/;"	m	struct:__anon20
DCRSR	cmsis/core_cm0.h	/^  __O  uint32_t DCRSR;                        \/*!< Offset: 0x04  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon20
DEBUG_H_INCLUDED	driver/debug_printf.h	25;"	d
DEBUG_INPUT_BUFFER_SIZE	driver/debug_printf.h	77;"	d
DEBUG_OUTPUT_BUFFER_SIZE	driver/debug_printf.h	72;"	d
DELAY_COUNT	driver/ssp.h	48;"	d
DEMCR	cmsis/core_cm0.h	/^  __IO uint32_t DEMCR;                        \/*!< Offset: 0x0C  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon20
DEVICE_ID	cmsis/LPC11xx.h	/^  __I  uint32_t DEVICE_ID;              \/*!< Offset: 0x3F4 Device ID (R\/ ) *\/$/;"	m	struct:__anon1
DFSR	cmsis/core_cm0.h	/^  __IO uint32_t DFSR;                         \/*!< Offset: 0x30  Debug Fault Status Register                           *\/$/;"	m	struct:__anon18
DHCSR	cmsis/core_cm0.h	/^  __IO uint32_t DHCSR;                        \/*!< Offset: 0x00  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon20
DIR	cmsis/LPC11xx.h	/^  __IO uint32_t DIR;                    \/*!< Offset: 0x8000 Data direction Register (R\/W) *\/$/;"	m	struct:__anon4
DIR_CTRL	driver/rs485.h	32;"	d
DLC	driver/can.h	162;"	d
DLC_MASK	driver/can.h	166;"	d
DLC_MAX	driver/can.h	62;"	d
DLL	cmsis/LPC11xx.h	/^  __IO uint32_t  DLL;                   \/*!< Offset: 0x000 Divisor Latch LSB (R\/W) *\/$/;"	m	union:__anon8::__anon9
DLM	cmsis/LPC11xx.h	/^  __IO uint32_t  DLM;                   \/*!< Offset: 0x004 Divisor Latch MSB (R\/W) *\/$/;"	m	union:__anon8::__anon10
DR	cmsis/LPC11xx.h	/^  __IO uint32_t DR;                     \/*!< Offset: 0x008 Data Register (R\/W) *\/$/;"	m	struct:__anon12
DR	cmsis/LPC11xx.h	/^  __IO uint32_t DR[8];                  \/*!< Offset: 0x010-0x02C A\/D Channel 0..7 Data Register (R\/W) *\/$/;"	m	struct:__anon15
DRIVER_CONFIG_H	config/driver_config.h	9;"	d
DSR_LOC	cmsis/LPC11xx.h	/^  __IO uint32_t DSR_LOC;                \/*!< Offset: 0x0B4 DSR pin location select Register (R\/W) *\/$/;"	m	struct:__anon2
EC	cmsis/LPC11xx.h	/^  __IO uint32_t EC;$/;"	m	struct:__anon16
EINT0_IRQn	cmsis/LPC11xx.h	/^  EINT0_IRQn                    = 31,       \/*!< External Interrupt 0 Interrupt                   *\/$/;"	e	enum:IRQn
EINT1_IRQn	cmsis/LPC11xx.h	/^  EINT1_IRQn                    = 30,       \/*!< External Interrupt 1 Interrupt                   *\/$/;"	e	enum:IRQn
EINT2_IRQn	cmsis/LPC11xx.h	/^  EINT2_IRQn                    = 29,       \/*!< External Interrupt 2 Interrupt                   *\/$/;"	e	enum:IRQn
EINT3_IRQn	cmsis/LPC11xx.h	/^  EINT3_IRQn                    = 28,       \/*!< External Interrupt 3 Interrupt                   *\/$/;"	e	enum:IRQn
EMC0	driver/timer16.h	43;"	d
EMC0	driver/timer32.h	28;"	d
EMC1	driver/timer16.h	44;"	d
EMC1	driver/timer32.h	29;"	d
EMC2	driver/timer16.h	45;"	d
EMC2	driver/timer32.h	30;"	d
EMC3	driver/timer16.h	46;"	d
EMC3	driver/timer32.h	31;"	d
EMR	cmsis/LPC11xx.h	/^  __IO uint32_t EMR;                    \/*!< Offset: 0x03C External Match Register (R\/W) *\/$/;"	m	struct:__anon7
EOB	driver/can.h	161;"	d
EPassCnt	driver/can.c	/^volatile uint32_t EPassCnt = 0;$/;"	v
EWarnCnt	driver/can.c	/^volatile uint32_t EWarnCnt = 0;$/;"	v
EXECUTABLES	Debug/sources.mk	/^EXECUTABLES := $/;"	m
FALSE	driver/type.h	39;"	d
FAST_LED_TOGGLE_TICKS	config/target_config.h	35;"	d
FAST_MODE_PLUS	driver/i2c.h	27;"	d
FAST_MODE_PLUS	driver/i2cslave.h	15;"	d
FCR	cmsis/LPC11xx.h	/^  __O  uint32_t  FCR;                   \/*!< Offset: 0x008 FIFO Control Register ( \/W) *\/$/;"	m	union:__anon8::__anon11
FDR	cmsis/LPC11xx.h	/^  __IO uint32_t  FDR;                   \/*!< Offset: 0x028 Fractional Divider Register (R\/W) *\/$/;"	m	struct:__anon8
FEED	cmsis/LPC11xx.h	/^  __O  uint32_t FEED;                   \/*!< Offset: 0x008 Watchdog feed sequence register (W) *\/$/;"	m	struct:__anon14
FIFOLVL	cmsis/LPC11xx.h	/^  __I  uint32_t  FIFOLVL;               \/*!< Offset: 0x058 FIFO Level Register (R) *\/$/;"	m	struct:__anon8
FIFOSIZE	driver/ssp.h	46;"	d
FLUSH_ON_NL	driver/debug_printf.h	74;"	d
FMC_IRQn	cmsis/LPC11xx.h	/^  FMC_IRQn                      = 27,       \/*!< Flash Memory Controller Interrupt                *\/$/;"	e	enum:IRQn
GDR	cmsis/LPC11xx.h	/^  __IO uint32_t GDR;                    \/*!< Offset: 0x004       A\/D Global Data Register (R\/W) *\/$/;"	m	struct:__anon15
GPIODirAddress	driver/small_gpio.h	37;"	d
GPIOInit	driver/gpio.c	/^void GPIOInit( void )$/;"	f
GPIOIntClear	driver/gpio.c	/^void GPIOIntClear( uint32_t portNum, uint32_t bitPosi )$/;"	f
GPIOIntDisable	driver/gpio.c	/^void GPIOIntDisable( uint32_t portNum, uint32_t bitPosi )$/;"	f
GPIOIntEnable	driver/gpio.c	/^void GPIOIntEnable( uint32_t portNum, uint32_t bitPosi )$/;"	f
GPIOIntStatus	driver/gpio.c	/^uint32_t GPIOIntStatus( uint32_t portNum, uint32_t bitPosi )$/;"	f
GPIOMaskAddress	driver/small_gpio.h	38;"	d
GPIOSetDir	driver/gpio.c	/^void GPIOSetDir( uint32_t portNum, uint32_t bitPosi, uint32_t dir )$/;"	f
GPIOSetInterrupt	driver/gpio.c	/^void GPIOSetInterrupt( uint32_t portNum, uint32_t bitPosi, uint32_t sense,$/;"	f
GPIOSetValue	driver/gpio.c	/^void GPIOSetValue( uint32_t portNum, uint32_t bitPosi, uint32_t bitVal )$/;"	f
GPIO_DIR_INPUT	driver/small_gpio.h	/^    GPIO_DIR_INPUT = 0,$/;"	e	enum:__anon21
GPIO_DIR_OUTPUT	driver/small_gpio.h	/^    GPIO_DIR_OUTPUT = 1,$/;"	e	enum:__anon21
GPREG0	cmsis/LPC11xx.h	/^  __IO uint32_t GPREG0;                 \/*!< Offset: 0x004 General purpose Register 0 (R\/W) *\/$/;"	m	struct:__anon3
GPREG1	cmsis/LPC11xx.h	/^  __IO uint32_t GPREG1;                 \/*!< Offset: 0x008 General purpose Register 1 (R\/W) *\/$/;"	m	struct:__anon3
GPREG2	cmsis/LPC11xx.h	/^  __IO uint32_t GPREG2;                 \/*!< Offset: 0x00C General purpose Register 2 (R\/W) *\/$/;"	m	struct:__anon3
GPREG3	cmsis/LPC11xx.h	/^  __IO uint32_t GPREG3;                 \/*!< Offset: 0x010 General purpose Register 3 (R\/W) *\/$/;"	m	struct:__anon3
GPREG4	cmsis/LPC11xx.h	/^  __IO uint32_t GPREG4;                 \/*!< Offset: 0x014 General purpose Register 4 (R\/W) *\/$/;"	m	struct:__anon3
GetGPIOBit	driver/small_gpio.h	59;"	d
HardFault_Handler	startup/cr_startup_lpc11.c	/^void HardFault_Handler(void)$/;"	f
HardFault_IRQn	cmsis/LPC11xx.h	/^  HardFault_IRQn                = -13,    \/*!< 3 Cortex-M0 Hard Fault Interrupt                   *\/$/;"	e	enum:IRQn
I2ADR_I2C	driver/i2c.h	66;"	d
I2ADR_I2C	driver/i2cslave.h	48;"	d
I2CCount	driver/i2c.c	/^volatile uint32_t I2CCount = 0;$/;"	v
I2CEngine	driver/i2c.c	/^uint32_t I2CEngine( void ) $/;"	f
I2CInit	driver/i2c.c	/^uint32_t I2CInit( uint32_t I2cMode ) $/;"	f
I2CMASTER	driver/i2c.h	32;"	d
I2CMASTER	driver/i2cslave.h	17;"	d
I2CMasterBuffer	driver/i2c.c	/^volatile uint8_t I2CMasterBuffer[BUFSIZE];$/;"	v
I2CMasterState	driver/i2c.c	/^volatile uint32_t I2CMasterState = I2C_IDLE;$/;"	v
I2CMasterState	driver/i2cslave.c	/^volatile uint32_t I2CMasterState = I2C_IDLE;$/;"	v
I2CMode	driver/i2c.c	/^volatile uint32_t I2CMode;$/;"	v
I2CMode	driver/i2cslave.c	/^volatile uint32_t I2CMode;$/;"	v
I2CONCLR_AAC	driver/i2c.h	60;"	d
I2CONCLR_AAC	driver/i2cslave.h	42;"	d
I2CONCLR_I2ENC	driver/i2c.h	63;"	d
I2CONCLR_I2ENC	driver/i2cslave.h	45;"	d
I2CONCLR_SIC	driver/i2c.h	61;"	d
I2CONCLR_SIC	driver/i2cslave.h	43;"	d
I2CONCLR_STAC	driver/i2c.h	62;"	d
I2CONCLR_STAC	driver/i2cslave.h	44;"	d
I2CONSET_AA	driver/i2c.h	55;"	d
I2CONSET_AA	driver/i2cslave.h	37;"	d
I2CONSET_I2EN	driver/i2c.h	54;"	d
I2CONSET_I2EN	driver/i2cslave.h	36;"	d
I2CONSET_SI	driver/i2c.h	56;"	d
I2CONSET_SI	driver/i2cslave.h	38;"	d
I2CONSET_STA	driver/i2c.h	58;"	d
I2CONSET_STA	driver/i2cslave.h	40;"	d
I2CONSET_STO	driver/i2c.h	57;"	d
I2CONSET_STO	driver/i2cslave.h	39;"	d
I2CRdBuffer	driver/i2cslave.c	/^volatile uint8_t I2CRdBuffer[BUFSIZE];$/;"	v
I2CReadLength	driver/i2c.c	/^volatile uint32_t I2CReadLength;$/;"	v
I2CReadLength	driver/i2cslave.c	/^volatile uint32_t I2CReadLength;$/;"	v
I2CSLAVE	driver/i2c.h	33;"	d
I2CSlaveBuffer	driver/i2c.c	/^volatile uint8_t I2CSlaveBuffer[BUFSIZE];$/;"	v
I2CSlaveInit	driver/i2cslave.c	/^void I2CSlaveInit( void ) $/;"	f
I2CSlaveState	driver/i2c.c	/^volatile uint32_t I2CSlaveState = I2C_IDLE;$/;"	v
I2CSlaveState	driver/i2cslave.c	/^volatile uint32_t I2CSlaveState = I2C_IDLE;$/;"	v
I2CStart	driver/i2c.c	/^uint32_t I2CStart( void )$/;"	f
I2CStop	driver/i2c.c	/^uint32_t I2CStop( void )$/;"	f
I2CWrBuffer	driver/i2cslave.c	/^volatile uint8_t I2CWrBuffer[BUFSIZE];$/;"	v
I2CWriteLength	driver/i2c.c	/^volatile uint32_t I2CWriteLength;$/;"	v
I2CWriteLength	driver/i2cslave.c	/^volatile uint32_t I2CWriteLength;$/;"	v
I2C_ARBITRATION_LOST	driver/i2c.h	50;"	d
I2C_BUSY	driver/i2c.h	46;"	d
I2C_IDLE	driver/i2c.h	40;"	d
I2C_IDLE	driver/i2cslave.h	27;"	d
I2C_IRQHandler	driver/i2c.c	/^void I2C_IRQHandler(void) $/;"	f
I2C_IRQHandler	driver/i2cslave.c	/^void I2C_IRQHandler(void) $/;"	f
I2C_IRQn	cmsis/LPC11xx.h	/^  I2C_IRQn                      = 15,       \/*!< I2C Interrupt                                    *\/$/;"	e	enum:IRQn
I2C_NACK_ON_ADDRESS	driver/i2c.h	48;"	d
I2C_NACK_ON_DATA	driver/i2c.h	49;"	d
I2C_NO_DATA	driver/i2c.h	47;"	d
I2C_OK	driver/i2c.h	52;"	d
I2C_RD_STARTED	driver/i2cslave.h	34;"	d
I2C_REPEATED_START	driver/i2c.h	43;"	d
I2C_REPEATED_START	driver/i2cslave.h	30;"	d
I2C_RESTARTED	driver/i2c.h	42;"	d
I2C_RESTARTED	driver/i2cslave.h	29;"	d
I2C_STARTED	driver/i2c.h	41;"	d
I2C_STARTED	driver/i2cslave.h	28;"	d
I2C_TIME_OUT	driver/i2c.h	51;"	d
I2C_WR_STARTED	driver/i2cslave.h	33;"	d
I2DAT_I2C	driver/i2c.h	65;"	d
I2DAT_I2C	driver/i2cslave.h	47;"	d
I2SCLH_HS_SCLH	driver/i2c.h	69;"	d
I2SCLH_HS_SCLH	driver/i2cslave.h	51;"	d
I2SCLH_SCLH	driver/i2c.h	67;"	d
I2SCLH_SCLH	driver/i2cslave.h	49;"	d
I2SCLL_HS_SCLL	driver/i2c.h	70;"	d
I2SCLL_HS_SCLL	driver/i2cslave.h	52;"	d
I2SCLL_SCLL	driver/i2c.h	68;"	d
I2SCLL_SCLL	driver/i2cslave.h	50;"	d
IBE	cmsis/LPC11xx.h	/^  __IO uint32_t IBE;                    \/*!< Offset: 0x8008 Interrupt both edges Register (R\/W) *\/$/;"	m	struct:__anon4
IC	cmsis/LPC11xx.h	/^  __IO uint32_t IC;                     \/*!< Offset: 0x801C Interrupt clear Register (R\/W) *\/$/;"	m	struct:__anon4
ICER	cmsis/core_cm0.h	/^  __IO uint32_t ICER[1];                      \/*!< (Offset: 0x080) Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon17
ICPR	cmsis/core_cm0.h	/^  __IO uint32_t ICPR[1];                      \/*!< (Offset: 0x180) Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon17
ICR	cmsis/LPC11xx.h	/^  __IO uint32_t ICR;                    \/*!< Offset: 0x020 SSPICR Interrupt Clear Register (R\/W) *\/$/;"	m	struct:__anon12
ICSR	cmsis/core_cm0.h	/^  __IO uint32_t ICSR;                         \/*!< Offset: 0x04  Interrupt Control State Register                      *\/$/;"	m	struct:__anon18
ID_DIR	driver/can.h	150;"	d
ID_EXT_MASK	driver/can.h	165;"	d
ID_MTD	driver/can.h	149;"	d
ID_MVAL	driver/can.h	148;"	d
ID_STD_MASK	driver/can.h	164;"	d
IE	cmsis/LPC11xx.h	/^  __IO uint32_t IE;                     \/*!< Offset: 0x8010 Interrupt mask Register (R\/W) *\/$/;"	m	struct:__anon4
IER	cmsis/LPC11xx.h	/^  __IO uint32_t  IER;                   \/*!< Offset: 0x000 Interrupt Enable Register (R\/W) *\/$/;"	m	union:__anon8::__anon10
IER_RBR	driver/rs485.h	38;"	d
IER_RBR	driver/uart.h	20;"	d
IER_RLS	driver/rs485.h	40;"	d
IER_RLS	driver/uart.h	22;"	d
IER_THRE	driver/rs485.h	39;"	d
IER_THRE	driver/uart.h	21;"	d
IEV	cmsis/LPC11xx.h	/^  __IO uint32_t IEV;                    \/*!< Offset: 0x800C Interrupt event Register  (R\/W) *\/$/;"	m	struct:__anon4
IF1_ARB1	cmsis/LPC11xx.h	/^  __IO uint32_t IF1_ARB1;$/;"	m	struct:__anon16
IF1_ARB2	cmsis/LPC11xx.h	/^  __IO uint32_t IF1_ARB2;$/;"	m	struct:__anon16
IF1_CMDMSK	cmsis/LPC11xx.h	/^  __IO uint32_t IF1_CMDMSK;$/;"	m	struct:__anon16
IF1_CMDREQ	cmsis/LPC11xx.h	/^  __IO uint32_t IF1_CMDREQ;			\/* 0x020 *\/$/;"	m	struct:__anon16
IF1_DA1	cmsis/LPC11xx.h	/^  __IO uint32_t IF1_DA1;$/;"	m	struct:__anon16
IF1_DA2	cmsis/LPC11xx.h	/^  __IO uint32_t IF1_DA2;$/;"	m	struct:__anon16
IF1_DB1	cmsis/LPC11xx.h	/^  __IO uint32_t IF1_DB1;$/;"	m	struct:__anon16
IF1_DB2	cmsis/LPC11xx.h	/^  __IO uint32_t IF1_DB2;$/;"	m	struct:__anon16
IF1_MCTRL	cmsis/LPC11xx.h	/^  __IO uint32_t IF1_MCTRL;$/;"	m	struct:__anon16
IF1_MSK1	cmsis/LPC11xx.h	/^  __IO uint32_t IF1_MSK1;$/;"	m	struct:__anon16
IF1_MSK2	cmsis/LPC11xx.h	/^  __IO uint32_t IF1_MSK2;$/;"	m	struct:__anon16
IF2_ARB1	cmsis/LPC11xx.h	/^  __IO uint32_t IF2_ARB1;$/;"	m	struct:__anon16
IF2_ARB2	cmsis/LPC11xx.h	/^  __IO uint32_t IF2_ARB2;$/;"	m	struct:__anon16
IF2_CMDMSK	cmsis/LPC11xx.h	/^  __IO uint32_t IF2_CMDMSK;$/;"	m	struct:__anon16
IF2_CMDREQ	cmsis/LPC11xx.h	/^  __IO uint32_t IF2_CMDREQ;			\/* 0x080 *\/$/;"	m	struct:__anon16
IF2_DA1	cmsis/LPC11xx.h	/^  __IO uint32_t IF2_DA1;$/;"	m	struct:__anon16
IF2_DA2	cmsis/LPC11xx.h	/^  __IO uint32_t IF2_DA2;$/;"	m	struct:__anon16
IF2_DB1	cmsis/LPC11xx.h	/^  __IO uint32_t IF2_DB1;$/;"	m	struct:__anon16
IF2_DB2	cmsis/LPC11xx.h	/^  __IO uint32_t IF2_DB2;$/;"	m	struct:__anon16
IF2_MCTRL	cmsis/LPC11xx.h	/^  __IO uint32_t IF2_MCTRL;$/;"	m	struct:__anon16
IF2_MSK1	cmsis/LPC11xx.h	/^  __IO uint32_t IF2_MSK1;$/;"	m	struct:__anon16
IF2_MSK2	cmsis/LPC11xx.h	/^  __IO uint32_t IF2_MSK2;$/;"	m	struct:__anon16
IFCREQ_BUSY	driver/can.h	113;"	d
IIR	cmsis/LPC11xx.h	/^  __I  uint32_t  IIR;                   \/*!< Offset: 0x008 Interrupt ID Register (R\/ ) *\/$/;"	m	union:__anon8::__anon11
IIR_CTI	driver/rs485.h	45;"	d
IIR_CTI	driver/uart.h	27;"	d
IIR_PEND	driver/rs485.h	42;"	d
IIR_PEND	driver/uart.h	24;"	d
IIR_RDA	driver/rs485.h	44;"	d
IIR_RDA	driver/uart.h	26;"	d
IIR_RLS	driver/rs485.h	43;"	d
IIR_RLS	driver/uart.h	25;"	d
IIR_THRE	driver/rs485.h	46;"	d
IIR_THRE	driver/uart.h	28;"	d
IMSC	cmsis/LPC11xx.h	/^  __IO uint32_t IMSC;                   \/*!< Offset: 0x014 Interrupt Mask Set and Clear Register (R\/W) *\/$/;"	m	struct:__anon12
INT	cmsis/LPC11xx.h	/^  __IO uint32_t INT;$/;"	m	struct:__anon16
INTEN	cmsis/LPC11xx.h	/^  __IO uint32_t INTEN;                  \/*!< Offset: 0x00C       A\/D Interrupt Enable Register (R\/W) *\/$/;"	m	struct:__anon15
INTP	driver/can.h	155;"	d
INTPND	driver/can.h	136;"	d
IOCONAddress	driver/small_gpio.h	36;"	d
IOCON_ADMODE_ANALOG	driver/small_gpio.h	/^    IOCON_ADMODE_ANALOG = (0<<7),$/;"	e	enum:__anon21
IOCON_ADMODE_DIGITAL	driver/small_gpio.h	/^    IOCON_ADMODE_DIGITAL = (1<<7)$/;"	e	enum:__anon21
IOCON_ADMODE_MASK	driver/small_gpio.h	/^    IOCON_ADMODE_MASK = (1<<7),$/;"	e	enum:__anon21
IOCON_BITFIELD_ENUM	driver/small_gpio.h	/^} IOCON_BITFIELD_ENUM;$/;"	t	typeref:enum:__anon21
IOCON_FUNC_0	driver/small_gpio.h	/^    IOCON_FUNC_0 = 0,$/;"	e	enum:__anon21
IOCON_FUNC_1	driver/small_gpio.h	/^    IOCON_FUNC_1 = 1,$/;"	e	enum:__anon21
IOCON_FUNC_2	driver/small_gpio.h	/^    IOCON_FUNC_2 = 2,$/;"	e	enum:__anon21
IOCON_FUNC_3	driver/small_gpio.h	/^    IOCON_FUNC_3 = 3,$/;"	e	enum:__anon21
IOCON_FUNC_4	driver/small_gpio.h	/^    IOCON_FUNC_4 = 4,$/;"	e	enum:__anon21
IOCON_FUNC_5	driver/small_gpio.h	/^    IOCON_FUNC_5 = 5,$/;"	e	enum:__anon21
IOCON_FUNC_6	driver/small_gpio.h	/^    IOCON_FUNC_6 = 6,$/;"	e	enum:__anon21
IOCON_FUNC_7	driver/small_gpio.h	/^    IOCON_FUNC_7 = 7,$/;"	e	enum:__anon21
IOCON_FUNC_MASK	driver/small_gpio.h	/^    IOCON_FUNC_MASK = 7,$/;"	e	enum:__anon21
IOCON_HYS_DISABLE	driver/small_gpio.h	/^    IOCON_HYS_DISABLE = (0<<5),$/;"	e	enum:__anon21
IOCON_HYS_ENABLE	driver/small_gpio.h	/^    IOCON_HYS_ENABLE = (1<<5),$/;"	e	enum:__anon21
IOCON_HYS_MASK	driver/small_gpio.h	/^    IOCON_HYS_MASK = (1<<5),$/;"	e	enum:__anon21
IOCON_LUT	driver/small_gpio.c	/^const uint8_t IOCON_LUT[PORT_COUNT][PORT_BIT_COUNT] = {$/;"	v
IOCON_MODE_INACTIVE	driver/small_gpio.h	/^    IOCON_MODE_INACTIVE = (0<<3),$/;"	e	enum:__anon21
IOCON_MODE_MASK	driver/small_gpio.h	/^    IOCON_MODE_MASK = (3<<3),$/;"	e	enum:__anon21
IOCON_MODE_PULLDOWN	driver/small_gpio.h	/^    IOCON_MODE_PULLDOWN = (1<<3),$/;"	e	enum:__anon21
IOCON_MODE_PULLUP	driver/small_gpio.h	/^    IOCON_MODE_PULLUP = (2<<3),$/;"	e	enum:__anon21
IOCON_MODE_REPEATER	driver/small_gpio.h	/^    IOCON_MODE_REPEATER = (3<<3),$/;"	e	enum:__anon21
IPR	cmsis/core_cm0.h	/^  __IO uint32_t IPR[8];                       \/*!< (Offset: 0x3EC) Interrupt Priority Register              *\/$/;"	m	struct:__anon17
IR	cmsis/LPC11xx.h	/^  __IO uint32_t IR;                     \/*!< Offset: 0x000 Interrupt Register (R\/W) *\/$/;"	m	struct:__anon7
IR1	cmsis/LPC11xx.h	/^  __I  uint32_t IR1;				\/* 0x140 *\/$/;"	m	struct:__anon16
IR2	cmsis/LPC11xx.h	/^  __I  uint32_t IR2;$/;"	m	struct:__anon16
IRCCTRL	cmsis/LPC11xx.h	/^  __IO uint32_t IRCCTRL;                \/*!< Offset: 0x028 IRC control (R\/W) *\/$/;"	m	struct:__anon1
IRQn	cmsis/LPC11xx.h	/^typedef enum IRQn$/;"	g
IRQn_Type	cmsis/LPC11xx.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
IS	cmsis/LPC11xx.h	/^  __IO uint32_t IS;                     \/*!< Offset: 0x8004 Interrupt sense Register (R\/W) *\/$/;"	m	struct:__anon4
ISDEBUGACTIVE	driver/debug_printf.h	44;"	d
ISDEBUGACTIVE	driver/debug_printf.h	55;"	d
ISER	cmsis/core_cm0.h	/^  __IO uint32_t ISER[1];                      \/*!< (Offset: 0x000) Interrupt Set Enable Register            *\/$/;"	m	struct:__anon17
ISPR	cmsis/core_cm0.h	/^  __IO uint32_t ISPR[1];                      \/*!< (Offset: 0x100) Interrupt Set Pending Register           *\/$/;"	m	struct:__anon17
InitGPIO	driver/small_gpio.h	30;"	d
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void ADC_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void BOD_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void CAN_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void I2C_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void IntDefaultHandler(void)$/;"	f
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void PIOINT0_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void PIOINT1_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void PIOINT2_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void PIOINT3_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void SSP0_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void SSP1_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void TIMER16_0_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void TIMER16_1_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void TIMER32_0_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void TIMER32_1_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void UART_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void WAKEUP_IRQHandler  (void) ALIAS(IntDefaultHandler);$/;"	v
IntDefaultHandler	startup/cr_startup_lpc11.c	/^void WDT_IRQHandler (void) ALIAS(IntDefaultHandler);$/;"	v
LCR	cmsis/LPC11xx.h	/^  __IO uint32_t  LCR;                   \/*!< Offset: 0x00C Line Control Register (R\/W) *\/$/;"	m	struct:__anon8
LED_BIT_B	config/target_config.h	30;"	d
LED_BIT_G	config/target_config.h	27;"	d
LED_BIT_R	config/target_config.h	24;"	d
LED_OFF	config/target_config.h	33;"	d
LED_ON	config/target_config.h	32;"	d
LED_PORT_B	config/target_config.h	29;"	d
LED_PORT_G	config/target_config.h	26;"	d
LED_PORT_R	config/target_config.h	23;"	d
LED_TOGGLE_TICKS	config/target_config.h	34;"	d
LIBS	Debug/objects.mk	/^LIBS :=$/;"	m
LOAD	cmsis/core_cm0.h	/^  __IO uint32_t LOAD;                         \/*!< Offset: 0x04  SysTick Reload Value Register       *\/$/;"	m	struct:__anon19
LOOPBACK_MODE	driver/can.h	43;"	d
LOOPBACK_MODE	driver/ssp.h	31;"	d
LPC_ADC	cmsis/LPC11xx.h	544;"	d
LPC_ADC_BASE	cmsis/LPC11xx.h	519;"	d
LPC_ADC_TypeDef	cmsis/LPC11xx.h	/^} LPC_ADC_TypeDef;$/;"	t	typeref:struct:__anon15
LPC_AHB_BASE	cmsis/LPC11xx.h	509;"	d
LPC_APB0_BASE	cmsis/LPC11xx.h	508;"	d
LPC_CAN	cmsis/LPC11xx.h	548;"	d
LPC_CAN_BASE	cmsis/LPC11xx.h	524;"	d
LPC_CAN_TypeDef	cmsis/LPC11xx.h	/^} LPC_CAN_TypeDef;$/;"	t	typeref:struct:__anon16
LPC_CT16B0_BASE	cmsis/LPC11xx.h	515;"	d
LPC_CT16B1_BASE	cmsis/LPC11xx.h	516;"	d
LPC_CT32B0_BASE	cmsis/LPC11xx.h	517;"	d
LPC_CT32B1_BASE	cmsis/LPC11xx.h	518;"	d
LPC_FLASH_BASE	cmsis/LPC11xx.h	506;"	d
LPC_GPIO	driver/gpio.h	/^static LPC_GPIO_TypeDef (* const LPC_GPIO[4]) = { LPC_GPIO0, LPC_GPIO1, LPC_GPIO2, LPC_GPIO3 };$/;"	v
LPC_GPIO0	cmsis/LPC11xx.h	551;"	d
LPC_GPIO0_BASE	cmsis/LPC11xx.h	529;"	d
LPC_GPIO1	cmsis/LPC11xx.h	552;"	d
LPC_GPIO1_BASE	cmsis/LPC11xx.h	530;"	d
LPC_GPIO2	cmsis/LPC11xx.h	553;"	d
LPC_GPIO2_BASE	cmsis/LPC11xx.h	531;"	d
LPC_GPIO3	cmsis/LPC11xx.h	554;"	d
LPC_GPIO3_BASE	cmsis/LPC11xx.h	532;"	d
LPC_GPIO_BASE	cmsis/LPC11xx.h	528;"	d
LPC_GPIO_TypeDef	cmsis/LPC11xx.h	/^} LPC_GPIO_TypeDef;$/;"	t	typeref:struct:__anon4
LPC_I2C	cmsis/LPC11xx.h	537;"	d
LPC_I2C_BASE	cmsis/LPC11xx.h	512;"	d
LPC_I2C_TypeDef	cmsis/LPC11xx.h	/^} LPC_I2C_TypeDef;$/;"	t	typeref:struct:__anon13
LPC_IOCON	cmsis/LPC11xx.h	549;"	d
LPC_IOCON_BASE	cmsis/LPC11xx.h	522;"	d
LPC_IOCON_TypeDef	cmsis/LPC11xx.h	/^} LPC_IOCON_TypeDef;$/;"	t	typeref:struct:__anon2
LPC_PMU	cmsis/LPC11xx.h	545;"	d
LPC_PMU_BASE	cmsis/LPC11xx.h	520;"	d
LPC_PMU_TypeDef	cmsis/LPC11xx.h	/^} LPC_PMU_TypeDef;$/;"	t	typeref:struct:__anon3
LPC_RAM_BASE	cmsis/LPC11xx.h	507;"	d
LPC_SSP0	cmsis/LPC11xx.h	546;"	d
LPC_SSP0_BASE	cmsis/LPC11xx.h	521;"	d
LPC_SSP1	cmsis/LPC11xx.h	547;"	d
LPC_SSP1_BASE	cmsis/LPC11xx.h	525;"	d
LPC_SSP_TypeDef	cmsis/LPC11xx.h	/^} LPC_SSP_TypeDef;$/;"	t	typeref:struct:__anon12
LPC_SYSCON	cmsis/LPC11xx.h	550;"	d
LPC_SYSCON_BASE	cmsis/LPC11xx.h	523;"	d
LPC_SYSCON_TypeDef	cmsis/LPC11xx.h	/^} LPC_SYSCON_TypeDef;$/;"	t	typeref:struct:__anon1
LPC_TMR16B0	cmsis/LPC11xx.h	540;"	d
LPC_TMR16B1	cmsis/LPC11xx.h	541;"	d
LPC_TMR32B0	cmsis/LPC11xx.h	542;"	d
LPC_TMR32B1	cmsis/LPC11xx.h	543;"	d
LPC_TMR_TypeDef	cmsis/LPC11xx.h	/^} LPC_TMR_TypeDef;$/;"	t	typeref:struct:__anon7
LPC_UART	cmsis/LPC11xx.h	539;"	d
LPC_UART_BASE	cmsis/LPC11xx.h	514;"	d
LPC_UART_TypeDef	cmsis/LPC11xx.h	/^} LPC_UART_TypeDef;$/;"	t	typeref:struct:__anon8
LPC_WDT	cmsis/LPC11xx.h	538;"	d
LPC_WDT_BASE	cmsis/LPC11xx.h	513;"	d
LPC_WDT_TypeDef	cmsis/LPC11xx.h	/^} LPC_WDT_TypeDef;$/;"	t	typeref:struct:__anon14
LSR	cmsis/LPC11xx.h	/^  __I  uint32_t  LSR;                   \/*!< Offset: 0x014 Line Status Register (R\/ ) *\/$/;"	m	struct:__anon8
LSR_BI	driver/rs485.h	52;"	d
LSR_BI	driver/uart.h	34;"	d
LSR_FE	driver/rs485.h	51;"	d
LSR_FE	driver/uart.h	33;"	d
LSR_OE	driver/rs485.h	49;"	d
LSR_OE	driver/uart.h	31;"	d
LSR_PE	driver/rs485.h	50;"	d
LSR_PE	driver/uart.h	32;"	d
LSR_RDR	driver/rs485.h	48;"	d
LSR_RDR	driver/uart.h	30;"	d
LSR_RXFE	driver/rs485.h	55;"	d
LSR_RXFE	driver/uart.h	37;"	d
LSR_TEMT	driver/rs485.h	54;"	d
LSR_TEMT	driver/uart.h	36;"	d
LSR_THRE	driver/rs485.h	53;"	d
LSR_THRE	driver/uart.h	35;"	d
MAINCLKSEL	cmsis/LPC11xx.h	/^  __IO uint32_t MAINCLKSEL;             \/*!< Offset: 0x070 Main clock source select (R\/W) *\/$/;"	m	struct:__anon1
MAINCLKSEL_Val	config/system_LPC11xx.h	167;"	d
MAINCLKUEN	cmsis/LPC11xx.h	/^  __IO uint32_t MAINCLKUEN;             \/*!< Offset: 0x074 Main clock source update enable (R\/W) *\/$/;"	m	struct:__anon1
MAINREGVOUT0CFG	cmsis/LPC11xx.h	/^  __IO uint32_t MAINREGVOUT0CFG;        \/*!< Offset: 0x160 Main Regulator Voltage 0 Configuration *\/ $/;"	m	struct:__anon1
MAINREGVOUT1CFG	cmsis/LPC11xx.h	/^  __IO uint32_t MAINREGVOUT1CFG;        \/*!< Offset: 0x164 Main Regulator Voltage 1 Configuration *\/$/;"	m	struct:__anon1
MASK	driver/can.h	139;"	d
MASK0	cmsis/LPC11xx.h	/^  __IO uint32_t MASK0;                  \/*!< Offset: 0x030 I2C Slave address mask register 0 (R\/W) *\/$/;"	m	struct:__anon13
MASK1	cmsis/LPC11xx.h	/^  __IO uint32_t MASK1;                  \/*!< Offset: 0x034 I2C Slave address mask register 1 (R\/W) *\/$/;"	m	struct:__anon13
MASK2	cmsis/LPC11xx.h	/^  __IO uint32_t MASK2;                  \/*!< Offset: 0x038 I2C Slave address mask register 2 (R\/W) *\/$/;"	m	struct:__anon13
MASK3	cmsis/LPC11xx.h	/^  __IO uint32_t MASK3;                  \/*!< Offset: 0x03C I2C Slave address mask register 3 (R\/W) *\/$/;"	m	struct:__anon13
MASKED_ACCESS	cmsis/LPC11xx.h	/^    __IO uint32_t MASKED_ACCESS[4096];  \/*!< Offset: 0x0000 to 0x3FFC Port data Register for pins PIOn_0 to PIOn_11 (R\/W) *\/$/;"	m	union:__anon4::__anon5
MASK_MDIR	driver/can.h	145;"	d
MASK_MXTD	driver/can.h	144;"	d
MATCH0	driver/timer16.h	48;"	d
MATCH0	driver/timer32.h	33;"	d
MATCH1	driver/timer16.h	49;"	d
MATCH1	driver/timer32.h	34;"	d
MATCH2	driver/timer16.h	50;"	d
MATCH2	driver/timer32.h	35;"	d
MATCH3	driver/timer16.h	51;"	d
MATCH3	driver/timer32.h	36;"	d
MAX_CLOCK_KHZ_PARAM	driver/rom_drivers.h	65;"	d
MAX_TIMEOUT	driver/i2c.h	30;"	d
MAX_TIMEOUT	driver/i2cslave.h	20;"	d
MAX_TIMEOUT	driver/ssp.h	49;"	d
MCR	cmsis/LPC11xx.h	/^  __IO uint32_t  MCR;                   \/*!< Offset: 0x010 Modem control Register (R\/W) *\/$/;"	m	struct:__anon8
MCR	cmsis/LPC11xx.h	/^  __IO uint32_t MCR;                    \/*!< Offset: 0x014 Match Control Register (R\/W) *\/$/;"	m	struct:__anon7
MEMMAP_SETUP	config/system_LPC11xx.h	184;"	d
MHZ_PRESCALE	driver/timer16.h	32;"	d
MIS	cmsis/LPC11xx.h	/^  __IO uint32_t MIS;                    \/*!< Offset: 0x01C Masked Interrupt Status Register (R\/W) *\/$/;"	m	struct:__anon12
MIS	cmsis/LPC11xx.h	/^  __IO uint32_t MIS;                    \/*!< Offset: 0x8018 Masked interrupt status Register (R\/ ) *\/$/;"	m	struct:__anon4
MLST	driver/can.h	154;"	d
MMCTRL	cmsis/LPC11xx.h	/^  __IO uint32_t MMCTRL;                 \/*!< Offset: 0x01C Monitor mode control register (R\/W) *\/$/;"	m	struct:__anon13
MOD	cmsis/LPC11xx.h	/^  __IO uint32_t MOD;                    \/*!< Offset: 0x000 Watchdog mode register (R\/W) *\/$/;"	m	struct:__anon14
MODEM_TEST	driver/uart.h	18;"	d
MR0	cmsis/LPC11xx.h	/^  __IO uint32_t MR0;                    \/*!< Offset: 0x018 Match Register 0 (R\/W) *\/$/;"	m	struct:__anon7
MR1	cmsis/LPC11xx.h	/^  __IO uint32_t MR1;                    \/*!< Offset: 0x01C Match Register 1 (R\/W) *\/$/;"	m	struct:__anon7
MR2	cmsis/LPC11xx.h	/^  __IO uint32_t MR2;                    \/*!< Offset: 0x020 Match Register 2 (R\/W) *\/$/;"	m	struct:__anon7
MR3	cmsis/LPC11xx.h	/^  __IO uint32_t MR3;                    \/*!< Offset: 0x024 Match Register 3 (R\/W) *\/$/;"	m	struct:__anon7
MSGV1	cmsis/LPC11xx.h	/^  __I  uint32_t MSGV1;				\/* 0x160 *\/$/;"	m	struct:__anon16
MSGV2	cmsis/LPC11xx.h	/^  __I  uint32_t MSGV2;$/;"	m	struct:__anon16
MSG_OBJ_MAX	driver/can.h	61;"	d
MSR	cmsis/LPC11xx.h	/^  __I  uint32_t  MSR;                   \/*!< Offset: 0x018 Modem status Register (R\/ ) *\/$/;"	m	struct:__anon8
ModemInit	driver/uart.c	/^void ModemInit( void )$/;"	f
ND1	cmsis/LPC11xx.h	/^  __I  uint32_t ND1;				\/* 0x120 *\/$/;"	m	struct:__anon16
ND2	cmsis/LPC11xx.h	/^  __I  uint32_t ND2;$/;"	m	struct:__anon16
NEWD	driver/can.h	153;"	d
NMI_Handler	startup/cr_startup_lpc11.c	/^void NMI_Handler(void)$/;"	f
NULL	driver/type.h	35;"	d
NVIC	cmsis/core_cm0.h	352;"	d
NVIC_BASE	cmsis/core_cm0.h	347;"	d
NVIC_ClearPendingIRQ	cmsis/core_cm0.h	/^static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	cmsis/core_cm0.h	/^static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	cmsis/core_cm0.h	/^static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	cmsis/core_cm0.h	/^static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	cmsis/core_cm0.h	/^static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	cmsis/core_cm0.h	/^static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	cmsis/core_cm0.h	/^static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	cmsis/core_cm0.h	/^static __INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	cmsis/core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon17
NonMaskableInt_IRQn	cmsis/LPC11xx.h	/^  NonMaskableInt_IRQn           = -14,    \/*!< 2 Non Maskable Interrupt                           *\/$/;"	e	enum:IRQn
OBJS	Debug/sources.mk	/^OBJS := $/;"	m
OBJ_SRCS	Debug/sources.mk	/^OBJ_SRCS := $/;"	m
OD_EXP_RO	driver/rom_driver_CAN.h	79;"	d
OD_EXP_RW	driver/rom_driver_CAN.h	81;"	d
OD_EXP_WO	driver/rom_driver_CAN.h	80;"	d
OD_NONE	driver/rom_driver_CAN.h	78;"	d
OD_SEG_RO	driver/rom_driver_CAN.h	82;"	d
OD_SEG_RW	driver/rom_driver_CAN.h	84;"	d
OD_SEG_WO	driver/rom_driver_CAN.h	83;"	d
O_SRCS	Debug/sources.mk	/^O_SRCS := $/;"	m
OverRunCounter	driver/adc.c	/^volatile uint32_t OverRunCounter = 0;$/;"	v
PARAM_CMD_CUCCESS	driver/rom_drivers.h	61;"	d
PARAM_CPU_EXEC	driver/rom_drivers.h	57;"	d
PARAM_DEFAULT	driver/rom_drivers.h	56;"	d
PARAM_EFFICIENCY	driver/rom_drivers.h	58;"	d
PARAM_INVALID_FREQ	driver/rom_drivers.h	62;"	d
PARAM_INVALID_MODE	driver/rom_drivers.h	63;"	d
PARAM_LOW_CURRENT	driver/rom_drivers.h	59;"	d
PC	cmsis/LPC11xx.h	/^  __IO uint32_t PC;                     \/*!< Offset: 0x010 Prescale Counter Register (R\/W) *\/$/;"	m	struct:__anon7
PCF8594_ADDR	driver/i2c.h	35;"	d
PCF8594_ADDR	driver/i2cslave.h	22;"	d
PCON	cmsis/LPC11xx.h	/^  __IO uint32_t PCON;                   \/*!< Offset: 0x000 Power control Register (R\/W) *\/$/;"	m	struct:__anon3
PDAWAKECFG	cmsis/LPC11xx.h	/^  __IO uint32_t PDAWAKECFG;             \/*!< Offset: 0x234 Power-down states after wake-up (R\/W) *\/        $/;"	m	struct:__anon1
PDRUNCFG	cmsis/LPC11xx.h	/^  __IO uint32_t PDRUNCFG;               \/*!< Offset: 0x238 Power-down configuration Register (R\/W) *\/$/;"	m	struct:__anon1
PDSLEEPCFG	cmsis/LPC11xx.h	/^  __IO uint32_t PDSLEEPCFG;             \/*!< Offset: 0x230 Power-down states in Deep-sleep mode (R\/W) *\/$/;"	m	struct:__anon1
PIN_CALL	driver/lpc_swu.h	42;"	d
PIN_INT	driver/lpc_swu.h	39;"	d
PIN_INT_RX	driver/lpc_swu.h	41;"	d
PIN_INT_TX	driver/lpc_swu.h	40;"	d
PIN_SW_RX	driver/lpc_swu.h	43;"	d
PIN_SW_TX	driver/lpc_swu.h	44;"	d
PIN_TX_PRO	driver/lpc_swu.h	38;"	d
PIO0_1	cmsis/LPC11xx.h	/^  __IO uint32_t PIO0_1;                 \/*!< Offset: 0x010 I\/O configuration for pin PIO0_1\/CLKOUT\/CT32B0_MAT2 (R\/W) *\/$/;"	m	struct:__anon2
PIO0_2	cmsis/LPC11xx.h	/^  __IO uint32_t PIO0_2;                 \/*!< Offset: 0x01C I\/O configuration for pin PIO0_2\/SSEL0\/CT16B0_CAP0 (R\/W) *\/$/;"	m	struct:__anon2
PIO0_3	cmsis/LPC11xx.h	/^  __IO uint32_t PIO0_3;                 \/*!< Offset: 0x02C I\/O configuration for pin PIO0_3 (R\/W) *\/$/;"	m	struct:__anon2
PIO0_4	cmsis/LPC11xx.h	/^  __IO uint32_t PIO0_4;                 \/*!< Offset: 0x030 I\/O configuration for pin PIO0_4\/SCL (R\/W) *\/$/;"	m	struct:__anon2
PIO0_5	cmsis/LPC11xx.h	/^  __IO uint32_t PIO0_5;                 \/*!< Offset: 0x034 I\/O configuration for pin PIO0_5\/SDA (R\/W) *\/$/;"	m	struct:__anon2
PIO0_6	cmsis/LPC11xx.h	/^  __IO uint32_t PIO0_6;                 \/*!< Offset: 0x04C I\/O configuration for pin PIO0_6\/SCK0 (R\/W) *\/$/;"	m	struct:__anon2
PIO0_7	cmsis/LPC11xx.h	/^  __IO uint32_t PIO0_7;                 \/*!< Offset: 0x050 I\/O configuration for pin PIO0_7\/nCTS (R\/W) *\/$/;"	m	struct:__anon2
PIO0_8	cmsis/LPC11xx.h	/^  __IO uint32_t PIO0_8;                 \/*!< Offset: 0x060 I\/O configuration for pin PIO0_8\/MISO0\/CT16B0_MAT0 (R\/W) *\/$/;"	m	struct:__anon2
PIO0_9	cmsis/LPC11xx.h	/^  __IO uint32_t PIO0_9;                 \/*!< Offset: 0x064 I\/O configuration for pin PIO0_9\/MOSI0\/CT16B0_MAT1 (R\/W) *\/$/;"	m	struct:__anon2
PIO1_10	cmsis/LPC11xx.h	/^  __IO uint32_t PIO1_10;                \/*!< Offset: 0x06C I\/O configuration for pin PIO1_10\/AD6\/CT16B1_MAT1 (R\/W) *\/$/;"	m	struct:__anon2
PIO1_11	cmsis/LPC11xx.h	/^  __IO uint32_t PIO1_11;                \/*!< Offset: 0x098 I\/O configuration for pin PIO1_11\/AD7 (R\/W) *\/$/;"	m	struct:__anon2
PIO1_4	cmsis/LPC11xx.h	/^  __IO uint32_t PIO1_4;                 \/*!< Offset: 0x094 I\/O configuration for pin PIO1_4\/AD5\/CT32B1_MAT3 (R\/W) *\/$/;"	m	struct:__anon2
PIO1_5	cmsis/LPC11xx.h	/^  __IO uint32_t PIO1_5;                 \/*!< Offset: 0x0A0 I\/O configuration for pin PIO1_5\/nRTS\/CT32B0_CAP0 (R\/W) *\/$/;"	m	struct:__anon2
PIO1_6	cmsis/LPC11xx.h	/^  __IO uint32_t PIO1_6;                 \/*!< Offset: 0x0A4 I\/O configuration for pin PIO1_6\/RXD\/CT32B0_MAT0 (R\/W) *\/$/;"	m	struct:__anon2
PIO1_7	cmsis/LPC11xx.h	/^  __IO uint32_t PIO1_7;                 \/*!< Offset: 0x0A8 I\/O configuration for pin PIO1_7\/TXD\/CT32B0_MAT1 (R\/W) *\/$/;"	m	struct:__anon2
PIO1_8	cmsis/LPC11xx.h	/^  __IO uint32_t PIO1_8;                 \/*!< Offset: 0x014 I\/O configuration for pin PIO1_8\/CT16B1_CAP0 (R\/W) *\/$/;"	m	struct:__anon2
PIO1_9	cmsis/LPC11xx.h	/^  __IO uint32_t PIO1_9;                 \/*!< Offset: 0x038 I\/O configuration for pin PIO1_9\/CT16B1_MAT0 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_0	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_0;                 \/*!< Offset: 0x008 I\/O configuration for pin PIO2_0\/DTR\/SSEL1 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_1	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_1;                 \/*!< Offset: 0x028 I\/O configuration for pin PIO2_1\/nDSR\/SCK1 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_10	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_10;                \/*!< Offset: 0x058 I\/O configuration for pin PIO2_10 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_11	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_11;                \/*!< Offset: 0x070 I\/O configuration for pin PIO2_11\/SCK0 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_2	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_2;                 \/*!< Offset: 0x05C I\/O configuration for pin PIO2_2\/DCD\/MISO1 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_3	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_3;                 \/*!< Offset: 0x08C I\/O configuration for pin PIO2_3\/RI\/MOSI1 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_4	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_4;                 \/*!< Offset: 0x040 I\/O configuration for pin PIO2_4 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_5	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_5;                 \/*!< Offset: 0x044 I\/O configuration for pin PIO2_5 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_6	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_6;                 \/*!< Offset: 0x000 I\/O configuration for pin PIO2_6 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_7	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_7;                 \/*!< Offset: 0x020 I\/O configuration for pin PIO2_7 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_8	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_8;                 \/*!< Offset: 0x024 I\/O configuration for pin PIO2_8 (R\/W) *\/$/;"	m	struct:__anon2
PIO2_9	cmsis/LPC11xx.h	/^  __IO uint32_t PIO2_9;                 \/*!< Offset: 0x054 I\/O configuration for pin PIO2_9 (R\/W) *\/$/;"	m	struct:__anon2
PIO3_0	cmsis/LPC11xx.h	/^  __IO uint32_t PIO3_0;                 \/*!< Offset: 0x084 I\/O configuration for pin PIO3_0\/nDTR (R\/W) *\/$/;"	m	struct:__anon2
PIO3_1	cmsis/LPC11xx.h	/^  __IO uint32_t PIO3_1;                 \/*!< Offset: 0x088 I\/O configuration for pin PIO3_1\/nDSR (R\/W) *\/$/;"	m	struct:__anon2
PIO3_2	cmsis/LPC11xx.h	/^  __IO uint32_t PIO3_2;                 \/*!< Offset: 0x09C I\/O configuration for pin PIO3_2\/nDCD (R\/W) *\/$/;"	m	struct:__anon2
PIO3_3	cmsis/LPC11xx.h	/^  __IO uint32_t PIO3_3;                 \/*!< Offset: 0x0AC I\/O configuration for pin PIO3_3\/nRI (R\/W) *\/$/;"	m	struct:__anon2
PIO3_4	cmsis/LPC11xx.h	/^  __IO uint32_t PIO3_4;                 \/*!< Offset: 0x03C I\/O configuration for pin PIO3_4 (R\/W) *\/$/;"	m	struct:__anon2
PIO3_5	cmsis/LPC11xx.h	/^  __IO uint32_t PIO3_5;                 \/*!< Offset: 0x048 I\/O configuration for pin PIO3_5 (R\/W) *\/$/;"	m	struct:__anon2
PIOINT0_IRQHandler	driver/gpio.c	/^void PIOINT0_IRQHandler(void)$/;"	f
PIOINT1_IRQHandler	driver/gpio.c	/^void PIOINT1_IRQHandler(void)$/;"	f
PIOINT2_IRQHandler	driver/gpio.c	/^void PIOINT2_IRQHandler(void)$/;"	f
PIOINT3_IRQHandler	driver/gpio.c	/^void PIOINT3_IRQHandler(void)$/;"	f
PIOPORCAP0	cmsis/LPC11xx.h	/^  __IO uint32_t PIOPORCAP0;             \/*!< Offset: 0x100 POR captured PIO status 0 (R\/ ) *\/           $/;"	m	struct:__anon1
PIOPORCAP1	cmsis/LPC11xx.h	/^  __IO uint32_t PIOPORCAP1;             \/*!< Offset: 0x104 POR captured PIO status 1 (R\/ ) *\/   $/;"	m	struct:__anon1
PLL_CMD_CUCCESS	driver/rom_drivers.h	49;"	d
PLL_FREQ_NOT_FOUND	driver/rom_drivers.h	52;"	d
PLL_INVALID_FREQ	driver/rom_drivers.h	50;"	d
PLL_INVALID_MODE	driver/rom_drivers.h	51;"	d
PLL_NOT_LOCKED	driver/rom_drivers.h	53;"	d
POLLING	driver/can.h	42;"	d
PORT0	driver/gpio.h	24;"	d
PORT1	driver/gpio.h	25;"	d
PORT2	driver/gpio.h	26;"	d
PORT3	driver/gpio.h	27;"	d
PORT_BIT_COUNT	driver/small_gpio.h	32;"	d
PORT_CALL	driver/lpc_swu.h	34;"	d
PORT_COUNT	driver/small_gpio.h	33;"	d
PORT_INT	driver/lpc_swu.h	31;"	d
PORT_INT_RX	driver/lpc_swu.h	33;"	d
PORT_INT_TX	driver/lpc_swu.h	32;"	d
PORT_SW_RX	driver/lpc_swu.h	35;"	d
PORT_SW_TX	driver/lpc_swu.h	36;"	d
PORT_TX_PRO	driver/lpc_swu.h	30;"	d
PR	cmsis/LPC11xx.h	/^  __IO uint32_t PR;                     \/*!< Offset: 0x00C Prescale Register (R\/W) *\/$/;"	m	struct:__anon7
PRESETCTRL	cmsis/LPC11xx.h	/^  __IO uint32_t PRESETCTRL;             \/*!< Offset: 0x004 Peripheral reset control (R\/W) *\/$/;"	m	struct:__anon1
PROTECT_MODE	driver/wdt.h	35;"	d
PWMC	cmsis/LPC11xx.h	/^  __IO uint32_t PWMC;                   \/*!< Offset: 0x074 PWM Control Register (R\/W) *\/$/;"	m	struct:__anon7
PWRD	driver/rom_drivers.h	/^}  PWRD;$/;"	t	typeref:struct:_PWRD
PendSV_Handler	startup/cr_startup_lpc11.c	/^void PendSV_Handler(void)$/;"	f
PendSV_IRQn	cmsis/LPC11xx.h	/^  PendSV_IRQn                   = -2,     \/*!< 14 Cortex-M0 Pend SV Interrupt                     *\/$/;"	e	enum:IRQn
RBR	cmsis/LPC11xx.h	/^  __I  uint32_t  RBR;                   \/*!< Offset: 0x000 Receiver Buffer  Register (R\/ ) *\/$/;"	m	union:__anon8::__anon9
RD	driver/can.h	141;"	d
RDSR	driver/ssp.h	99;"	d
RDSR_RDY	driver/ssp.h	105;"	d
RDSR_WEN	driver/ssp.h	106;"	d
RD_BIT	driver/i2c.h	38;"	d
RD_BIT	driver/i2cslave.h	25;"	d
READ	driver/ssp.h	101;"	d
READ_WRITE	driver/i2c.h	36;"	d
READ_WRITE	driver/i2cslave.h	23;"	d
RESERVED0	cmsis/LPC11xx.h	/^         uint32_t RESERVED0[4095];$/;"	m	struct:__anon4::__anon5::__anon6
RESERVED0	cmsis/LPC11xx.h	/^       uint32_t  RESERVED0;$/;"	m	struct:__anon8
RESERVED0	cmsis/LPC11xx.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon14
RESERVED0	cmsis/LPC11xx.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon15
RESERVED0	cmsis/LPC11xx.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon16
RESERVED0	cmsis/LPC11xx.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon2
RESERVED0	cmsis/LPC11xx.h	/^       uint32_t RESERVED0[4];$/;"	m	struct:__anon1
RESERVED0	cmsis/core_cm0.h	/^       uint32_t RESERVED0;                                      $/;"	m	struct:__anon18
RESERVED0	cmsis/core_cm0.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon17
RESERVED1	cmsis/LPC11xx.h	/^       uint32_t  RESERVED1;$/;"	m	struct:__anon8
RESERVED1	cmsis/LPC11xx.h	/^       uint32_t RESERVED1[13];   $/;"	m	struct:__anon16
RESERVED1	cmsis/LPC11xx.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon1
RESERVED1	cmsis/LPC11xx.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon2
RESERVED1	cmsis/LPC11xx.h	/^       uint32_t RESERVED1[3];$/;"	m	struct:__anon7
RESERVED1	cmsis/LPC11xx.h	/^       uint32_t RESERVED1[4096];$/;"	m	struct:__anon4
RESERVED1	cmsis/core_cm0.h	/^       uint32_t RESERVED1;                                      $/;"	m	struct:__anon18
RESERVED10	cmsis/LPC11xx.h	/^       uint32_t RESERVED10[18];$/;"	m	struct:__anon1
RESERVED12	cmsis/LPC11xx.h	/^       uint32_t RESERVED12[2];$/;"	m	struct:__anon1
RESERVED13	cmsis/LPC11xx.h	/^       uint32_t RESERVED13[38];$/;"	m	struct:__anon1
RESERVED15	cmsis/LPC11xx.h	/^       uint32_t RESERVED15[101];$/;"	m	struct:__anon1
RESERVED16	cmsis/LPC11xx.h	/^       uint32_t RESERVED16[8];$/;"	m	struct:__anon1
RESERVED17	cmsis/LPC11xx.h	/^       uint32_t RESERVED17[4];$/;"	m	struct:__anon1
RESERVED2	cmsis/LPC11xx.h	/^       uint32_t  RESERVED2[6];$/;"	m	struct:__anon8
RESERVED2	cmsis/LPC11xx.h	/^       uint32_t RESERVED2[12];$/;"	m	struct:__anon7
RESERVED2	cmsis/LPC11xx.h	/^       uint32_t RESERVED2[21];$/;"	m	struct:__anon16
RESERVED2	cmsis/LPC11xx.h	/^       uint32_t RESERVED2[3];$/;"	m	struct:__anon1
RESERVED2	cmsis/core_cm0.h	/^       uint32_t RESERVED2[2];                                   $/;"	m	struct:__anon18
RESERVED2	cmsis/core_cm0.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon17
RESERVED3	cmsis/LPC11xx.h	/^       uint32_t RESERVED3[10];$/;"	m	struct:__anon1
RESERVED3	cmsis/LPC11xx.h	/^       uint32_t RESERVED3[6];$/;"	m	struct:__anon16
RESERVED3	cmsis/core_cm0.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon17
RESERVED4	cmsis/LPC11xx.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon1
RESERVED4	cmsis/LPC11xx.h	/^       uint32_t RESERVED4[6];$/;"	m	struct:__anon16
RESERVED4	cmsis/core_cm0.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon17
RESERVED5	cmsis/LPC11xx.h	/^       uint32_t RESERVED5[4];$/;"	m	struct:__anon1
RESERVED5	cmsis/LPC11xx.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon16
RESERVED6	cmsis/LPC11xx.h	/^       uint32_t RESERVED6[4];$/;"	m	struct:__anon1
RESERVED6	cmsis/LPC11xx.h	/^       uint32_t RESERVED6[6];$/;"	m	struct:__anon16
RESERVED7	cmsis/LPC11xx.h	/^       uint32_t RESERVED7[7];$/;"	m	struct:__anon1
RESERVED8	cmsis/LPC11xx.h	/^       uint32_t RESERVED8[1];              $/;"	m	struct:__anon1
RESERVED9	cmsis/LPC11xx.h	/^       uint32_t RESERVED9[5];$/;"	m	struct:__anon1
RESET_PIO0_0	cmsis/LPC11xx.h	/^  __IO uint32_t RESET_PIO0_0;           \/*!< Offset: 0x00C I\/O configuration for pin RESET\/PIO0_0  (R\/W) *\/$/;"	m	struct:__anon2
RIS	cmsis/LPC11xx.h	/^  __IO uint32_t RIS;                    \/*!< Offset: 0x018 Raw Interrupt Status Register (R\/W) *\/$/;"	m	struct:__anon12
RIS	cmsis/LPC11xx.h	/^  __IO uint32_t RIS;                    \/*!< Offset: 0x8014 Raw interrupt status Register (R\/ ) *\/$/;"	m	struct:__anon4
RI_LOC	cmsis/LPC11xx.h	/^  __IO uint32_t RI_LOC;                 \/*!< Offset: 0x0BC RI pin location Register (R\/W) *\/$/;"	m	struct:__anon2
RM	Debug/makefile	/^RM := rm -rf$/;"	m
ROEN	driver/can.h	159;"	d
ROM	driver/rom_drivers.h	/^}  ROM;$/;"	t	typeref:struct:_ROM
ROM_DRIVERS_H_	driver/rom_drivers.h	21;"	d
RS485CTRL	cmsis/LPC11xx.h	/^  __IO uint32_t  RS485CTRL;             \/*!< Offset: 0x04C RS-485\/EIA-485 Control Register (R\/W) *\/$/;"	m	struct:__anon8
RS485DLY	cmsis/LPC11xx.h	/^  __IO uint32_t  RS485DLY;              \/*!< Offset: 0x054 RS-485\/EIA-485 direction control delay Register (R\/W) *\/$/;"	m	struct:__anon8
RS485Init	driver/rs485.c	/^void RS485Init(uint32_t baudrate)$/;"	f
RS485Send	driver/rs485.c	/^void RS485Send(uint8_t *BufferPtr, uint32_t Length)$/;"	f
RS485_AADEN	driver/rs485.h	62;"	d
RS485_AADEN	driver/uart.h	44;"	d
RS485_DCTRL	driver/rs485.h	64;"	d
RS485_DCTRL	driver/uart.h	46;"	d
RS485_ENABLED	driver/uart.h	16;"	d
RS485_NMM	driver/rs485.h	33;"	d
RS485_NMMEN	driver/rs485.h	60;"	d
RS485_NMMEN	driver/uart.h	42;"	d
RS485_OINV	driver/rs485.h	65;"	d
RS485_OINV	driver/uart.h	47;"	d
RS485_RX	driver/rs485.h	30;"	d
RS485_RXDIS	driver/rs485.h	61;"	d
RS485_RXDIS	driver/uart.h	43;"	d
RS485_SEL	driver/rs485.h	63;"	d
RS485_SEL	driver/uart.h	45;"	d
RS485_SLAVE_ADR	driver/rs485.h	36;"	d
RSERVED1	cmsis/core_cm0.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon17
RXBUFF_LEN	driver/lpc_swu.h	51;"	d
RXIE	driver/can.h	158;"	d
RX_ACTIVE	driver/lpc_swu.c	70;"	d	file:
RX_EXT_MSG_ID	driver/can.h	65;"	d
RX_MSG_ID	driver/can.h	64;"	d
RX_OVERFLOW	driver/lpc_swu.c	69;"	d	file:
R_PIO0_11	cmsis/LPC11xx.h	/^  __IO uint32_t R_PIO0_11;              \/*!< Offset: 0x074 I\/O configuration for pin TDI\/PIO0_11\/AD0\/CT32B0_MAT3 (R\/W) *\/$/;"	m	struct:__anon2
R_PIO1_0	cmsis/LPC11xx.h	/^  __IO uint32_t R_PIO1_0;               \/*!< Offset: 0x078 I\/O configuration for pin TMS\/PIO1_0\/AD1\/CT32B1_CAP0 (R\/W) *\/$/;"	m	struct:__anon2
R_PIO1_1	cmsis/LPC11xx.h	/^  __IO uint32_t R_PIO1_1;               \/*!< Offset: 0x07C I\/O configuration for pin TDO\/PIO1_1\/AD2\/CT32B1_MAT0 (R\/W) *\/$/;"	m	struct:__anon2
R_PIO1_2	cmsis/LPC11xx.h	/^  __IO uint32_t R_PIO1_2;               \/*!< Offset: 0x080 I\/O configuration for pin nTRST\/PIO1_2\/AD3\/CT32B1_MAT1 (R\/W) *\/$/;"	m	struct:__anon2
RdIndex	driver/i2c.c	/^volatile uint32_t RdIndex = 0;$/;"	v
RdIndex	driver/i2cslave.c	/^volatile uint32_t RdIndex = 0;$/;"	v
Reserved0_IRQn	cmsis/LPC11xx.h	/^  Reserved0_IRQn                = 22,       \/*!< Reserved Interrupt                               *\/$/;"	e	enum:IRQn
Reserved1_IRQn	cmsis/LPC11xx.h	/^  Reserved1_IRQn                = 23,       $/;"	e	enum:IRQn
ResetISR	startup/cr_startup_lpc11.c	/^void ResetISR(void)$/;"	f
SCB	cmsis/core_cm0.h	350;"	d
SCB_AIRCR_ENDIANESS_Msk	cmsis/core_cm0.h	186;"	d
SCB_AIRCR_ENDIANESS_Pos	cmsis/core_cm0.h	185;"	d
SCB_AIRCR_SYSRESETREQ_Msk	cmsis/core_cm0.h	189;"	d
SCB_AIRCR_SYSRESETREQ_Pos	cmsis/core_cm0.h	188;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	cmsis/core_cm0.h	192;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	cmsis/core_cm0.h	191;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	cmsis/core_cm0.h	183;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	cmsis/core_cm0.h	182;"	d
SCB_AIRCR_VECTKEY_Msk	cmsis/core_cm0.h	180;"	d
SCB_AIRCR_VECTKEY_Pos	cmsis/core_cm0.h	179;"	d
SCB_BASE	cmsis/core_cm0.h	348;"	d
SCB_CCR_STKALIGN_Msk	cmsis/core_cm0.h	206;"	d
SCB_CCR_STKALIGN_Pos	cmsis/core_cm0.h	205;"	d
SCB_CCR_UNALIGN_TRP_Msk	cmsis/core_cm0.h	209;"	d
SCB_CCR_UNALIGN_TRP_Pos	cmsis/core_cm0.h	208;"	d
SCB_CPUID_ARCHITECTURE_Msk	cmsis/core_cm0.h	142;"	d
SCB_CPUID_ARCHITECTURE_Pos	cmsis/core_cm0.h	141;"	d
SCB_CPUID_IMPLEMENTER_Msk	cmsis/core_cm0.h	136;"	d
SCB_CPUID_IMPLEMENTER_Pos	cmsis/core_cm0.h	135;"	d
SCB_CPUID_PARTNO_Msk	cmsis/core_cm0.h	145;"	d
SCB_CPUID_PARTNO_Pos	cmsis/core_cm0.h	144;"	d
SCB_CPUID_REVISION_Msk	cmsis/core_cm0.h	148;"	d
SCB_CPUID_REVISION_Pos	cmsis/core_cm0.h	147;"	d
SCB_CPUID_VARIANT_Msk	cmsis/core_cm0.h	139;"	d
SCB_CPUID_VARIANT_Pos	cmsis/core_cm0.h	138;"	d
SCB_DFSR_BKPT_Msk	cmsis/core_cm0.h	226;"	d
SCB_DFSR_BKPT_Pos	cmsis/core_cm0.h	225;"	d
SCB_DFSR_DWTTRAP_Msk	cmsis/core_cm0.h	223;"	d
SCB_DFSR_DWTTRAP_Pos	cmsis/core_cm0.h	222;"	d
SCB_DFSR_EXTERNAL_Msk	cmsis/core_cm0.h	217;"	d
SCB_DFSR_EXTERNAL_Pos	cmsis/core_cm0.h	216;"	d
SCB_DFSR_HALTED_Msk	cmsis/core_cm0.h	229;"	d
SCB_DFSR_HALTED_Pos	cmsis/core_cm0.h	228;"	d
SCB_DFSR_VCATCH_Msk	cmsis/core_cm0.h	220;"	d
SCB_DFSR_VCATCH_Pos	cmsis/core_cm0.h	219;"	d
SCB_ICSR_ISRPENDING_Msk	cmsis/core_cm0.h	170;"	d
SCB_ICSR_ISRPENDING_Pos	cmsis/core_cm0.h	169;"	d
SCB_ICSR_ISRPREEMPT_Msk	cmsis/core_cm0.h	167;"	d
SCB_ICSR_ISRPREEMPT_Pos	cmsis/core_cm0.h	166;"	d
SCB_ICSR_NMIPENDSET_Msk	cmsis/core_cm0.h	152;"	d
SCB_ICSR_NMIPENDSET_Pos	cmsis/core_cm0.h	151;"	d
SCB_ICSR_PENDSTCLR_Msk	cmsis/core_cm0.h	164;"	d
SCB_ICSR_PENDSTCLR_Pos	cmsis/core_cm0.h	163;"	d
SCB_ICSR_PENDSTSET_Msk	cmsis/core_cm0.h	161;"	d
SCB_ICSR_PENDSTSET_Pos	cmsis/core_cm0.h	160;"	d
SCB_ICSR_PENDSVCLR_Msk	cmsis/core_cm0.h	158;"	d
SCB_ICSR_PENDSVCLR_Pos	cmsis/core_cm0.h	157;"	d
SCB_ICSR_PENDSVSET_Msk	cmsis/core_cm0.h	155;"	d
SCB_ICSR_PENDSVSET_Pos	cmsis/core_cm0.h	154;"	d
SCB_ICSR_VECTACTIVE_Msk	cmsis/core_cm0.h	176;"	d
SCB_ICSR_VECTACTIVE_Pos	cmsis/core_cm0.h	175;"	d
SCB_ICSR_VECTPENDING_Msk	cmsis/core_cm0.h	173;"	d
SCB_ICSR_VECTPENDING_Pos	cmsis/core_cm0.h	172;"	d
SCB_SCR_SEVONPEND_Msk	cmsis/core_cm0.h	196;"	d
SCB_SCR_SEVONPEND_Pos	cmsis/core_cm0.h	195;"	d
SCB_SCR_SLEEPDEEP_Msk	cmsis/core_cm0.h	199;"	d
SCB_SCR_SLEEPDEEP_Pos	cmsis/core_cm0.h	198;"	d
SCB_SCR_SLEEPONEXIT_Msk	cmsis/core_cm0.h	202;"	d
SCB_SCR_SLEEPONEXIT_Pos	cmsis/core_cm0.h	201;"	d
SCB_SHCSR_SVCALLPENDED_Msk	cmsis/core_cm0.h	213;"	d
SCB_SHCSR_SVCALLPENDED_Pos	cmsis/core_cm0.h	212;"	d
SCB_Type	cmsis/core_cm0.h	/^} SCB_Type;                                                $/;"	t	typeref:struct:__anon18
SCK_LOC	cmsis/LPC11xx.h	/^  __IO uint32_t SCK_LOC;                \/*!< Offset: 0x0B0 SCK pin location select Register (R\/W) *\/$/;"	m	struct:__anon2
SCLH	cmsis/LPC11xx.h	/^  __IO uint32_t SCLH;                   \/*!< Offset: 0x010 SCH Duty Cycle Register High Half Word (R\/W) *\/$/;"	m	struct:__anon13
SCLL	cmsis/LPC11xx.h	/^  __IO uint32_t SCLL;                   \/*!< Offset: 0x014 SCL Duty Cycle Register Low Half Word (R\/W) *\/$/;"	m	struct:__anon13
SCR	cmsis/LPC11xx.h	/^  __IO uint32_t  SCR;                   \/*!< Offset: 0x01C Scratch Pad Register (R\/W) *\/$/;"	m	struct:__anon8
SCR	cmsis/core_cm0.h	/^  __IO uint32_t SCR;                          \/*!< Offset: 0x10  System Control Register                               *\/$/;"	m	struct:__anon18
SCS_BASE	cmsis/core_cm0.h	344;"	d
SDO_ABORT_ACCINCOMP	driver/rom_driver_CAN.h	62;"	d
SDO_ABORT_DEVSTAT	driver/rom_driver_CAN.h	68;"	d
SDO_ABORT_LOCAL	driver/rom_driver_CAN.h	67;"	d
SDO_ABORT_NOT_EXISTS	driver/rom_driver_CAN.h	60;"	d
SDO_ABORT_PARAINCOMP	driver/rom_driver_CAN.h	61;"	d
SDO_ABORT_READONLY	driver/rom_driver_CAN.h	59;"	d
SDO_ABORT_SDOTIMEOUT	driver/rom_driver_CAN.h	55;"	d
SDO_ABORT_TOGGLE	driver/rom_driver_CAN.h	54;"	d
SDO_ABORT_TRANSFER	driver/rom_driver_CAN.h	66;"	d
SDO_ABORT_TYPEMISMATCH	driver/rom_driver_CAN.h	63;"	d
SDO_ABORT_UNKNOWNSUB	driver/rom_driver_CAN.h	64;"	d
SDO_ABORT_UNKNOWN_COMMAND	driver/rom_driver_CAN.h	56;"	d
SDO_ABORT_UNSUPPORTED	driver/rom_driver_CAN.h	57;"	d
SDO_ABORT_VALUE_RANGE	driver/rom_driver_CAN.h	65;"	d
SDO_ABORT_WRITEONLY	driver/rom_driver_CAN.h	58;"	d
SHCSR	cmsis/core_cm0.h	/^  __IO uint32_t SHCSR;                        \/*!< Offset: 0x24  System Handler Control and State Register             *\/$/;"	m	struct:__anon18
SHP	cmsis/core_cm0.h	/^  __IO uint32_t SHP[2];                       \/*!< Offset: 0x1C  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon18
SMALLGPIO_H_INCLUDED	driver/small_gpio.h	25;"	d
SR	cmsis/LPC11xx.h	/^  __I  uint32_t SR;                     \/*!< Offset: 0x00C Status Registe (R\/ ) *\/$/;"	m	struct:__anon12
SSP0CLKDIV	cmsis/LPC11xx.h	/^  __IO uint32_t SSP0CLKDIV;             \/*!< Offset: 0x094 SSP0 clock divider (R\/W) *\/          $/;"	m	struct:__anon1
SSP0CLKDIV_Val	config/system_LPC11xx.h	170;"	d
SSP0_IRQHandler	driver/ssp.c	/^void SSP0_IRQHandler(void) $/;"	f
SSP0_IRQn	cmsis/LPC11xx.h	/^  SSP0_IRQn                     = 20,       \/*!< SSP0 Interrupt                                   *\/$/;"	e	enum:IRQn
SSP0_SEL	driver/ssp.h	52;"	d
SSP1CLKDIV	cmsis/LPC11xx.h	/^  __IO uint32_t SSP1CLKDIV;             \/*!< Offset: 0x09C SSP1 clock divider (R\/W) *\/          $/;"	m	struct:__anon1
SSP1CLKDIV_Val	config/system_LPC11xx.h	172;"	d
SSP1_IRQHandler	driver/ssp.c	/^void SSP1_IRQHandler(void) $/;"	f
SSP1_IRQn	cmsis/LPC11xx.h	/^  SSP1_IRQn                     = 14,       \/*!< SSP1 Interrupt                                   *\/$/;"	e	enum:IRQn
SSPCR0_DSS	driver/ssp.h	62;"	d
SSPCR0_FRF	driver/ssp.h	63;"	d
SSPCR0_SCR	driver/ssp.h	66;"	d
SSPCR0_SPH	driver/ssp.h	65;"	d
SSPCR0_SPO	driver/ssp.h	64;"	d
SSPCR1_LBM	driver/ssp.h	69;"	d
SSPCR1_MS	driver/ssp.h	71;"	d
SSPCR1_SOD	driver/ssp.h	72;"	d
SSPCR1_SSE	driver/ssp.h	70;"	d
SSPICR_RORIC	driver/ssp.h	93;"	d
SSPICR_RTIC	driver/ssp.h	94;"	d
SSPIMSC_RORIM	driver/ssp.h	75;"	d
SSPIMSC_RTIM	driver/ssp.h	76;"	d
SSPIMSC_RXIM	driver/ssp.h	77;"	d
SSPIMSC_TXIM	driver/ssp.h	78;"	d
SSPMIS_RORMIS	driver/ssp.h	87;"	d
SSPMIS_RTMIS	driver/ssp.h	88;"	d
SSPMIS_RXMIS	driver/ssp.h	89;"	d
SSPMIS_TXMIS	driver/ssp.h	90;"	d
SSPRIS_RORRIS	driver/ssp.h	81;"	d
SSPRIS_RTRIS	driver/ssp.h	82;"	d
SSPRIS_RXRIS	driver/ssp.h	83;"	d
SSPRIS_TXRIS	driver/ssp.h	84;"	d
SSPSR_BSY	driver/ssp.h	59;"	d
SSPSR_RFF	driver/ssp.h	58;"	d
SSPSR_RNE	driver/ssp.h	57;"	d
SSPSR_TFE	driver/ssp.h	55;"	d
SSPSR_TNF	driver/ssp.h	56;"	d
SSP_BUFSIZE	driver/ssp.h	45;"	d
SSP_DEBUG	driver/ssp.h	42;"	d
SSP_IOConfig	driver/ssp.c	/^void SSP_IOConfig( uint8_t portNum )$/;"	f
SSP_Init	driver/ssp.c	/^void SSP_Init( uint8_t portNum )$/;"	f
SSP_Receive	driver/ssp.c	/^void SSP_Receive( uint8_t portNum, uint8_t *buf, uint32_t Length )$/;"	f
SSP_SLAVE	driver/ssp.h	32;"	d
SSP_Send	driver/ssp.c	/^void SSP_Send( uint8_t portNum, uint8_t *buf, uint32_t Length )$/;"	f
STARTAPRP0	cmsis/LPC11xx.h	/^  __IO uint32_t STARTAPRP0;             \/*!< Offset: 0x200 Start logic edge control Register 0 (R\/W) *\/     $/;"	m	struct:__anon1
STARTAPRP1	cmsis/LPC11xx.h	/^  __IO uint32_t STARTAPRP1;             \/*!< Offset: 0x210 Start logic edge control Register 0 (R\/W). (LPC11UXX only) *\/     $/;"	m	struct:__anon1
STARTERP0	cmsis/LPC11xx.h	/^  __IO uint32_t STARTERP0;              \/*!< Offset: 0x204 Start logic signal enable Register 0 (R\/W) *\/      $/;"	m	struct:__anon1
STARTERP1	cmsis/LPC11xx.h	/^  __IO uint32_t STARTERP1;              \/*!< Offset: 0x214 Start logic signal enable Register 0 (R\/W). (LPC11UXX only) *\/      $/;"	m	struct:__anon1
STARTRSRP0CLR	cmsis/LPC11xx.h	/^  __O  uint32_t STARTRSRP0CLR;          \/*!< Offset: 0x208 Start logic reset Register 0  ( \/W) *\/$/;"	m	struct:__anon1
STARTRSRP1CLR	cmsis/LPC11xx.h	/^  __O  uint32_t STARTRSRP1CLR;          \/*!< Offset: 0x218 Start logic reset Register 0  ( \/W). (LPC11UXX only) *\/$/;"	m	struct:__anon1
STARTSRP0	cmsis/LPC11xx.h	/^  __IO uint32_t STARTSRP0;              \/*!< Offset: 0x20C Start logic status Register 0 (R\/W) *\/$/;"	m	struct:__anon1
STARTSRP1	cmsis/LPC11xx.h	/^  __IO uint32_t STARTSRP1;              \/*!< Offset: 0x21C Start logic status Register 0 (R\/W). (LPC11UXX only) *\/$/;"	m	struct:__anon1
STAT	cmsis/LPC11xx.h	/^  __I  uint32_t STAT;                   \/*!< Offset: 0x004 I2C Status Register (R\/ ) *\/$/;"	m	struct:__anon13
STAT	cmsis/LPC11xx.h	/^  __I  uint32_t STAT;                   \/*!< Offset: 0x030       A\/D Status Register (R\/ ) *\/$/;"	m	struct:__anon15
STAT	cmsis/LPC11xx.h	/^  __IO uint32_t STAT;$/;"	m	struct:__anon16
STAT_BOFF	driver/can.h	130;"	d
STAT_EPASS	driver/can.h	128;"	d
STAT_EWARN	driver/can.h	129;"	d
STAT_LEC	driver/can.h	125;"	d
STAT_RXOK	driver/can.h	127;"	d
STAT_TXOK	driver/can.h	126;"	d
STOP_BIT_SAMPLE	driver/lpc_swu.h	66;"	d
SUBDIRS	Debug/sources.mk	/^SUBDIRS := \\$/;"	m
SVCall_Handler	startup/cr_startup_lpc11.c	/^void SVCall_Handler(void)$/;"	f
SVCall_IRQn	cmsis/LPC11xx.h	/^  SVCall_IRQn                   = -5,     \/*!< 11 Cortex-M0 SV Call Interrupt                     *\/$/;"	e	enum:IRQn
SWCLK_PIO0_10	cmsis/LPC11xx.h	/^  __IO uint32_t SWCLK_PIO0_10;          \/*!< Offset: 0x068 I\/O configuration for pin SWCLK\/PIO0_10\/SCK0\/CT16B0_MAT2 (R\/W) *\/$/;"	m	struct:__anon2
SWDIO_PIO1_3	cmsis/LPC11xx.h	/^  __IO uint32_t SWDIO_PIO1_3;           \/*!< Offset: 0x090 I\/O configuration for pin SWDIO\/PIO1_3\/AD4\/CT32B1_MAT2 (R\/W) *\/$/;"	m	struct:__anon2
SYSAHBCLKCTRL	cmsis/LPC11xx.h	/^  __IO uint32_t SYSAHBCLKCTRL;          \/*!< Offset: 0x080 System AHB clock control (R\/W) *\/$/;"	m	struct:__anon1
SYSAHBCLKDIV	cmsis/LPC11xx.h	/^  __IO uint32_t SYSAHBCLKDIV;           \/*!< Offset: 0x078 System AHB clock divider (R\/W) *\/$/;"	m	struct:__anon1
SYSAHBCLKDIV_Val	config/system_LPC11xx.h	168;"	d
SYSCLK_SETUP	config/system_LPC11xx.h	159;"	d
SYSMEMREMAP	cmsis/LPC11xx.h	/^  __IO uint32_t SYSMEMREMAP;            \/*!< Offset: 0x000 System memory remap (R\/W) *\/$/;"	m	struct:__anon1
SYSMEMREMAP_Val	config/system_LPC11xx.h	185;"	d
SYSOSCCTRL	cmsis/LPC11xx.h	/^  __IO uint32_t SYSOSCCTRL;             \/*!< Offset: 0x020 System oscillator control (R\/W) *\/$/;"	m	struct:__anon1
SYSOSCCTRL_Val	config/system_LPC11xx.h	161;"	d
SYSOSC_SETUP	config/system_LPC11xx.h	160;"	d
SYSPLLCLKSEL	cmsis/LPC11xx.h	/^  __IO uint32_t SYSPLLCLKSEL;           \/*!< Offset: 0x040 System PLL clock source select (R\/W) *\/	$/;"	m	struct:__anon1
SYSPLLCLKSEL_Val	config/system_LPC11xx.h	164;"	d
SYSPLLCLKUEN	cmsis/LPC11xx.h	/^  __IO uint32_t SYSPLLCLKUEN;           \/*!< Offset: 0x044 System PLL clock source update enable (R\/W) *\/$/;"	m	struct:__anon1
SYSPLLCTRL	cmsis/LPC11xx.h	/^  __IO uint32_t SYSPLLCTRL;             \/*!< Offset: 0x008 System PLL control (R\/W) *\/$/;"	m	struct:__anon1
SYSPLLCTRL_Val	config/system_LPC11xx.h	166;"	d
SYSPLLSTAT	cmsis/LPC11xx.h	/^  __IO uint32_t SYSPLLSTAT;             \/*!< Offset: 0x00C System PLL status (R\/W ) *\/$/;"	m	struct:__anon1
SYSPLL_SETUP	config/system_LPC11xx.h	165;"	d
SYSRSTSTAT	cmsis/LPC11xx.h	/^  __IO uint32_t SYSRSTSTAT;             \/*!< Offset: 0x030 System reset status Register (R\/ ) *\/$/;"	m	struct:__anon1
SYSTCKCAL	cmsis/LPC11xx.h	/^  __IO uint32_t SYSTCKCAL;              \/*!< Offset: 0x154 System tick counter calibration (R\/W) *\/$/;"	m	struct:__anon1
SYSTICKCLKDIV	cmsis/LPC11xx.h	/^  __IO uint32_t SYSTICKCLKDIV;          \/*!< Offset: 0x0B0 SYSTICK clock divider (R\/W) *\/          $/;"	m	struct:__anon1
S_SRCS	Debug/sources.mk	/^S_SRCS := $/;"	m
S_UPPER_SRCS	Debug/sources.mk	/^S_UPPER_SRCS := $/;"	m
SetGPIOBit	driver/small_gpio.h	56;"	d
SetGPIOBits	driver/small_gpio.h	52;"	d
SetGPIOIn	driver/small_gpio.h	50;"	d
SetGPIOOut	driver/small_gpio.h	49;"	d
SetIOCON	driver/small_gpio.h	40;"	d
SetupGPIO	driver/small_gpio.h	43;"	d
SysTick	cmsis/core_cm0.h	351;"	d
SysTick_BASE	cmsis/core_cm0.h	346;"	d
SysTick_CALIB_NOREF_Msk	cmsis/core_cm0.h	268;"	d
SysTick_CALIB_NOREF_Pos	cmsis/core_cm0.h	267;"	d
SysTick_CALIB_SKEW_Msk	cmsis/core_cm0.h	271;"	d
SysTick_CALIB_SKEW_Pos	cmsis/core_cm0.h	270;"	d
SysTick_CALIB_TENMS_Msk	cmsis/core_cm0.h	274;"	d
SysTick_CALIB_TENMS_Pos	cmsis/core_cm0.h	273;"	d
SysTick_CTRL_CLKSOURCE_Msk	cmsis/core_cm0.h	250;"	d
SysTick_CTRL_CLKSOURCE_Pos	cmsis/core_cm0.h	249;"	d
SysTick_CTRL_COUNTFLAG_Msk	cmsis/core_cm0.h	247;"	d
SysTick_CTRL_COUNTFLAG_Pos	cmsis/core_cm0.h	246;"	d
SysTick_CTRL_ENABLE_Msk	cmsis/core_cm0.h	256;"	d
SysTick_CTRL_ENABLE_Pos	cmsis/core_cm0.h	255;"	d
SysTick_CTRL_TICKINT_Msk	cmsis/core_cm0.h	253;"	d
SysTick_CTRL_TICKINT_Pos	cmsis/core_cm0.h	252;"	d
SysTick_Config	cmsis/core_cm0.h	/^static __INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Handler	startup/cr_startup_lpc11.c	/^void SysTick_Handler(void)$/;"	f
SysTick_IRQn	cmsis/LPC11xx.h	/^  SysTick_IRQn                  = -1,     \/*!< 15 Cortex-M0 System Tick Interrupt                 *\/$/;"	e	enum:IRQn
SysTick_LOAD_RELOAD_Msk	cmsis/core_cm0.h	260;"	d
SysTick_LOAD_RELOAD_Pos	cmsis/core_cm0.h	259;"	d
SysTick_Type	cmsis/core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon19
SysTick_VAL_CURRENT_Msk	cmsis/core_cm0.h	264;"	d
SysTick_VAL_CURRENT_Pos	cmsis/core_cm0.h	263;"	d
SystemCoreClock	cmsis/system_LPC11xx.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK;\/*!< System Clock Frequency (Core Clock)*\/$/;"	v
SystemCoreClockUpdate	cmsis/system_LPC11xx.c	/^void SystemCoreClockUpdate (void)            \/* Get Core Clock Frequency      *\/$/;"	f
SystemInit	cmsis/system_LPC11xx.c	/^void SystemInit (void)$/;"	f
TC	cmsis/LPC11xx.h	/^  __IO uint32_t TC;                     \/*!< Offset: 0x004 Watchdog timer constant register (R\/W) *\/$/;"	m	struct:__anon14
TC	cmsis/LPC11xx.h	/^  __IO uint32_t TC;                     \/*!< Offset: 0x008 Timer Counter Register (R\/W) *\/$/;"	m	struct:__anon7
TCR	cmsis/LPC11xx.h	/^  __IO uint32_t TCR;                    \/*!< Offset: 0x004 Timer Control Register (R\/W) *\/$/;"	m	struct:__anon7
TER	cmsis/LPC11xx.h	/^  __IO uint32_t  TER;                   \/*!< Offset: 0x030 Transmit Enable Register (R\/W) *\/$/;"	m	struct:__anon8
TEST	cmsis/LPC11xx.h	/^  __IO uint32_t TEST;$/;"	m	struct:__anon16
TEST_TIMER_NUM	driver/lpc_swu.h	49;"	d
THR	cmsis/LPC11xx.h	/^  __O  uint32_t  THR;                   \/*!< Offset: 0x000 Transmit Holding Register ( \/W) *\/$/;"	m	union:__anon8::__anon9
TIMER16_0_IRQHandler	driver/timer16.c	/^void TIMER16_0_IRQHandler(void)$/;"	f
TIMER16_1_IRQHandler	driver/timer16.c	/^void TIMER16_1_IRQHandler(void)$/;"	f
TIMER32_0_IRQHandler	driver/timer32.c	/^void TIMER32_0_IRQHandler(void)$/;"	f
TIMER32_1_IRQHandler	driver/timer32.c	/^void TIMER32_1_IRQHandler(void)$/;"	f
TIMER_16_0_IRQn	cmsis/LPC11xx.h	/^  TIMER_16_0_IRQn               = 16,       \/*!< 16-bit Timer0 Interrupt                          *\/$/;"	e	enum:IRQn
TIMER_16_1_IRQn	cmsis/LPC11xx.h	/^  TIMER_16_1_IRQn               = 17,       \/*!< 16-bit Timer1 Interrupt                          *\/$/;"	e	enum:IRQn
TIMER_32_0_IRQn	cmsis/LPC11xx.h	/^  TIMER_32_0_IRQn               = 18,       \/*!< 32-bit Timer0 Interrupt                          *\/$/;"	e	enum:IRQn
TIMER_32_1_IRQn	cmsis/LPC11xx.h	/^  TIMER_32_1_IRQn               = 19,       \/*!< 32-bit Timer1 Interrupt                          *\/$/;"	e	enum:IRQn
TIMER_CLOCKFREQ	driver/timer16.h	27;"	d
TIMER_MATCH	driver/timer16.h	39;"	d
TIMER_MATCH	driver/timer32.h	26;"	d
TIME_INTERVAL	driver/timer32.h	38;"	d
TIME_INTERVALmS	driver/timer16.h	36;"	d
TRANSMIT_ONLY	driver/can.h	41;"	d
TREQ	driver/can.h	135;"	d
TRUE	driver/type.h	43;"	d
TV	cmsis/LPC11xx.h	/^  __I  uint32_t TV;                     \/*!< Offset: 0x00C Watchdog timer value register (R) *\/$/;"	m	struct:__anon14
TXBUFF_LEN	driver/lpc_swu.h	50;"	d
TXIE	driver/can.h	157;"	d
TXREQ1	cmsis/LPC11xx.h	/^  __I  uint32_t TXREQ1;				\/* 0x100 *\/$/;"	m	struct:__anon16
TXREQ2	cmsis/LPC11xx.h	/^  __I  uint32_t TXREQ2;$/;"	m	struct:__anon16
TXRQ	driver/can.h	160;"	d
TX_ACTIVE	driver/lpc_swu.c	71;"	d	file:
TX_EXT_MSG_ID	driver/can.h	68;"	d
TX_INTERRUPT	driver/uart.h	17;"	d
TX_MSG_ID	driver/can.h	67;"	d
TX_RX_ONLY	driver/ssp.h	33;"	d
ToggleGPIOBit	driver/small_gpio.h	58;"	d
ToggleGPIOBits	driver/small_gpio.h	54;"	d
UART0TxEmpty	driver/rs485.c	/^volatile uint8_t  UART0TxEmpty = 1;$/;"	v
UARTBuffer	driver/rs485.c	/^volatile uint8_t  UARTBuffer[BUFSIZE];$/;"	v
UARTBuffer	driver/uart.c	/^volatile uint8_t  UARTBuffer[BUFSIZE];$/;"	v
UARTCLKDIV	cmsis/LPC11xx.h	/^  __IO uint32_t UARTCLKDIV;             \/*!< Offset: 0x098 UART clock divider (R\/W) *\/$/;"	m	struct:__anon1
UARTCLKDIV_Val	config/system_LPC11xx.h	171;"	d
UARTCount	driver/rs485.c	/^volatile uint32_t UARTCount = 0;$/;"	v
UARTCount	driver/uart.c	/^volatile uint32_t UARTCount = 0;$/;"	v
UARTInit	driver/uart.c	/^void UARTInit(uint32_t baudrate)$/;"	f
UARTSend	driver/uart.c	/^void UARTSend(uint8_t *BufferPtr, uint32_t Length)$/;"	f
UARTStatus	driver/rs485.c	/^volatile uint32_t UARTStatus;$/;"	v
UARTStatus	driver/uart.c	/^volatile uint32_t UARTStatus;$/;"	v
UARTTxEmpty	driver/uart.c	/^volatile uint8_t  UARTTxEmpty = 1;$/;"	v
UART_IRQHandler	driver/rs485.c	/^void UART_IRQHandler(void)$/;"	f
UART_IRQHandler	driver/uart.c	/^void UART_IRQHandler(void)$/;"	f
UART_IRQn	cmsis/LPC11xx.h	/^  UART_IRQn                     = 21,       \/*!< UART Interrupt                                   *\/$/;"	e	enum:IRQn
UMSK	driver/can.h	156;"	d
USB	driver/rom_drivers.h	/^	}USB;$/;"	t	typeref:struct:_USB
USER_OBJS	Debug/objects.mk	/^USER_OBJS :=$/;"	m
USE_CS	driver/ssp.h	41;"	d
USE_DEFAULT_BIT_TIMING	driver/can.h	51;"	d
VAL	cmsis/core_cm0.h	/^  __IO uint32_t VAL;                          \/*!< Offset: 0x08  SysTick Current Value Register      *\/$/;"	m	struct:__anon19
VOUTCFGPROT	cmsis/LPC11xx.h	/^  __O  uint32_t VOUTCFGPROT;            \/*!< Offset: 0x3D0 Voltage Output Configuration Protection Register (W) *\/$/;"	m	struct:__anon1
WAKEUP0_IRQn	cmsis/LPC11xx.h	/^  WAKEUP0_IRQn                  = 0,        \/*!< All I\/O pins can be used as wakeup source.       *\/$/;"	e	enum:IRQn
WAKEUP10_IRQn	cmsis/LPC11xx.h	/^  WAKEUP10_IRQn                 = 10,       $/;"	e	enum:IRQn
WAKEUP11_IRQn	cmsis/LPC11xx.h	/^  WAKEUP11_IRQn                 = 11,       $/;"	e	enum:IRQn
WAKEUP12_IRQn	cmsis/LPC11xx.h	/^  WAKEUP12_IRQn                 = 12,       $/;"	e	enum:IRQn
WAKEUP1_IRQn	cmsis/LPC11xx.h	/^  WAKEUP1_IRQn                  = 1,        \/*!< There are 13 pins in total for LPC11xx           *\/$/;"	e	enum:IRQn
WAKEUP2_IRQn	cmsis/LPC11xx.h	/^  WAKEUP2_IRQn                  = 2,$/;"	e	enum:IRQn
WAKEUP3_IRQn	cmsis/LPC11xx.h	/^  WAKEUP3_IRQn                  = 3,$/;"	e	enum:IRQn
WAKEUP4_IRQn	cmsis/LPC11xx.h	/^  WAKEUP4_IRQn                  = 4,   $/;"	e	enum:IRQn
WAKEUP5_IRQn	cmsis/LPC11xx.h	/^  WAKEUP5_IRQn                  = 5,        $/;"	e	enum:IRQn
WAKEUP6_IRQn	cmsis/LPC11xx.h	/^  WAKEUP6_IRQn                  = 6,        $/;"	e	enum:IRQn
WAKEUP7_IRQn	cmsis/LPC11xx.h	/^  WAKEUP7_IRQn                  = 7,        $/;"	e	enum:IRQn
WAKEUP8_IRQn	cmsis/LPC11xx.h	/^  WAKEUP8_IRQn                  = 8,        $/;"	e	enum:IRQn
WAKEUP9_IRQn	cmsis/LPC11xx.h	/^  WAKEUP9_IRQn                  = 9,        $/;"	e	enum:IRQn
WARNINT	cmsis/LPC11xx.h	/^  __IO uint32_t WARNINT;				\/*!< Offset: 0x014 Watchdog timer warning int. register (R\/W) *\/$/;"	m	struct:__anon14
WATCHDOG_RESET	driver/wdt.h	36;"	d
WDEN	driver/wdt.h	24;"	d
WDINT	driver/wdt.h	27;"	d
WDPROTECT	driver/wdt.h	28;"	d
WDRESET	driver/wdt.h	25;"	d
WDTCLKDIV	cmsis/LPC11xx.h	/^  __IO uint32_t WDTCLKDIV;              \/*!< Offset: 0x0D8 WDT clock divider (R\/W) *\/$/;"	m	struct:__anon1
WDTCLKSEL	cmsis/LPC11xx.h	/^  __IO uint32_t WDTCLKSEL;              \/*!< Offset: 0x0D0 WDT clock source select (R\/W) *\/$/;"	m	struct:__anon1
WDTCLKUEN	cmsis/LPC11xx.h	/^  __IO uint32_t WDTCLKUEN;              \/*!< Offset: 0x0D4 WDT clock source update enable (R\/W) *\/$/;"	m	struct:__anon1
WDTCLK_SRC_IRC_OSC	driver/clkconfig.h	24;"	d
WDTCLK_SRC_MAIN_CLK	driver/clkconfig.h	25;"	d
WDTCLK_SRC_WDT_OSC	driver/clkconfig.h	26;"	d
WDTFeed	driver/wdt.c	/^void WDTFeed( void )$/;"	f
WDTInit	driver/wdt.c	/^void WDTInit( void )$/;"	f
WDTOF	driver/wdt.h	26;"	d
WDTOSCCTRL	cmsis/LPC11xx.h	/^  __IO uint32_t WDTOSCCTRL;             \/*!< Offset: 0x024 Watchdog oscillator control (R\/W) *\/$/;"	m	struct:__anon1
WDTOSCCTRL_Val	config/system_LPC11xx.h	163;"	d
WDTOSC_SETUP	config/system_LPC11xx.h	162;"	d
WDT_CLK_Setup	driver/clkconfig.c	/^void WDT_CLK_Setup ( uint32_t clksrc )$/;"	f
WDT_FEED_VALUE	driver/wdt.h	31;"	d
WDT_IRQHandler	driver/wdt.c	/^void WDT_IRQHandler(void)$/;"	f
WDT_IRQn	cmsis/LPC11xx.h	/^  WDT_IRQn                      = 25,       \/*!< Watchdog timer Interrupt                         *\/  $/;"	e	enum:IRQn
WEAK	startup/cr_startup_lpc11.c	43;"	d	file:
WINDOW	cmsis/LPC11xx.h	/^  __IO uint32_t WINDOW;					\/*!< Offset: 0x018 Watchdog timer window value register (R\/W) *\/$/;"	m	struct:__anon14
WINDOW_MODE	driver/wdt.h	34;"	d
WR	driver/can.h	140;"	d
WRDI	driver/ssp.h	98;"	d
WREN	driver/ssp.h	97;"	d
WRITE	driver/ssp.h	102;"	d
WRSR	driver/ssp.h	100;"	d
WrIndex	driver/i2c.c	/^volatile uint32_t WrIndex = 0;$/;"	v
WrIndex	driver/i2cslave.c	/^volatile uint32_t WrIndex = 0;$/;"	v
_BIT_SHIFT	cmsis/core_cm0.h	786;"	d
_CAND	driver/rom_driver_CAN.h	/^typedef	struct _CAND {$/;"	s
_CAN_CALLBACKS	driver/rom_driver_CAN.h	/^typedef	struct _CAN_CALLBACKS {$/;"	s
_CAN_CANOPENCFG	driver/rom_driver_CAN.h	/^typedef struct _CAN_CANOPENCFG {$/;"	s
_CAN_MSG_OBJ	driver/rom_driver_CAN.h	/^typedef struct _CAN_MSG_OBJ {$/;"	s
_CAN_ODCONSTENTRY	driver/rom_driver_CAN.h	/^typedef struct _CAN_ODCONSTENTRY {$/;"	s
_CAN_ODENTRY	driver/rom_driver_CAN.h	/^typedef struct _CAN_ODENTRY {$/;"	s
_CRP_H_INCLUDED_	driver/crp.h	21;"	d
_IP_IDX	cmsis/core_cm0.h	788;"	d
_PWRD	driver/rom_drivers.h	/^typedef	struct _PWRD {$/;"	s
_ROM	driver/rom_drivers.h	/^typedef	struct _ROM {$/;"	s
_SHP_IDX	cmsis/core_cm0.h	787;"	d
_USB	driver/rom_drivers.h	/^	typedef	struct _USB {$/;"	s
__ADC_H	driver/adc.h	21;"	d
__ASM	cmsis/core_cm0.c	30;"	d	file:
__ASM	cmsis/core_cm0.c	34;"	d	file:
__ASM	cmsis/core_cm0.c	38;"	d	file:
__ASM	cmsis/core_cm0.c	42;"	d	file:
__ASM	cmsis/core_cm0.h	363;"	d
__ASM	cmsis/core_cm0.h	367;"	d
__ASM	cmsis/core_cm0.h	371;"	d
__ASM	cmsis/core_cm0.h	375;"	d
__CAN_H__	driver/can.h	21;"	d
__CLKCONFIG_H	driver/clkconfig.h	21;"	d
__CM0_CMSIS_VERSION	cmsis/core_cm0.h	53;"	d
__CM0_CMSIS_VERSION_MAIN	cmsis/core_cm0.h	51;"	d
__CM0_CMSIS_VERSION_SUB	cmsis/core_cm0.h	52;"	d
__CM0_CORE_H__	cmsis/core_cm0.h	27;"	d
__CORTEX_M	cmsis/core_cm0.h	55;"	d
__DIVSEL	cmsis/system_LPC11xx.c	97;"	d	file:
__DMB	cmsis/core_cm0.h	/^static __INLINE void __DMB()                      { __ASM volatile ("dmb"); }$/;"	f
__DMB	cmsis/core_cm0.h	395;"	d
__DSB	cmsis/core_cm0.h	/^static __INLINE void __DSB()                      { __ASM volatile ("dsb"); }$/;"	f
__DSB	cmsis/core_cm0.h	394;"	d
__FREQSEL	cmsis/system_LPC11xx.c	96;"	d	file:
__GPIO_H	driver/gpio.h	21;"	d
__I	cmsis/core_cm0.h	78;"	d
__I	cmsis/core_cm0.h	80;"	d
__I2C_H	driver/i2c.h	21;"	d
__I2C_H	driver/i2cslave.h	12;"	d
__INLINE	cmsis/core_cm0.c	31;"	d	file:
__INLINE	cmsis/core_cm0.c	35;"	d	file:
__INLINE	cmsis/core_cm0.c	39;"	d	file:
__INLINE	cmsis/core_cm0.c	43;"	d	file:
__INLINE	cmsis/core_cm0.h	364;"	d
__INLINE	cmsis/core_cm0.h	368;"	d
__INLINE	cmsis/core_cm0.h	372;"	d
__INLINE	cmsis/core_cm0.h	376;"	d
__IO	cmsis/core_cm0.h	83;"	d
__IRC_OSC_CLK	cmsis/system_LPC11xx.c	93;"	d	file:
__ISB	cmsis/core_cm0.h	/^static __INLINE void __ISB()                      { __ASM volatile ("isb"); }$/;"	f
__ISB	cmsis/core_cm0.h	393;"	d
__LPC11xx_H__	cmsis/LPC11xx.h	22;"	d
__MAIN_CLOCK	cmsis/system_LPC11xx.c	158;"	d	file:
__MAIN_CLOCK	cmsis/system_LPC11xx.c	160;"	d	file:
__MAIN_CLOCK	cmsis/system_LPC11xx.c	162;"	d	file:
__MAIN_CLOCK	cmsis/system_LPC11xx.c	164;"	d	file:
__MAIN_CLOCK	cmsis/system_LPC11xx.c	166;"	d	file:
__MPU_PRESENT	cmsis/LPC11xx.h	102;"	d
__NOP	cmsis/core_cm0.h	/^static __INLINE void __NOP()                      { __ASM volatile ("nop"); }$/;"	f
__NOP	cmsis/core_cm0.h	389;"	d
__NOP	cmsis/core_cm0.h	569;"	d
__NVIC_PRIO_BITS	cmsis/LPC11xx.h	103;"	d
__NVIC_PRIO_BITS	cmsis/core_cm0.h	65;"	d
__O	cmsis/core_cm0.h	82;"	d
__REV	cmsis/core_cm0.c	/^uint32_t __REV(uint32_t value)$/;"	f
__REV	cmsis/core_cm0.h	396;"	d
__REV16	cmsis/core_cm0.c	/^__ASM uint32_t __REV16(uint16_t value)$/;"	f
__REV16	cmsis/core_cm0.c	/^uint32_t __REV16(uint16_t value)$/;"	f
__REVSH	cmsis/core_cm0.c	/^__ASM int32_t __REVSH(int16_t value)$/;"	f
__REVSH	cmsis/core_cm0.c	/^int32_t __REVSH(int16_t value)$/;"	f
__ROM_DRIVER_CAN_H__	driver/rom_driver_CAN.h	21;"	d
__RS485_H	driver/rs485.h	22;"	d
__SEV	cmsis/core_cm0.h	/^static __INLINE  void __SEV()                     { __ASM ("sev"); }$/;"	f
__SEV	cmsis/core_cm0.h	/^static __INLINE void __SEV()                      { __ASM volatile ("sev"); }$/;"	f
__SEV	cmsis/core_cm0.h	392;"	d
__SOFT_UART_H	driver/lpc_swu.h	24;"	d
__SSP_H__	driver/ssp.h	21;"	d
__SYSTEM_CLOCK	cmsis/system_LPC11xx.c	169;"	d	file:
__SYSTEM_CLOCK	cmsis/system_LPC11xx.c	173;"	d	file:
__SYSTEM_CLOCK	cmsis/system_LPC11xx.c	175;"	d	file:
__SYSTEM_CLOCK	cmsis/system_LPC11xx.c	180;"	d	file:
__SYSTEM_LPC11xx_H	config/system_LPC11xx.h	29;"	d
__SYS_OSC_CLK	cmsis/system_LPC11xx.c	92;"	d	file:
__SYS_PLLCLKIN	cmsis/system_LPC11xx.c	141;"	d	file:
__SYS_PLLCLKIN	cmsis/system_LPC11xx.c	143;"	d	file:
__SYS_PLLCLKIN	cmsis/system_LPC11xx.c	145;"	d	file:
__SYS_PLLCLKIN	cmsis/system_LPC11xx.c	147;"	d	file:
__SYS_PLLCLKOUT	cmsis/system_LPC11xx.c	151;"	d	file:
__SYS_PLLCLKOUT	cmsis/system_LPC11xx.c	153;"	d	file:
__TIMER16_H	driver/timer16.h	23;"	d
__TIMER32_H	driver/timer32.h	22;"	d
__TYPE_H__	driver/type.h	13;"	d
__UART_H	driver/uart.h	12;"	d
__Vendor_SysTickConfig	cmsis/LPC11xx.h	104;"	d
__WDT_H	driver/wdt.h	21;"	d
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	103;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	105;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	107;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	109;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	111;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	113;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	115;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	117;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	119;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	121;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	123;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	125;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	127;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	129;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	131;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	133;"	d	file:
__WDT_OSC_CLK	cmsis/system_LPC11xx.c	136;"	d	file:
__WFE	cmsis/core_cm0.h	/^static __INLINE  void __WFE()                     { __ASM ("wfe"); }$/;"	f
__WFE	cmsis/core_cm0.h	/^static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }$/;"	f
__WFE	cmsis/core_cm0.h	391;"	d
__WFI	cmsis/core_cm0.h	/^static __INLINE  void __WFI()                     { __ASM ("wfi"); }$/;"	f
__WFI	cmsis/core_cm0.h	/^static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }$/;"	f
__WFI	cmsis/core_cm0.h	390;"	d
__XTAL	cmsis/system_LPC11xx.c	91;"	d	file:
__disable_fault_irq	cmsis/core_cm0.h	/^static __INLINE void __disable_fault_irq()        { __ASM ("cpsid f"); }$/;"	f
__disable_fault_irq	cmsis/core_cm0.h	/^static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }$/;"	f
__disable_fault_irq	cmsis/core_cm0.h	387;"	d
__disable_irq	cmsis/core_cm0.h	/^static __INLINE void __disable_irq()              { __ASM volatile ("cpsid i"); }$/;"	f
__disable_irq	cmsis/core_cm0.h	564;"	d
__enable_fault_irq	cmsis/core_cm0.h	/^static __INLINE void __enable_fault_irq()         { __ASM ("cpsie f"); }$/;"	f
__enable_fault_irq	cmsis/core_cm0.h	/^static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }$/;"	f
__enable_fault_irq	cmsis/core_cm0.h	386;"	d
__enable_irq	cmsis/core_cm0.h	/^static __INLINE void __enable_irq()               { __ASM volatile ("cpsie i"); }$/;"	f
__enable_irq	cmsis/core_cm0.h	563;"	d
__get_CONTROL	cmsis/core_cm0.c	/^__ASM uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	cmsis/core_cm0.c	/^uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	cmsis/core_cm0.h	/^static __INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_MSP	cmsis/core_cm0.c	/^__ASM uint32_t __get_MSP(void)$/;"	f
__get_MSP	cmsis/core_cm0.c	/^uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	cmsis/core_cm0.c	/^__ASM uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	cmsis/core_cm0.c	/^uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	cmsis/core_cm0.h	/^static __INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	cmsis/core_cm0.c	/^__ASM uint32_t __get_PSP(void)$/;"	f
__get_PSP	cmsis/core_cm0.c	/^uint32_t __get_PSP(void)$/;"	f
__set_CONTROL	cmsis/core_cm0.c	/^__ASM void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	cmsis/core_cm0.c	/^void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	cmsis/core_cm0.h	/^static __INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_MSP	cmsis/core_cm0.c	/^__ASM void __set_MSP(uint32_t mainStackPointer)$/;"	f
__set_MSP	cmsis/core_cm0.c	/^void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	cmsis/core_cm0.c	/^__ASM void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	cmsis/core_cm0.c	/^void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	cmsis/core_cm0.h	/^static __INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	cmsis/core_cm0.c	/^__ASM void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	cmsis/core_cm0.c	/^void __set_PSP(uint32_t topOfProcStack)$/;"	f
_debug_getstr	driver/debug_printf.c	/^char *_debug_getstr(int *len)$/;"	f
_debug_getstr	driver/debug_printf.h	/^static inline char *_debug_getstr(int *len)$/;"	f
_debug_printf	driver/debug_printf.c	/^void _debug_printf(const char *format, ...)$/;"	f
_debug_printf_flush	driver/debug_printf.c	/^int _debug_printf_flush()$/;"	f
_debug_putchar	driver/debug_printf.c	/^int _debug_putchar(char c)$/;"	f
_debug_puts	driver/debug_printf.c	/^void _debug_puts(const char *s)$/;"	f
can_buff	driver/can.c	/^message_object can_buff[MSG_OBJ_MAX];$/;"	v
can_receive	driver/rom_driver_CAN.h	/^  uint8_t (*can_receive)(CAN_MSG_OBJ * msg_obj);$/;"	m	struct:_CAND
can_transmit	driver/rom_driver_CAN.h	/^  void (*can_transmit)(CAN_MSG_OBJ * msg_obj);$/;"	m	struct:_CAND
canopen_handler	driver/rom_driver_CAN.h	/^  void (*canopen_handler)(void);$/;"	m	struct:_CAND
channel_flag	driver/adc.c	/^volatile uint32_t channel_flag = 0; $/;"	v
char_end_index	driver/lpc_swu.c	/^static volatile unsigned char last_edge_index, char_end_index; \/\/last two events index$/;"	v	file:
cnt	driver/lpc_swu.c	/^static volatile unsigned char swu_bit, cnt, cnt_bits, swu_rx_chr_fe;$/;"	v	file:
cnt_bits	driver/lpc_swu.c	/^static volatile unsigned char swu_bit, cnt, cnt_bits, swu_rx_chr_fe;$/;"	v	file:
cnt_edges	driver/lpc_swu.c	/^static volatile unsigned char cnt_edges; \/\/no of char edges$/;"	v	file:
config_calb	driver/rom_driver_CAN.h	/^  void (*config_calb)(CAN_CALLBACKS * callback_cfg);$/;"	m	struct:_CAND
config_canopen	driver/rom_driver_CAN.h	/^  void (*config_canopen)(CAN_CANOPENCFG * canopen_cfg);$/;"	m	struct:_CAND
config_rxmsgobj	driver/rom_driver_CAN.h	/^  void (*config_rxmsgobj)(CAN_MSG_OBJ * msg_obj);$/;"	m	struct:_CAND
connect	driver/rom_drivers.h	/^	  void (*connect)(BOOL  con);$/;"	m	struct:_USB
data	driver/can.h	/^    uint32_t	data[4];$/;"	m	struct:__anon22
data	driver/rom_driver_CAN.h	/^  uint8_t   data[8];$/;"	m	struct:_CAN_MSG_OBJ
debug_buf_read_index	driver/debug_printf.c	/^static uint8_t debug_buf_read_index, debug_buf_write_index;$/;"	v	file:
debug_buf_write_index	driver/debug_printf.c	/^static uint8_t debug_buf_read_index, debug_buf_write_index;$/;"	v	file:
debug_getchar	driver/debug_printf.h	34;"	d
debug_getchar	driver/debug_printf.h	49;"	d
debug_getstr	driver/debug_printf.h	43;"	d
debug_getstr	driver/debug_printf.h	50;"	d
debug_printf	driver/debug_printf.h	31;"	d
debug_printf	driver/debug_printf.h	46;"	d
debug_printf_flush	driver/debug_printf.h	32;"	d
debug_printf_flush	driver/debug_printf.h	47;"	d
debug_putchar	driver/debug_printf.h	33;"	d
debug_putchar	driver/debug_printf.h	48;"	d
debug_puts	driver/debug_printf.h	35;"	d
debug_puts	driver/debug_printf.h	51;"	d
debug_read_buf	driver/debug_printf.c	/^static char debug_read_buf[DEBUG_INPUT_BUFFER_SIZE];$/;"	v	file:
debug_write_buf	driver/debug_printf.c	/^static char debug_write_buf[DEBUG_OUTPUT_BUFFER_SIZE];$/;"	v	file:
delay32Ms	driver/timer32.c	/^void delay32Ms(uint8_t timer_num, uint32_t delayInMs)$/;"	f
delayMs	driver/timer16.c	/^void delayMs(uint8_t timer_num, uint32_t delayInMs)$/;"	f
disable_timer16	driver/timer16.c	/^void disable_timer16(uint8_t timer_num)$/;"	f
disable_timer32	driver/timer32.c	/^void disable_timer32(uint8_t timer_num)$/;"	f
dlc	driver/can.h	/^    uint32_t 	dlc;$/;"	m	struct:__anon22
dlc	driver/rom_driver_CAN.h	/^  uint8_t   dlc;$/;"	m	struct:_CAN_MSG_OBJ
edge	driver/lpc_swu.c	/^static volatile unsigned long int edge[11]; \/\/array of edges$/;"	v	file:
edge_current	driver/lpc_swu.c	/^static volatile signed long int edge_last, edge_sample, edge_current, edge_stop;$/;"	v	file:
edge_index	driver/lpc_swu.c	/^static volatile unsigned char edge_index; \/\/edge index for output$/;"	v	file:
edge_last	driver/lpc_swu.c	/^static volatile signed long int edge_last, edge_sample, edge_current, edge_stop;$/;"	v	file:
edge_sample	driver/lpc_swu.c	/^static volatile signed long int edge_last, edge_sample, edge_current, edge_stop;$/;"	v	file:
edge_stop	driver/lpc_swu.c	/^static volatile signed long int edge_last, edge_sample, edge_current, edge_stop;$/;"	v	file:
enable_timer16	driver/timer16.c	/^void enable_timer16(uint8_t timer_num)$/;"	f
enable_timer32	driver/timer32.c	/^void enable_timer32(uint8_t timer_num)$/;"	f
entrytype_len	driver/rom_driver_CAN.h	/^  uint8_t  entrytype_len;$/;"	m	struct:_CAN_ODENTRY
fclose	driver/debug_printf.c	/^volatile int fseek, fclose;$/;"	v
fmessage-length	Debug/cmsis/subdir.mk	/^	arm-none-eabi-gcc -D__REDLIB__ -D__USE_CMSIS -DDEBUG -D__CODE_RED -I..\/cmsis -I..\/config -I..\/driver -O0 -Os -g3 -Wall -c -fmessage-length=0 -fno-builtin -ffunction-sections -fdata-sections -mcpu=cortex-m0 -mthumb -D__REDLIB__ -specs=redlib.specs -MMD -MP -MF"$(@:%.o=%.d)" -MT"cmsis\/core_cm0.d" -o "$@" "$<"$/;"	m
fmessage-length	Debug/cmsis/subdir.mk	/^	arm-none-eabi-gcc -D__REDLIB__ -D__USE_CMSIS -DDEBUG -D__CODE_RED -I..\/cmsis -I..\/config -I..\/driver -O0 -Os -g3 -Wall -c -fmessage-length=0 -fno-builtin -ffunction-sections -fdata-sections -mcpu=cortex-m0 -mthumb -D__REDLIB__ -specs=redlib.specs -MMD -MP -MF"$(@:%.o=%.d)" -MT"cmsis\/system_LPC11xx.d" -o "$@" "$<"$/;"	m
fseek	driver/debug_printf.c	/^volatile int fseek, fclose;$/;"	v
g_pfnVectors	startup/cr_startup_lpc11.c	/^void (* const g_pfnVectors[])(void) = {$/;"	v
garbageCount	driver/rs485.c	/^volatile uint32_t garbageCount = 0;$/;"	v
gpio0_counter	driver/gpio.c	/^volatile uint32_t gpio0_counter = 0;$/;"	v
gpio1_counter	driver/gpio.c	/^volatile uint32_t gpio1_counter = 0;$/;"	v
gpio2_counter	driver/gpio.c	/^volatile uint32_t gpio2_counter = 0;$/;"	v
gpio3_counter	driver/gpio.c	/^volatile uint32_t gpio3_counter = 0;$/;"	v
id	driver/can.h	/^    uint32_t	id;$/;"	m	struct:__anon22
index	driver/rom_driver_CAN.h	/^  uint16_t index;$/;"	m	struct:_CAN_ODCONSTENTRY
index	driver/rom_driver_CAN.h	/^  uint16_t index;$/;"	m	struct:_CAN_ODENTRY
init	driver/rom_drivers.h	/^	  void (*init)( USB_DEV_INFO * DevInfoPtr ); $/;"	m	struct:_USB
init_can	driver/rom_driver_CAN.h	/^  void (*init_can)(uint32_t * can_cfg, uint8_t isr_ena);$/;"	m	struct:_CAND
init_clk_pins	driver/rom_drivers.h	/^	  void (*init_clk_pins)(void);$/;"	m	struct:_USB
init_timer16	driver/timer16.c	/^void init_timer16(uint8_t timer_num, uint16_t TimerInterval)$/;"	f
init_timer16PWM	driver/timer16.c	/^void init_timer16PWM(uint8_t timer_num, uint32_t period, uint8_t match_enable, uint8_t cap_enabled)$/;"	f
init_timer32	driver/timer32.c	/^void init_timer32(uint8_t timer_num, uint32_t TimerInterval) $/;"	f
init_timer32PWM	driver/timer32.c	/^void init_timer32PWM(uint8_t timer_num, uint32_t period, uint8_t match_enable)$/;"	f
int16_t	driver/type.h	/^typedef   signed short     int int16_t;$/;"	t
int32_t	driver/type.h	/^typedef   signed           int int32_t;$/;"	t
int64_t	driver/type.h	/^typedef   signed       __int64 int64_t;$/;"	t
int8_t	driver/type.h	/^typedef   signed          char int8_t;$/;"	t
interruptOverRunStat0	driver/ssp.c	/^volatile uint32_t interruptOverRunStat0 = 0;$/;"	v
interruptOverRunStat1	driver/ssp.c	/^volatile uint32_t interruptOverRunStat1 = 0;$/;"	v
interruptRxStat0	driver/ssp.c	/^volatile uint32_t interruptRxStat0 = 0;$/;"	v
interruptRxStat1	driver/ssp.c	/^volatile uint32_t interruptRxStat1 = 0;$/;"	v
interruptRxTimeoutStat0	driver/ssp.c	/^volatile uint32_t interruptRxTimeoutStat0 = 0;$/;"	v
interruptRxTimeoutStat1	driver/ssp.c	/^volatile uint32_t interruptRxTimeoutStat1 = 0;$/;"	v
isr	driver/rom_driver_CAN.h	/^  void (*isr)(void);$/;"	m	struct:_CAND
isr	driver/rom_drivers.h	/^	  void (*isr)(void);$/;"	m	struct:_USB
isr_handled	driver/rom_driver_CAN.h	/^  uint8_t   isr_handled;$/;"	m	struct:_CAN_CANOPENCFG
last_edge_index	driver/lpc_swu.c	/^static volatile unsigned char last_edge_index, char_end_index; \/\/last two events index$/;"	v	file:
len	driver/rom_driver_CAN.h	/^  uint8_t  len;$/;"	m	struct:_CAN_ODCONSTENTRY
main	src/blinky_main.c	/^int main (void)$/;"	f
mask	driver/rom_driver_CAN.h	/^  uint32_t  mask;$/;"	m	struct:_CAN_MSG_OBJ
message_object	driver/can.h	/^} message_object;$/;"	t	typeref:struct:__anon22
mode_id	driver/rom_driver_CAN.h	/^  uint32_t  mode_id;$/;"	m	struct:_CAN_MSG_OBJ
msgobj	driver/rom_driver_CAN.h	/^  uint8_t   msgobj;$/;"	m	struct:_CAN_MSG_OBJ
msgobj_rx	driver/rom_driver_CAN.h	/^  uint8_t   msgobj_rx;$/;"	m	struct:_CAN_CANOPENCFG
msgobj_tx	driver/rom_driver_CAN.h	/^  uint8_t   msgobj_tx;$/;"	m	struct:_CAN_CANOPENCFG
node_id	driver/rom_driver_CAN.h	/^  uint8_t   node_id;$/;"	m	struct:_CAN_CANOPENCFG
non_debug_input_buf	driver/debug_printf.c	/^char *non_debug_input_buf[1];$/;"	v
od_const_num	driver/rom_driver_CAN.h	/^  uint32_t  od_const_num;$/;"	m	struct:_CAN_CANOPENCFG
od_const_table	driver/rom_driver_CAN.h	/^  CAN_ODCONSTENTRY *od_const_table;$/;"	m	struct:_CAN_CANOPENCFG
od_num	driver/rom_driver_CAN.h	/^  uint32_t  od_num;$/;"	m	struct:_CAN_CANOPENCFG
od_table	driver/rom_driver_CAN.h	/^  CAN_ODENTRY *od_table;$/;"	m	struct:_CAN_CANOPENCFG
p0_1_counter	driver/gpio.c	/^volatile uint32_t p0_1_counter  = 0;$/;"	v
p1_1_counter	driver/gpio.c	/^volatile uint32_t p1_1_counter  = 0;$/;"	v
p2_1_counter	driver/gpio.c	/^volatile uint32_t p2_1_counter  = 0;$/;"	v
p3_1_counter	driver/gpio.c	/^volatile uint32_t p3_1_counter  = 0;$/;"	v
pCAND	driver/rom_drivers.h	/^   const CAND *pCAND;$/;"	m	struct:_ROM
pCAND	driver/rom_drivers.h	/^   const unsigned pCAND;$/;"	m	struct:_ROM
pPWRD	driver/rom_drivers.h	/^   const PWRD * pPWRD;$/;"	m	struct:_ROM
p_clib	driver/rom_drivers.h	/^   const unsigned p_clib;$/;"	m	struct:_ROM
p_dev1	driver/rom_drivers.h	/^   const unsigned p_dev1;$/;"	m	struct:_ROM
p_dev2	driver/rom_drivers.h	/^   const unsigned p_dev2;$/;"	m	struct:_ROM
p_dev3	driver/rom_drivers.h	/^   const unsigned p_dev3;$/;"	m	struct:_ROM
p_dev4	driver/rom_drivers.h	/^   const unsigned p_dev4; $/;"	m	struct:_ROM
p_pwrd	driver/rom_drivers.h	/^   const unsigned p_pwrd;$/;"	m	struct:_ROM
p_usbd	driver/rom_drivers.h	/^   const unsigned p_usbd;$/;"	m	struct:_ROM
reset_timer16	driver/timer16.c	/^void reset_timer16(uint8_t timer_num)$/;"	f
reset_timer32	driver/timer32.c	/^void reset_timer32(uint8_t timer_num)$/;"	f
rx_fifo_rd_ind	driver/lpc_swu.c	/^static volatile unsigned long int rx_fifo_wr_ind, rx_fifo_rd_ind;$/;"	v	file:
rx_fifo_wr_ind	driver/lpc_swu.c	/^static volatile unsigned long int rx_fifo_wr_ind, rx_fifo_rd_ind;$/;"	v	file:
setMatch_timer16PWM	driver/timer16.c	/^void setMatch_timer16PWM (uint8_t timer_num, uint8_t match_nr, uint32_t value)$/;"	f
setMatch_timer32PWM	driver/timer32.c	/^void setMatch_timer32PWM (uint8_t timer_num, uint8_t match_nr, uint32_t value)$/;"	f
set_pll	driver/rom_drivers.h	/^  void (*set_pll)(unsigned int cmd[], unsigned int resp[]);$/;"	m	struct:_PWRD
set_power	driver/rom_drivers.h	/^  void (*set_power)(unsigned int cmd[], unsigned int resp[]);$/;"	m	struct:_PWRD
subindex	driver/rom_driver_CAN.h	/^  uint8_t  subindex;$/;"	m	struct:_CAN_ODCONSTENTRY
subindex	driver/rom_driver_CAN.h	/^  uint8_t  subindex;$/;"	m	struct:_CAN_ODENTRY
swu_bit	driver/lpc_swu.c	/^static volatile unsigned char swu_bit, cnt, cnt_bits, swu_rx_chr_fe;$/;"	v	file:
swu_init	driver/lpc_swu.c	/^void swu_init(LPC_TMR_TypeDef* const UART_TIMER) {$/;"	f
swu_isr_rx	driver/lpc_swu.c	/^void swu_isr_rx(LPC_TMR_TypeDef* const RX_ISR_TIMER) {$/;"	f
swu_isr_tx	driver/lpc_swu.c	/^void swu_isr_tx(LPC_TMR_TypeDef* const TX_ISR_TIMER) {$/;"	f
swu_rbr	driver/lpc_swu.c	/^static volatile unsigned long int swu_rbr, swu_rbr_mask;$/;"	v	file:
swu_rbr_mask	driver/lpc_swu.c	/^static volatile unsigned long int swu_rbr, swu_rbr_mask;$/;"	v	file:
swu_rx_callback	driver/lpc_swu.c	/^__attribute__ ((weak)) void swu_rx_callback(void) {$/;"	f
swu_rx_chr	driver/lpc_swu.c	/^unsigned char swu_rx_chr(void) {$/;"	f
swu_rx_chr_fe	driver/lpc_swu.c	/^static volatile unsigned char swu_bit, cnt, cnt_bits, swu_rx_chr_fe;$/;"	v	file:
swu_rx_cnt	driver/lpc_swu.c	/^static volatile signed long int swu_rx_cnt, swu_rx_trigger;$/;"	v	file:
swu_rx_fifo	driver/lpc_swu.c	/^static volatile unsigned short int swu_rx_fifo[RXBUFF_LEN];$/;"	v	file:
swu_rx_trigger	driver/lpc_swu.c	/^static volatile signed long int swu_rx_cnt, swu_rx_trigger;$/;"	v	file:
swu_setup_tx	driver/lpc_swu.c	/^static void swu_setup_tx(void) {$/;"	f	file:
swu_status	driver/lpc_swu.c	/^static volatile unsigned long int swu_status;$/;"	v	file:
swu_tx_chr	driver/lpc_swu.c	/^void swu_tx_chr(const unsigned char out_char) {$/;"	f
swu_tx_cnt	driver/lpc_swu.c	/^static volatile signed long int swu_tx_cnt, swu_tx_trigger;$/;"	v	file:
swu_tx_fifo	driver/lpc_swu.c	/^static volatile unsigned short int swu_tx_fifo[TXBUFF_LEN];$/;"	v	file:
swu_tx_st	driver/lpc_swu.c	/^static volatile unsigned char swu_tx_st; \/\/sw UART status$/;"	v	file:
swu_tx_str	driver/lpc_swu.c	/^void swu_tx_str(unsigned char const* ptr_out) {$/;"	f
swu_tx_trigger	driver/lpc_swu.c	/^static volatile signed long int swu_tx_cnt, swu_tx_trigger;$/;"	v	file:
timeout	driver/i2c.c	/^volatile uint32_t timeout = 0;$/;"	v
timer16_0_capture	driver/timer16.c	/^volatile uint32_t timer16_0_capture = 0;$/;"	v
timer16_0_counter	driver/timer16.c	/^volatile uint32_t timer16_0_counter = 0;$/;"	v
timer16_0_period	driver/timer16.c	/^volatile uint32_t timer16_0_period = 0;$/;"	v
timer16_1_capture	driver/timer16.c	/^volatile uint32_t timer16_1_capture = 0;$/;"	v
timer16_1_counter	driver/timer16.c	/^volatile uint32_t timer16_1_counter = 0;$/;"	v
timer16_1_period	driver/timer16.c	/^volatile uint32_t timer16_1_period = 0;$/;"	v
timer32_0_capture	driver/timer32.c	/^volatile uint32_t timer32_0_capture = 0;$/;"	v
timer32_0_counter	driver/timer32.c	/^volatile uint32_t timer32_0_counter = 0;$/;"	v
timer32_0_period	driver/timer32.c	/^volatile uint32_t timer32_0_period = 0;$/;"	v
timer32_1_capture	driver/timer32.c	/^volatile uint32_t timer32_1_capture = 0;$/;"	v
timer32_1_counter	driver/timer32.c	/^volatile uint32_t timer32_1_counter = 0;$/;"	v
timer32_1_period	driver/timer32.c	/^volatile uint32_t timer32_1_period = 0;$/;"	v
tx_fifo_rd_ind	driver/lpc_swu.c	/^static volatile unsigned long int tx_fifo_wr_ind, tx_fifo_rd_ind;$/;"	v	file:
tx_fifo_wr_ind	driver/lpc_swu.c	/^static volatile unsigned long int tx_fifo_wr_ind, tx_fifo_rd_ind;$/;"	v	file:
uint16_t	driver/type.h	/^typedef unsigned short     int uint16_t;$/;"	t
uint32_t	driver/type.h	/^typedef unsigned           int uint32_t;$/;"	t
uint64_t	driver/type.h	/^typedef unsigned       __int64 uint64_t;$/;"	t
uint8_t	driver/type.h	/^typedef unsigned          char uint8_t;$/;"	t
val	driver/rom_driver_CAN.h	/^  uint32_t val;$/;"	m	struct:_CAN_ODCONSTENTRY
val	driver/rom_driver_CAN.h	/^  uint8_t  *val;$/;"	m	struct:_CAN_ODENTRY
wdt_counter	driver/wdt.c	/^volatile uint32_t wdt_counter;$/;"	v
