=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 58 --> 4 (28 --> 1, 28 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 9.66667 --> 0.666667 (14 --> 0.5, 14 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 46 --> 4 (22 --> 1, 22 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 7.66667 --> 0.666667 (11 --> 0.5, 11 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 287 --> 8 (70 --> 1, 70 --> 1, 71 --> 1, 72 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 23.9167 --> 0.666667 (35 --> 0.5, 35 --> 0.5, 35.5 --> 0.5, 36 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 223 --> 8 (54 --> 1, 54 --> 1, 55 --> 1, 56 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 18.5833 --> 0.666667 (27 --> 0.5, 27 --> 0.5, 27.5 --> 0.5, 28 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 688 --> 12 (112 --> 1, 112 --> 1, 113 --> 1, 114 --> 1, 115 --> 1, 116 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 38.2222 --> 0.666667 (56 --> 0.5, 56 --> 0.5, 56.5 --> 0.5, 57 --> 0.5, 57.5 --> 0.5, 58 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 532 --> 12 (86 --> 1, 86 --> 1, 87 --> 1, 88 --> 1, 89 --> 1, 90 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 29.5556 --> 0.666667 (43 --> 0.5, 43 --> 0.5, 43.5 --> 0.5, 44 --> 0.5, 44.5 --> 0.5, 45 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1261 --> 16 (154 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 159 --> 1, 160 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 52.5417 --> 0.666667 (77 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 79.5 --> 0.5, 80 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 973 --> 16 (118 --> 1, 118 --> 1, 119 --> 1, 120 --> 1, 121 --> 1, 122 --> 1, 123 --> 1, 124 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 40.5417 --> 0.666667 (59 --> 0.5, 59 --> 0.5, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 61 --> 0.5, 61.5 --> 0.5, 62 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.07 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2006 --> 20 (196 --> 1, 196 --> 1, 197 --> 1, 198 --> 1, 199 --> 1, 200 --> 1, 201 --> 1, 202 --> 1, 203 --> 1, 204 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 66.8667 --> 0.666667 (98 --> 0.5, 98 --> 0.5, 98.5 --> 0.5, 99 --> 0.5, 99.5 --> 0.5, 100 --> 0.5, 100.5 --> 0.5, 101 --> 0.5, 101.5 --> 0.5, 102 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.07 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1546 --> 20 (150 --> 1, 150 --> 1, 151 --> 1, 152 --> 1, 153 --> 1, 154 --> 1, 155 --> 1, 156 --> 1, 157 --> 1, 158 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 51.5333 --> 0.666667 (75 --> 0.5, 75 --> 0.5, 75.5 --> 0.5, 76 --> 0.5, 76.5 --> 0.5, 77 --> 0.5, 77.5 --> 0.5, 78 --> 0.5, 78.5 --> 0.5, 79 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2923 --> 24 (238 --> 1, 238 --> 1, 239 --> 1, 240 --> 1, 241 --> 1, 242 --> 1, 243 --> 1, 244 --> 1, 245 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 81.1944 --> 0.666667 (119 --> 0.5, 119 --> 0.5, 119.5 --> 0.5, 120 --> 0.5, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 122 --> 0.5, 122.5 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2251 --> 24 (182 --> 1, 182 --> 1, 183 --> 1, 184 --> 1, 185 --> 1, 186 --> 1, 187 --> 1, 188 --> 1, 189 --> 1, 190 --> 1, 191 --> 1, 192 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 62.5278 --> 0.666667 (91 --> 0.5, 91 --> 0.5, 91.5 --> 0.5, 92 --> 0.5, 92.5 --> 0.5, 93 --> 0.5, 93.5 --> 0.5, 94 --> 0.5, 94.5 --> 0.5, 95 --> 0.5, 95.5 --> 0.5, 96 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.14 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.13/1 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/1 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4012 --> 28 (280 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5238 --> 0.666667 (140 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.14 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.09 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 3088 --> 28 (214 --> 1, 214 --> 1, 215 --> 1, 216 --> 1, 217 --> 1, 218 --> 1, 219 --> 1, 220 --> 1, 221 --> 1, 222 --> 1, 223 --> 1, 224 --> 1, 225 --> 1, 226 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 73.5238 --> 0.666667 (107 --> 0.5, 107 --> 0.5, 107.5 --> 0.5, 108 --> 0.5, 108.5 --> 0.5, 109 --> 0.5, 109.5 --> 0.5, 110 --> 0.5, 110.5 --> 0.5, 111 --> 0.5, 111.5 --> 0.5, 112 --> 0.5, 112.5 --> 0.5, 113 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.09 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.17/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5273 --> 32 (322 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 329 --> 1, 330 --> 1, 331 --> 1, 332 --> 1, 333 --> 1, 334 --> 1, 335 --> 1, 336 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 109.854 --> 0.666667 (161 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 164.5 --> 0.5, 165 --> 0.5, 165.5 --> 0.5, 166 --> 0.5, 166.5 --> 0.5, 167 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4057 --> 32 (246 --> 1, 246 --> 1, 247 --> 1, 248 --> 1, 249 --> 1, 250 --> 1, 251 --> 1, 252 --> 1, 253 --> 1, 254 --> 1, 255 --> 1, 256 --> 1, 257 --> 1, 258 --> 1, 259 --> 1, 260 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 84.5208 --> 0.666667 (123 --> 0.5, 123 --> 0.5, 123.5 --> 0.5, 124 --> 0.5, 124.5 --> 0.5, 125 --> 0.5, 125.5 --> 0.5, 126 --> 0.5, 126.5 --> 0.5, 127 --> 0.5, 127.5 --> 0.5, 128 --> 0.5, 128.5 --> 0.5, 129 --> 0.5, 129.5 --> 0.5, 130 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.22 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.22/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6706 --> 36 (364 --> 1, 364 --> 1, 365 --> 1, 366 --> 1, 367 --> 1, 368 --> 1, 369 --> 1, 370 --> 1, 371 --> 1, 372 --> 1, 373 --> 1, 374 --> 1, 375 --> 1, 376 --> 1, 377 --> 1, 378 --> 1, 379 --> 1, 380 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 124.185 --> 0.666667 (182 --> 0.5, 182 --> 0.5, 182.5 --> 0.5, 183 --> 0.5, 183.5 --> 0.5, 184 --> 0.5, 184.5 --> 0.5, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 186.5 --> 0.5, 187 --> 0.5, 187.5 --> 0.5, 188 --> 0.5, 188.5 --> 0.5, 189 --> 0.5, 189.5 --> 0.5, 190 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.22 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.15/1 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.06/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5158 --> 36 (278 --> 1, 278 --> 1, 279 --> 1, 280 --> 1, 281 --> 1, 282 --> 1, 283 --> 1, 284 --> 1, 285 --> 1, 286 --> 1, 287 --> 1, 288 --> 1, 289 --> 1, 290 --> 1, 291 --> 1, 292 --> 1, 293 --> 1, 294 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 95.5185 --> 0.666667 (139 --> 0.5, 139 --> 0.5, 139.5 --> 0.5, 140 --> 0.5, 140.5 --> 0.5, 141 --> 0.5, 141.5 --> 0.5, 142 --> 0.5, 142.5 --> 0.5, 143 --> 0.5, 143.5 --> 0.5, 144 --> 0.5, 144.5 --> 0.5, 145 --> 0.5, 145.5 --> 0.5, 146 --> 0.5, 146.5 --> 0.5, 147 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.28 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.25/0 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.11/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 8311 --> 40 (406 --> 1, 406 --> 1, 407 --> 1, 408 --> 1, 409 --> 1, 410 --> 1, 411 --> 1, 412 --> 1, 413 --> 1, 414 --> 1, 415 --> 1, 416 --> 1, 417 --> 1, 418 --> 1, 419 --> 1, 420 --> 1, 421 --> 1, 422 --> 1, 423 --> 1, 424 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 138.517 --> 0.666667 (203 --> 0.5, 203 --> 0.5, 203.5 --> 0.5, 204 --> 0.5, 204.5 --> 0.5, 205 --> 0.5, 205.5 --> 0.5, 206 --> 0.5, 206.5 --> 0.5, 207 --> 0.5, 207.5 --> 0.5, 208 --> 0.5, 208.5 --> 0.5, 209 --> 0.5, 209.5 --> 0.5, 210 --> 0.5, 210.5 --> 0.5, 211 --> 0.5, 211.5 --> 0.5, 212 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.28 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.18 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.17/1 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/1 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 6391 --> 40 (310 --> 1, 310 --> 1, 311 --> 1, 312 --> 1, 313 --> 1, 314 --> 1, 315 --> 1, 316 --> 1, 317 --> 1, 318 --> 1, 319 --> 1, 320 --> 1, 321 --> 1, 322 --> 1, 323 --> 1, 324 --> 1, 325 --> 1, 326 --> 1, 327 --> 1, 328 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 106.517 --> 0.666667 (155 --> 0.5, 155 --> 0.5, 155.5 --> 0.5, 156 --> 0.5, 156.5 --> 0.5, 157 --> 0.5, 157.5 --> 0.5, 158 --> 0.5, 158.5 --> 0.5, 159 --> 0.5, 159.5 --> 0.5, 160 --> 0.5, 160.5 --> 0.5, 161 --> 0.5, 161.5 --> 0.5, 162 --> 0.5, 162.5 --> 0.5, 163 --> 0.5, 163.5 --> 0.5, 164 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.18 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.63 sec (Real time) / 0.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.72 sec (Real time) / 1.67 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.23 sec (Real time) / 1.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.53 sec (Real time) / 6.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.29 sec (Real time) / 4.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1135.28 sec (Real time) / 1128.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1860.92 sec (Real time) / 1851.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.19 sec (Real time) / 9967.32 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.03 sec (Real time) / 2.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9969.53 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1007.15 sec (Real time) / 1001.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.16 sec (Real time) / 9972.61 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 2.48 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.42/3 sec (0.45/1 sec, 0.41/0 sec, 1.23/1 sec, 0.16/1 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.86/2 sec (0.05/0.05 sec, 0.39/0.39 sec, 1.22/1.22 sec, 0.15/0.15 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.38/1 sec (0.38/0.38 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.48 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.67 sec (Real time) / 2.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 2.73 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.72/3 sec (0.26/0 sec, 0.85/1 sec, 1.3/2 sec, 0.17/0 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 2.39/3 sec (0.02/0.02 sec, 0.84/0.84 sec, 1.28/1.28 sec, 0.16/0.16 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0.23/0.23 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.73 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.91 sec (Real time) / 2.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 2.21 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.19/2 sec (0.25/0 sec, 0.45/1 sec, 1.2/1 sec, 0.16/0 sec, 0.04/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.84/2 sec (0.02/0.02 sec, 0.44/0.44 sec, 1.19/1.19 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.21/0 sec (0.21/0.21 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.21 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.39 sec (Real time) / 2.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 2.03 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2/2 sec (0.2/0 sec, 0.38/0 sec, 1.19/1 sec, 0.14/1 sec, 0.04/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1.74/2 sec (0.01/0.01 sec, 0.37/0.37 sec, 1.18/1.18 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.18/0 sec (0.18/0.18 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2.03 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.22 sec (Real time) / 2.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 163.28 sec CPU time.
[LOG] Relation determinization time: 163 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 161.62/162 sec (14.09/14 sec, 95.3/95 sec, 26.78/27 sec, 10.42/11 sec, 2.88/3 sec, 1.63/2 sec, 2.41/2 sec, 1.17/1 sec, 1.08/1 sec, 1.07/1 sec, 1.02/1 sec, 1.04/1 sec, 0.98/1 sec, 1.01/1 sec, 0.54/1 sec, 0.19/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 142.39/144 sec (1.64/1.64 sec, 94.94/94.94 sec, 26.16/26.16 sec, 10.01/10.01 sec, 2.48/2.48 sec, 1.2/1.2 sec, 1.9/1.9 sec, 0.78/0.78 sec, 0.62/0.62 sec, 0.58/0.58 sec, 0.53/0.53 sec, 0.52/0.52 sec, 0.52/0.52 sec, 0.51/0.51 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.59/11 sec (11.58/11.58 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 163.29 sec CPU time.
[LOG] Overall execution time: 163 sec real time.
Synthesis time: 163.51 sec (Real time) / 160.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 199.52 sec CPU time.
[LOG] Relation determinization time: 199 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 198/198 sec (11.48/11 sec, 97.67/98 sec, 41.86/42 sec, 27.3/27 sec, 6.34/7 sec, 2.46/2 sec, 2.55/3 sec, 1.29/1 sec, 1.06/1 sec, 0.99/1 sec, 0.98/1 sec, 0.98/1 sec, 0.96/1 sec, 0.96/1 sec, 0.98/1 sec, 0.12/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 181.88/184 sec (2.06/2.06 sec, 97.19/97.19 sec, 41.3/41.3 sec, 26.79/26.79 sec, 5.96/5.96 sec, 1.99/1.99 sec, 2.1/2.1 sec, 0.8/0.8 sec, 0.6/0.6 sec, 0.56/0.56 sec, 0.52/0.52 sec, 0.51/0.51 sec, 0.51/0.51 sec, 0.5/0.5 sec, 0.49/0.49 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.37/6 sec (8.36/8.36 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 199.53 sec CPU time.
[LOG] Overall execution time: 199 sec real time.
Synthesis time: 199.76 sec (Real time) / 196.94 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 161.88 sec CPU time.
[LOG] Relation determinization time: 163 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 160.49/161 sec (9.79/10 sec, 100.01/100 sec, 25.17/25 sec, 10.61/10 sec, 2.87/3 sec, 1.63/2 sec, 2.37/2 sec, 1.27/2 sec, 1.04/1 sec, 0.99/1 sec, 0.91/1 sec, 0.96/1 sec, 0.92/1 sec, 0.93/1 sec, 0.88/1 sec, 0.13/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 146/142 sec (1.65/1.65 sec, 99.63/99.63 sec, 24.68/24.68 sec, 10.06/10.06 sec, 2.47/2.47 sec, 1.21/1.21 sec, 1.86/1.86 sec, 0.75/0.75 sec, 0.6/0.6 sec, 0.56/0.56 sec, 0.53/0.53 sec, 0.52/0.52 sec, 0.51/0.51 sec, 0.49/0.49 sec, 0.48/0.48 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.25/8 sec (7.24/7.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 161.88 sec CPU time.
[LOG] Overall execution time: 163 sec real time.
Synthesis time: 162.11 sec (Real time) / 159.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 154.37 sec CPU time.
[LOG] Relation determinization time: 154 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 152.67/152 sec (8.66/8 sec, 93.71/94 sec, 25.59/26 sec, 9.62/9 sec, 2.95/3 sec, 1.71/1 sec, 2.37/3 sec, 1.18/1 sec, 1.12/1 sec, 1.01/1 sec, 0.93/1 sec, 1/1 sec, 1.06/1 sec, 1.01/1 sec, 0.54/1 sec, 0.21/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 138.18/139 sec (1.4/1.4 sec, 93.25/93.25 sec, 25/25 sec, 9.05/9.05 sec, 2.45/2.45 sec, 1.17/1.17 sec, 1.89/1.89 sec, 0.77/0.77 sec, 0.6/0.6 sec, 0.56/0.56 sec, 0.53/0.53 sec, 0.51/0.51 sec, 0.5/0.5 sec, 0.5/0.5 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.13/6 sec (6.13/6.13 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 154.37 sec CPU time.
[LOG] Overall execution time: 154 sec real time.
Synthesis time: 154.64 sec (Real time) / 151.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1031.7 sec CPU time.
[LOG] Relation determinization time: 1032 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1015.47/1016 sec (104.8/105 sec, 376.53/377 sec, 160.53/160 sec, 128.21/128 sec, 63.9/64 sec, 31.97/32 sec, 18.42/19 sec, 16.26/16 sec, 15.68/16 sec, 13.6/13 sec, 12.93/13 sec, 12.58/13 sec, 12.24/12 sec, 12.12/12 sec, 11.66/12 sec, 11.89/12 sec, 11.91/12 sec, 0.22/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 918.59/918 sec (38.73/38.73 sec, 374.39/374.39 sec, 158.64/158.64 sec, 126.26/126.26 sec, 61.92/61.92 sec, 29.94/29.94 sec, 16.52/16.52 sec, 14.34/14.34 sec, 13.83/13.83 sec, 11.72/11.72 sec, 11.05/11.05 sec, 10.7/10.7 sec, 10.34/10.34 sec, 10.22/10.22 sec, 9.94/9.94 sec, 10.03/10.03 sec, 10.02/10.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 40.55/47 sec (40.54/40.54 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1031.71 sec CPU time.
[LOG] Overall execution time: 1032 sec real time.
Synthesis time: 1031.94 sec (Real time) / 994.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 924.38 sec CPU time.
[LOG] Relation determinization time: 924 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 912.32/913 sec (92.1/92 sec, 308.88/309 sec, 209.89/209 sec, 120.65/121 sec, 38.73/38 sec, 23.81/24 sec, 15.48/16 sec, 13.17/13 sec, 13.18/13 sec, 11.58/12 sec, 11.03/11 sec, 10.79/11 sec, 10.5/10 sec, 10.33/11 sec, 10.26/10 sec, 10.33/11 sec, 1.45/2 sec, 0.15/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 830.59/829 sec (34.71/34.71 sec, 306.92/306.92 sec, 207.96/207.96 sec, 118.7/118.7 sec, 37.33/37.33 sec, 22.43/22.43 sec, 14.1/14.1 sec, 11.75/11.75 sec, 11.8/11.8 sec, 10.19/10.19 sec, 9.66/9.66 sec, 9.38/9.38 sec, 9.1/9.1 sec, 8.92/8.92 sec, 8.81/8.81 sec, 8.82/8.82 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 34.62/34 sec (34.62/34.62 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 924.38 sec CPU time.
[LOG] Overall execution time: 924 sec real time.
Synthesis time: 924.58 sec (Real time) / 892.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 11
Synthesis time: 8056.28 sec (Real time) / 7261.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.23 sec (Real time) / 9307.37 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 11
Synthesis time: 9246.27 sec (Real time) / 8457.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 139)
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5890.45 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5784.10 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 5722.01 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 107 --> 8 (25 --> 1, 26 --> 1, 27 --> 1, 25 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 8.91667 --> 0.666667 (12.5 --> 0.5, 13 --> 0.5, 13.5 --> 0.5, 12.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1087 --> 16 (137 --> 1, 137 --> 1, 139 --> 1, 132 --> 1, 136 --> 1, 132 --> 1, 132 --> 1, 134 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 45.2917 --> 0.666667 (68.5 --> 0.5, 68.5 --> 0.5, 69.5 --> 0.5, 66 --> 0.5, 68 --> 0.5, 66 --> 0.5, 66 --> 0.5, 67 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.11 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.1/0 sec (0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2299 --> 20 (228 --> 1, 228 --> 1, 228 --> 1, 228 --> 1, 230 --> 1, 227 --> 1, 227 --> 1, 228 --> 1, 232 --> 1, 233 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 76.6333 --> 0.666667 (114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 114 --> 0.5, 115 --> 0.5, 113.5 --> 0.5, 113.5 --> 0.5, 114 --> 0.5, 116 --> 0.5, 116.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.11 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.19 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.19/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.14/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4058 --> 24 (338 --> 1, 340 --> 1, 342 --> 1, 338 --> 1, 338 --> 1, 335 --> 1, 335 --> 1, 336 --> 1, 338 --> 1, 335 --> 1, 336 --> 1, 335 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 112.722 --> 0.666667 (169 --> 0.5, 170 --> 0.5, 171 --> 0.5, 169 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 169 --> 0.5, 167.5 --> 0.5, 168 --> 0.5, 167.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.19 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.41 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.80 sec (Real time) / 0.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.33 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.07/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.19/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 6660 --> 28 (475 --> 1, 475 --> 1, 475 --> 1, 475 --> 1, 477 --> 1, 474 --> 1, 474 --> 1, 475 --> 1, 475 --> 1, 472 --> 1, 472 --> 1, 473 --> 1, 477 --> 1, 477 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 158.571 --> 0.666667 (237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 238.5 --> 0.5, 237 --> 0.5, 237 --> 0.5, 237.5 --> 0.5, 237.5 --> 0.5, 236 --> 0.5, 236 --> 0.5, 236.5 --> 0.5, 238.5 --> 0.5, 238.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.33 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.72 sec (Real time) / 1.64 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.10 sec (Real time) / 7.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.5 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.49/1 sec (0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/1 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.14/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.23/0 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 10023 --> 32 (628 --> 1, 628 --> 1, 632 --> 1, 629 --> 1, 627 --> 1, 623 --> 1, 623 --> 1, 624 --> 1, 625 --> 1, 622 --> 1, 622 --> 1, 623 --> 1, 627 --> 1, 624 --> 1, 624 --> 1, 626 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 208.812 --> 0.666667 (314 --> 0.5, 314 --> 0.5, 316 --> 0.5, 314.5 --> 0.5, 313.5 --> 0.5, 311.5 --> 0.5, 311.5 --> 0.5, 312 --> 0.5, 312.5 --> 0.5, 311 --> 0.5, 311 --> 0.5, 311.5 --> 0.5, 313.5 --> 0.5, 312 --> 0.5, 312 --> 0.5, 313 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.5 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.99 sec (Real time) / 10.57 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 52.43 sec (Real time) / 52.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 0.74 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.71/0 sec (0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.27/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.31/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 14093 --> 36 (784 --> 1, 783 --> 1, 785 --> 1, 787 --> 1, 779 --> 1, 782 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 782 --> 1, 779 --> 1, 779 --> 1, 780 --> 1, 790 --> 1, 786 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 260.981 --> 0.666667 (392 --> 0.5, 391.5 --> 0.5, 392.5 --> 0.5, 393.5 --> 0.5, 389.5 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 391 --> 0.5, 389.5 --> 0.5, 389.5 --> 0.5, 390 --> 0.5, 395 --> 0.5, 393 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.74 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.12 sec (Real time) / 1.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 73.98 sec (Real time) / 72.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1002.68 sec (Real time) / 1002.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 0.99 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.94/1 sec (0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/1 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.31/0 sec (0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.47/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 19867 --> 40 (992 --> 1, 992 --> 1, 995 --> 1, 994 --> 1, 1000 --> 1, 996 --> 1, 996 --> 1, 997 --> 1, 996 --> 1, 993 --> 1, 993 --> 1, 994 --> 1, 992 --> 1, 988 --> 1, 988 --> 1, 989 --> 1, 990 --> 1, 987 --> 1, 988 --> 1, 987 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 331.117 --> 0.666667 (496 --> 0.5, 496 --> 0.5, 497.5 --> 0.5, 497 --> 0.5, 500 --> 0.5, 498 --> 0.5, 498 --> 0.5, 498.5 --> 0.5, 498 --> 0.5, 496.5 --> 0.5, 496.5 --> 0.5, 497 --> 0.5, 496 --> 0.5, 494 --> 0.5, 494 --> 0.5, 494.5 --> 0.5, 495 --> 0.5, 493.5 --> 0.5, 494 --> 0.5, 493.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.99 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.50 sec (Real time) / 1.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 158.72 sec (Real time) / 155.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3178.76 sec (Real time) / 3178.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 1.33 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.29/1 sec (0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/1 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec )
[LOG] Nr of iterations: 66 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.38/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.66/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 25140 --> 44 (1140 --> 1, 1140 --> 1, 1140 --> 1, 1140 --> 1, 1139 --> 1, 1142 --> 1, 1139 --> 1, 1140 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1145 --> 1, 1142 --> 1, 1142 --> 1, 1143 --> 1, 1143 --> 1, 1140 --> 1, 1140 --> 1, 1141 --> 1, 1146 --> 1, 1144 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 380.909 --> 0.666667 (570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570 --> 0.5, 569.5 --> 0.5, 571 --> 0.5, 569.5 --> 0.5, 570 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 572.5 --> 0.5, 571 --> 0.5, 571 --> 0.5, 571.5 --> 0.5, 571.5 --> 0.5, 570 --> 0.5, 570 --> 0.5, 570.5 --> 0.5, 573 --> 0.5, 572 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.33 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.83 sec (Real time) / 1.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 1.84 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.8/2 sec (0.04/0 sec, 0.03/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/1 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/1 sec, 0.07/0 sec )
[LOG] Nr of iterations: 72 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.54/0 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.94/1 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.07/0.07 sec )
[LOG] Total clause size reduction: 33977 --> 48 (1415 --> 1, 1415 --> 1, 1415 --> 1, 1418 --> 1, 1411 --> 1, 1415 --> 1, 1411 --> 1, 1412 --> 1, 1423 --> 1, 1419 --> 1, 1419 --> 1, 1420 --> 1, 1419 --> 1, 1416 --> 1, 1416 --> 1, 1417 --> 1, 1413 --> 1, 1410 --> 1, 1410 --> 1, 1411 --> 1, 1414 --> 1, 1411 --> 1, 1411 --> 1, 1412 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 471.903 --> 0.666667 (707.5 --> 0.5, 707.5 --> 0.5, 707.5 --> 0.5, 709 --> 0.5, 705.5 --> 0.5, 707.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 711.5 --> 0.5, 709.5 --> 0.5, 709.5 --> 0.5, 710 --> 0.5, 709.5 --> 0.5, 708 --> 0.5, 708 --> 0.5, 708.5 --> 0.5, 706.5 --> 0.5, 705 --> 0.5, 705 --> 0.5, 705.5 --> 0.5, 707 --> 0.5, 705.5 --> 0.5, 705.5 --> 0.5, 706 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.85 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.43 sec (Real time) / 2.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 2.17 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.12/2 sec (0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/1 sec, 0.06/0 sec, 0.04/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.06/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/1 sec, 0.05/0 sec, 0.06/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 78 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.62/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.12/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 40549 --> 52 (1564 --> 1, 1564 --> 1, 1567 --> 1, 1566 --> 1, 1560 --> 1, 1563 --> 1, 1560 --> 1, 1561 --> 1, 1563 --> 1, 1559 --> 1, 1559 --> 1, 1560 --> 1, 1559 --> 1, 1556 --> 1, 1556 --> 1, 1557 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1556 --> 1, 1553 --> 1, 1553 --> 1, 1554 --> 1, 1559 --> 1, 1558 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 519.859 --> 0.666667 (782 --> 0.5, 782 --> 0.5, 783.5 --> 0.5, 783 --> 0.5, 780 --> 0.5, 781.5 --> 0.5, 780 --> 0.5, 780.5 --> 0.5, 781.5 --> 0.5, 779.5 --> 0.5, 779.5 --> 0.5, 780 --> 0.5, 779.5 --> 0.5, 778 --> 0.5, 778 --> 0.5, 778.5 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 778 --> 0.5, 776.5 --> 0.5, 776.5 --> 0.5, 777 --> 0.5, 779.5 --> 0.5, 779 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.18 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.79 sec (Real time) / 2.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 2.94 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.91/3 sec (0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/1 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/1 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/1 sec, 0.05/0 sec, 0.04/0 sec, 0.03/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 84 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.93/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.37/3 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 53009 --> 56 (1896 --> 1, 1896 --> 1, 1899 --> 1, 1898 --> 1, 1890 --> 1, 1893 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1894 --> 1, 1891 --> 1, 1891 --> 1, 1892 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1893 --> 1, 1890 --> 1, 1890 --> 1, 1891 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 631.06 --> 0.666667 (948 --> 0.5, 948 --> 0.5, 949.5 --> 0.5, 949 --> 0.5, 945 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 947 --> 0.5, 945.5 --> 0.5, 945.5 --> 0.5, 946 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 946.5 --> 0.5, 945 --> 0.5, 945 --> 0.5, 945.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.94 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.62 sec (Real time) / 3.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 3.39 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.34/3 sec (0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/1 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.08/0 sec, 0.06/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/1 sec, 0.08/0 sec, 0.07/0 sec, 0.08/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.07/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec )
[LOG] Nr of iterations: 90 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.05/3 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 1.65/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec )
[LOG] Total clause size reduction: 61549 --> 60 (2054 --> 1, 2054 --> 1, 2058 --> 1, 2057 --> 1, 2048 --> 1, 2051 --> 1, 2048 --> 1, 2049 --> 1, 2054 --> 1, 2050 --> 1, 2050 --> 1, 2051 --> 1, 2052 --> 1, 2049 --> 1, 2049 --> 1, 2049 --> 1, 2055 --> 1, 2051 --> 1, 2051 --> 1, 2052 --> 1, 2051 --> 1, 2048 --> 1, 2048 --> 1, 2049 --> 1, 2049 --> 1, 2046 --> 1, 2046 --> 1, 2047 --> 1, 2052 --> 1, 2051 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 683.878 --> 0.666667 (1027 --> 0.5, 1027 --> 0.5, 1029 --> 0.5, 1028.5 --> 0.5, 1024 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1027 --> 0.5, 1025 --> 0.5, 1025 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1027.5 --> 0.5, 1025.5 --> 0.5, 1025.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1024 --> 0.5, 1024 --> 0.5, 1024.5 --> 0.5, 1024.5 --> 0.5, 1023 --> 0.5, 1023 --> 0.5, 1023.5 --> 0.5, 1026 --> 0.5, 1025.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.4 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.15 sec (Real time) / 3.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 4.46 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.35/5 sec (0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/1 sec, 0.09/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.09/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.09/1 sec, 0.1/0 sec, 0.08/0 sec, 0.08/0 sec, 0.09/0 sec, 0.08/0 sec, 0.08/0 sec, 0.09/0 sec, 0.08/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/1 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.09/0 sec, 0.08/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/1 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/0 sec, 0.07/0 sec, 0.07/0 sec, 0.06/1 sec, 0.07/0 sec )
[LOG] Nr of iterations: 96 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.36/1 sec (0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 2.13/4 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 80083 --> 64 (2505 --> 1, 2505 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2507 --> 1, 2504 --> 1, 2505 --> 1, 2507 --> 1, 2504 --> 1, 2504 --> 1, 2505 --> 1, 2505 --> 1, 2501 --> 1, 2501 --> 1, 2501 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2499 --> 1, 2496 --> 1, 2496 --> 1, 2497 --> 1, 2501 --> 1, 2498 --> 1, 2498 --> 1, 2499 --> 1, 2505 --> 1, 2502 --> 1, 2502 --> 1, 2501 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 834.198 --> 0.666667 (1252.5 --> 0.5, 1252.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1253.5 --> 0.5, 1252 --> 0.5, 1252 --> 0.5, 1252.5 --> 0.5, 1252.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1250.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1249.5 --> 0.5, 1248 --> 0.5, 1248 --> 0.5, 1248.5 --> 0.5, 1250.5 --> 0.5, 1249 --> 0.5, 1249 --> 0.5, 1249.5 --> 0.5, 1252.5 --> 0.5, 1251 --> 0.5, 1251 --> 0.5, 1250.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 4.48 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.33 sec (Real time) / 5.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC-Model-checking: 1
IC3-Model-checking: 1
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0.03/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.04/0 sec, 0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0.02/0.02 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.13 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.11/0 sec (0.09/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.17 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.1/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0.06/0.06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.16 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.2 --> 0 (0 --> 0, 0 --> 0, 18 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.2 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.5714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 10.2857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.8889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 16.5556 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 36.2727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/1 sec (0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 49.7692 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 31.9231 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 63.9333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.07/0 sec (0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 40.1333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.26 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 78.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.27 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.15 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.14/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 48.5294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.15 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.4 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.37/0 sec (0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 93.4211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.41 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.22 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.19/0 sec (0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 57.0526 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.62 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.55/1 sec (0.03/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/1 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.05/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 108.524 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.63 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.82 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.33 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.29/1 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/1 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 65.6667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.33 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.83 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.76/1 sec (0.01/0 sec, 0.04/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/0 sec, 0.03/1 sec, 0.07/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.04/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 123.783 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.86 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.04 sec (Real time) / 0.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.48 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.42/1 sec (0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.04/1 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.02/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 74.3478 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.49 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.24 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.17/1 sec (0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/1 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.03/0 sec, 0.09/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 139.16 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.27 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.46 sec (Real time) / 1.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.64 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.58/0 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.04/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 83.08 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.66 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.66 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.47/1 sec (0.03/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/1 sec, 0.05/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.11/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.06/0.06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 154.63 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.7 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.92 sec (Real time) / 1.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.84 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.76/1 sec (0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.05/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/1 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 91.8519 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.86 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.06 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 1.34 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 92 new AND gates.
[LOG] Size before ABC: 111 AND gates.
[LOG] Size after ABC: 90 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.33/1 sec (0.06/0 sec, 0.04/0 sec, 0.05/0 sec, 0.18/0 sec, 0.1/0 sec, 0.09/1 sec, 0.07/0 sec, 0.1/0 sec, 0.11/0 sec, 0.2/0 sec, 0.11/0 sec, 0.22/0 sec )
[LOG] Nr of iterations: 75 (12, 11, 5, 2, 9, 3, 10, 10, 3, 1, 8, 1 )
[LOG] Total clause computation time: 0.38/1 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause minimization time: 0.91/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.2/0.2 sec, 0.08/0.08 sec, 0.18/0.18 sec )
[LOG] Total clause size reduction: 4425 --> 127 (1518 --> 19, 1240 --> 22, 440 --> 10, 108 --> 0, 856 --> 14, 204 --> 3, 16 --> 16, 22 --> 22, 6 --> 6, 0 --> 0, 14 --> 14, 1 --> 1 )
[LOG] Average clause size reduction: 59 --> 1.69333 (126.5 --> 1.58333, 112.727 --> 2, 88 --> 2, 54 --> 0, 95.1111 --> 1.55556, 68 --> 1, 1.6 --> 1.6, 2.2 --> 2.2, 2 --> 2, 0 --> 0, 1.75 --> 1.75, 1 --> 1 )
[LOG] Overall execution time: 1.34 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.85 sec (Real time) / 1.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 256 5 21 1 226
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 9.6 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 193 new AND gates.
[LOG] Size before ABC: 218 AND gates.
[LOG] Size after ABC: 192 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.54/10 sec (0.26/1 sec, 0.47/0 sec, 0.5/1 sec, 0.86/0 sec, 0.12/1 sec, 0.38/0 sec, 0.48/0 sec, 1.01/1 sec, 1.18/2 sec, 1.03/1 sec, 0.97/1 sec, 0.81/0 sec, 0.76/1 sec, 0.71/1 sec )
[LOG] Nr of iterations: 121 (13, 21, 6, 6, 5, 11, 3, 12, 19, 5, 5, 4, 10, 1 )
[LOG] Total clause computation time: 2.77/3 sec (0.2/0.2 sec, 0.08/0.08 sec, 0.2/0.2 sec, 0.34/0.34 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.13/0.13 sec, 0.52/0.52 sec, 0.17/0.17 sec, 0.35/0.35 sec, 0.32/0.32 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 6.74/7 sec (0.05/0.05 sec, 0.38/0.38 sec, 0.29/0.29 sec, 0.52/0.52 sec, 0.07/0.07 sec, 0.29/0.29 sec, 0.35/0.35 sec, 0.49/0.49 sec, 1.01/1.01 sec, 0.68/0.68 sec, 0.65/0.65 sec, 0.68/0.68 sec, 0.68/0.68 sec, 0.6/0.6 sec )
[LOG] Total clause size reduction: 8980 --> 281 (2124 --> 36, 3260 --> 65, 725 --> 7, 670 --> 11, 524 --> 6, 1290 --> 18, 248 --> 3, 36 --> 36, 60 --> 56, 7 --> 7, 11 --> 11, 6 --> 6, 18 --> 18, 1 --> 1 )
[LOG] Average clause size reduction: 74.2149 --> 2.32231 (163.385 --> 2.76923, 155.238 --> 3.09524, 120.833 --> 1.16667, 111.667 --> 1.83333, 104.8 --> 1.2, 117.273 --> 1.63636, 82.6667 --> 1, 3 --> 3, 3.15789 --> 2.94737, 1.4 --> 1.4, 2.2 --> 2.2, 1.5 --> 1.5, 1.8 --> 1.8, 1 --> 1 )
[LOG] Overall execution time: 9.6 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.81 sec (Real time) / 9.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.73 sec (Real time) / 0.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 398 6 24 1 362
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 19.4 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 232 new AND gates.
[LOG] Size before ABC: 269 AND gates.
[LOG] Size after ABC: 231 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 19.25/19 sec (0.28/0 sec, 0.43/1 sec, 0.47/0 sec, 0.42/1 sec, 0.39/0 sec, 0.31/0 sec, 1.35/2 sec, 0.52/0 sec, 0.17/1 sec, 2.15/2 sec, 1.31/1 sec, 0.92/1 sec, 1.14/1 sec, 2/2 sec, 2.39/2 sec, 2.03/2 sec, 0.95/1 sec, 2.02/2 sec )
[LOG] Nr of iterations: 160 (19, 23, 6, 4, 10, 6, 6, 14, 3, 13, 21, 4, 3, 7, 5, 3, 12, 1 )
[LOG] Total clause computation time: 3.35/2 sec (0.11/0.11 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.29/0.29 sec, 0.3/0.3 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.35/0.35 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.15/0.15 sec, 0.48/0.48 sec, 0.27/0.27 sec, 0.24/0.24 sec, 0.16/0.16 sec )
[LOG] Total clause minimization time: 15.77/17 sec (0.17/0.17 sec, 0.31/0.31 sec, 0.34/0.34 sec, 0.34/0.34 sec, 0.3/0.3 sec, 0.18/0.18 sec, 1.05/1.05 sec, 0.2/0.2 sec, 0.09/0.09 sec, 1.99/1.99 sec, 0.95/0.95 sec, 0.76/0.76 sec, 1.02/1.02 sec, 1.83/1.83 sec, 1.91/1.91 sec, 1.76/1.76 sec, 0.71/0.71 sec, 1.86/1.86 sec )
[LOG] Total clause size reduction: 15009 --> 414 (3888 --> 55, 4444 --> 84, 895 --> 8, 489 --> 4, 1485 --> 20, 735 --> 12, 730 --> 20, 1885 --> 33, 280 --> 3, 33 --> 33, 77 --> 74, 5 --> 5, 4 --> 4, 12 --> 12, 12 --> 12, 5 --> 5, 29 --> 29, 1 --> 1 )
[LOG] Average clause size reduction: 93.8063 --> 2.5875 (204.632 --> 2.89474, 193.217 --> 3.65217, 149.167 --> 1.33333, 122.25 --> 1, 148.5 --> 2, 122.5 --> 2, 121.667 --> 3.33333, 134.643 --> 2.35714, 93.3333 --> 1, 2.53846 --> 2.53846, 3.66667 --> 3.52381, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.71429 --> 1.71429, 2.4 --> 2.4, 1.66667 --> 1.66667, 2.41667 --> 2.41667, 1 --> 1 )
[LOG] Overall execution time: 19.4 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 19.63 sec (Real time) / 19.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.82 sec (Real time) / 0.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 476 7 27 1 434
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 47.67 sec CPU time.
[LOG] Relation determinization time: 48 sec real time.
[LOG] Final circuit size: 220 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 220 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.25/47 sec (1.05/1 sec, 2.12/2 sec, 1.35/2 sec, 1.06/1 sec, 1.07/1 sec, 2.1/2 sec, 1.57/1 sec, 1.11/1 sec, 1.61/2 sec, 0.84/1 sec, 3.92/4 sec, 4.17/4 sec, 3.58/4 sec, 4.08/4 sec, 2.05/2 sec, 2.39/2 sec, 2.06/2 sec, 4.5/5 sec, 2.25/2 sec, 4.37/4 sec )
[LOG] Nr of iterations: 209 (25, 25, 6, 10, 6, 5, 15, 7, 21, 3, 15, 16, 5, 6, 4, 3, 12, 5, 19, 1 )
[LOG] Total clause computation time: 10.31/12 sec (0.43/0.43 sec, 0.33/0.33 sec, 0.51/0.51 sec, 0.37/0.37 sec, 0.3/0.3 sec, 0.24/0.24 sec, 0.62/0.62 sec, 0.51/0.51 sec, 0.93/0.93 sec, 0.37/0.37 sec, 0.85/0.85 sec, 1.98/1.98 sec, 0.29/0.29 sec, 0.31/0.31 sec, 0.2/0.2 sec, 0.28/0.28 sec, 0.29/0.29 sec, 0.36/0.36 sec, 0.68/0.68 sec, 0.46/0.46 sec )
[LOG] Total clause minimization time: 36.73/35 sec (0.6/0.6 sec, 1.77/1.77 sec, 0.83/0.83 sec, 0.68/0.68 sec, 0.76/0.76 sec, 1.84/1.84 sec, 0.94/0.94 sec, 0.59/0.59 sec, 0.67/0.67 sec, 0.46/0.46 sec, 3.06/3.06 sec, 2.19/2.19 sec, 3.28/3.28 sec, 3.76/3.76 sec, 1.84/1.84 sec, 2.1/2.1 sec, 1.76/1.76 sec, 4.13/4.13 sec, 1.56/1.56 sec, 3.91/3.91 sec )
[LOG] Total clause size reduction: 23938 --> 472 (6312 --> 70, 5928 --> 87, 1065 --> 6, 1890 --> 23, 935 --> 7, 704 --> 9, 2338 --> 41, 996 --> 14, 3280 --> 45, 318 --> 3, 31 --> 31, 39 --> 36, 6 --> 6, 7 --> 7, 5 --> 5, 4 --> 4, 29 --> 27, 10 --> 10, 40 --> 40, 1 --> 1 )
[LOG] Average clause size reduction: 114.536 --> 2.25837 (252.48 --> 2.8, 237.12 --> 3.48, 177.5 --> 1, 189 --> 2.3, 155.833 --> 1.16667, 140.8 --> 1.8, 155.867 --> 2.73333, 142.286 --> 2, 156.19 --> 2.14286, 106 --> 1, 2.06667 --> 2.06667, 2.4375 --> 2.25, 1.2 --> 1.2, 1.16667 --> 1.16667, 1.25 --> 1.25, 1.33333 --> 1.33333, 2.41667 --> 2.25, 2 --> 2, 2.10526 --> 2.10526, 1 --> 1 )
[LOG] Overall execution time: 47.67 sec CPU time.
[LOG] Overall execution time: 48 sec real time.
Synthesis time: 47.89 sec (Real time) / 47.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.99 sec (Real time) / 0.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 510 8 30 1 462
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 118.36 sec CPU time.
[LOG] Relation determinization time: 118 sec real time.
[LOG] Final circuit size: 624 new AND gates.
[LOG] Size before ABC: 765 AND gates.
[LOG] Size after ABC: 624 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 117.56/118 sec (1.01/1 sec, 1.18/2 sec, 2.59/2 sec, 3.06/3 sec, 3.28/4 sec, 2.46/2 sec, 2.69/3 sec, 3.52/3 sec, 2.84/3 sec, 5.16/5 sec, 7.42/8 sec, 7.53/7 sec, 6.89/7 sec, 13.31/13 sec, 3.51/4 sec, 5.78/6 sec, 6.66/6 sec, 2.92/3 sec, 3.57/4 sec, 8.05/8 sec, 6.11/6 sec, 5.21/5 sec, 5.31/6 sec, 7.5/7 sec )
[LOG] Nr of iterations: 434 (3, 3, 29, 7, 7, 9, 9, 30, 45, 56, 19, 13, 2, 2, 23, 6, 6, 6, 8, 29, 44, 51, 16, 11 )
[LOG] Total clause computation time: 27.7/28 sec (0.51/0.51 sec, 0.54/0.54 sec, 0.79/0.79 sec, 0.85/0.85 sec, 0.67/0.67 sec, 0.51/0.51 sec, 0.71/0.71 sec, 1.04/1.04 sec, 1.01/1.01 sec, 2.55/2.55 sec, 2.7/2.7 sec, 1.59/1.59 sec, 1.76/1.76 sec, 2.64/2.64 sec, 1.01/1.01 sec, 0.97/0.97 sec, 0.83/0.83 sec, 0.66/0.66 sec, 0.64/0.64 sec, 1.59/1.59 sec, 1.81/1.81 sec, 0.84/0.84 sec, 1.05/1.05 sec, 0.43/0.43 sec )
[LOG] Total clause minimization time: 89.45/90 sec (0.48/0.48 sec, 0.62/0.62 sec, 1.78/1.78 sec, 2.19/2.19 sec, 2.59/2.59 sec, 1.93/1.93 sec, 1.95/1.95 sec, 2.46/2.46 sec, 1.81/1.81 sec, 2.57/2.57 sec, 4.7/4.7 sec, 5.92/5.92 sec, 5.12/5.12 sec, 10.66/10.66 sec, 2.49/2.49 sec, 4.8/4.8 sec, 5.82/5.82 sec, 2.25/2.25 sec, 2.92/2.92 sec, 6.45/6.45 sec, 4.29/4.29 sec, 4.35/4.35 sec, 4.25/4.25 sec, 7.05/7.05 sec )
[LOG] Total clause size reduction: 47083 --> 1415 (656 --> 2, 622 --> 2, 7476 --> 85, 1512 --> 9, 1434 --> 9, 1792 --> 13, 1712 --> 15, 7424 --> 109, 8404 --> 165, 9955 --> 311, 3240 --> 43, 2148 --> 36, 2 --> 2, 2 --> 2, 59 --> 59, 9 --> 9, 9 --> 9, 8 --> 8, 15 --> 14, 109 --> 102, 165 --> 143, 270 --> 208, 32 --> 32, 28 --> 28 )
[LOG] Average clause size reduction: 108.486 --> 3.26037 (218.667 --> 0.666667, 207.333 --> 0.666667, 257.793 --> 2.93103, 216 --> 1.28571, 204.857 --> 1.28571, 199.111 --> 1.44444, 190.222 --> 1.66667, 247.467 --> 3.63333, 186.756 --> 3.66667, 177.768 --> 5.55357, 170.526 --> 2.26316, 165.231 --> 2.76923, 1 --> 1, 1 --> 1, 2.56522 --> 2.56522, 1.5 --> 1.5, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.875 --> 1.75, 3.75862 --> 3.51724, 3.75 --> 3.25, 5.29412 --> 4.07843, 2 --> 2, 2.54545 --> 2.54545 )
[LOG] Overall execution time: 118.36 sec CPU time.
[LOG] Overall execution time: 118 sec real time.
Synthesis time: 118.64 sec (Real time) / 117.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.01 sec (Real time) / 5.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 962 9 33 1 908
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 168.53 sec CPU time.
[LOG] Relation determinization time: 168 sec real time.
[LOG] Final circuit size: 646 new AND gates.
[LOG] Size before ABC: 802 AND gates.
[LOG] Size after ABC: 645 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 167.4/167 sec (2.11/2 sec, 1.64/1 sec, 3.02/3 sec, 4.62/5 sec, 5.79/6 sec, 3.54/3 sec, 3.39/4 sec, 3.99/4 sec, 3.05/3 sec, 4.44/4 sec, 7.01/7 sec, 6.31/7 sec, 13.13/13 sec, 7.23/7 sec, 11.22/11 sec, 7.28/8 sec, 4.8/4 sec, 3.69/4 sec, 7.49/7 sec, 5.85/6 sec, 7.3/8 sec, 10.32/10 sec, 7.01/7 sec, 7.84/8 sec, 13.25/13 sec, 12.08/12 sec )
[LOG] Nr of iterations: 470 (3, 6, 23, 11, 10, 9, 11, 12, 31, 38, 40, 46, 12, 1, 3, 21, 7, 6, 8, 10, 11, 30, 34, 38, 39, 10 )
[LOG] Total clause computation time: 50.58/49 sec (1.16/1.16 sec, 0.78/0.78 sec, 1.07/1.07 sec, 1.48/1.48 sec, 0.97/0.97 sec, 1.02/1.02 sec, 0.78/0.78 sec, 1.24/1.24 sec, 1.53/1.53 sec, 2.28/2.28 sec, 2.85/2.85 sec, 2.82/2.82 sec, 5.47/5.47 sec, 1.65/1.65 sec, 3.64/3.64 sec, 1.19/1.19 sec, 1.61/1.61 sec, 0.97/0.97 sec, 1.5/1.5 sec, 1.41/1.41 sec, 1.42/1.42 sec, 1.42/1.42 sec, 2.03/2.03 sec, 1.58/1.58 sec, 3.97/3.97 sec, 4.74/4.74 sec )
[LOG] Total clause minimization time: 116.22/116 sec (0.93/0.93 sec, 0.83/0.83 sec, 1.93/1.93 sec, 3.11/3.11 sec, 4.79/4.79 sec, 2.49/2.49 sec, 2.59/2.59 sec, 2.73/2.73 sec, 1.49/1.49 sec, 2.14/2.14 sec, 4.13/4.13 sec, 3.45/3.45 sec, 7.64/7.64 sec, 5.57/5.57 sec, 7.56/7.56 sec, 6.08/6.08 sec, 3.16/3.16 sec, 2.7/2.7 sec, 5.97/5.97 sec, 4.42/4.42 sec, 5.86/5.86 sec, 8.88/8.88 sec, 4.96/4.96 sec, 6.23/6.23 sec, 9.25/9.25 sec, 7.33/7.33 sec )
[LOG] Total clause size reduction: 56240 --> 1452 (742 --> 3, 1750 --> 9, 6446 --> 58, 2830 --> 20, 2421 --> 17, 2040 --> 11, 2420 --> 13, 2563 --> 21, 8130 --> 116, 7659 --> 141, 7644 --> 151, 8775 --> 222, 2134 --> 31, 1 --> 1, 3 --> 3, 51 --> 51, 8 --> 8, 7 --> 7, 11 --> 11, 13 --> 13, 21 --> 21, 116 --> 106, 118 --> 113, 143 --> 128, 168 --> 151, 26 --> 26 )
[LOG] Average clause size reduction: 119.66 --> 3.08936 (247.333 --> 1, 291.667 --> 1.5, 280.261 --> 2.52174, 257.273 --> 1.81818, 242.1 --> 1.7, 226.667 --> 1.22222, 220 --> 1.18182, 213.583 --> 1.75, 262.258 --> 3.74194, 201.553 --> 3.71053, 191.1 --> 3.775, 190.761 --> 4.82609, 177.833 --> 2.58333, 1 --> 1, 1 --> 1, 2.42857 --> 2.42857, 1.14286 --> 1.14286, 1.16667 --> 1.16667, 1.375 --> 1.375, 1.3 --> 1.3, 1.90909 --> 1.90909, 3.86667 --> 3.53333, 3.47059 --> 3.32353, 3.76316 --> 3.36842, 4.30769 --> 3.87179, 2.6 --> 2.6 )
[LOG] Overall execution time: 168.54 sec CPU time.
[LOG] Overall execution time: 168 sec real time.
Synthesis time: 168.85 sec (Real time) / 167.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.19 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.20 sec (Real time) / 6.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1026 10 35 1 969
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 241.59 sec CPU time.
[LOG] Relation determinization time: 242 sec real time.
[LOG] Final circuit size: 820 new AND gates.
[LOG] Size before ABC: 1036 AND gates.
[LOG] Size after ABC: 819 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 240.12/240 sec (3.1/3 sec, 2.75/2 sec, 4.74/5 sec, 5/5 sec, 4.06/4 sec, 4.6/5 sec, 3.94/4 sec, 5.6/5 sec, 5.15/5 sec, 6.35/7 sec, 6.31/6 sec, 7.45/7 sec, 8.18/9 sec, 12.55/12 sec, 14.55/15 sec, 15.6/15 sec, 12.65/13 sec, 12.63/13 sec, 11.05/11 sec, 12.41/12 sec, 9.94/10 sec, 9.51/10 sec, 10.75/10 sec, 9.62/10 sec, 9.53/9 sec, 11.09/12 sec, 10.31/10 sec, 10.7/11 sec )
[LOG] Nr of iterations: 572 (2, 4, 26, 4, 5, 10, 10, 12, 29, 11, 30, 71, 87, 9, 1, 2, 19, 3, 4, 8, 8, 11, 28, 10, 24, 65, 72, 7 )
[LOG] Total clause computation time: 80.14/85 sec (1.28/1.28 sec, 1.27/1.27 sec, 1.45/1.45 sec, 1.3/1.3 sec, 1.12/1.12 sec, 0.99/0.99 sec, 0.94/0.94 sec, 1.03/1.03 sec, 2.89/2.89 sec, 1.39/1.39 sec, 3.62/3.62 sec, 3.47/3.47 sec, 4.62/4.62 sec, 6.16/6.16 sec, 2.78/2.78 sec, 7.8/7.8 sec, 2.43/2.43 sec, 2.94/2.94 sec, 3.57/3.57 sec, 2.7/2.7 sec, 1.92/1.92 sec, 1.89/1.89 sec, 3.61/3.61 sec, 2.3/2.3 sec, 2.38/2.38 sec, 4.11/4.11 sec, 4.07/4.07 sec, 6.11/6.11 sec )
[LOG] Total clause minimization time: 159.07/154 sec (1.79/1.79 sec, 1.44/1.44 sec, 3.26/3.26 sec, 3.67/3.67 sec, 2.89/2.89 sec, 3.59/3.59 sec, 2.96/2.96 sec, 4.54/4.54 sec, 2.23/2.23 sec, 4.92/4.92 sec, 2.65/2.65 sec, 3.93/3.93 sec, 3.52/3.52 sec, 6.34/6.34 sec, 11.75/11.75 sec, 7.78/7.78 sec, 10.18/10.18 sec, 9.66/9.66 sec, 7.46/7.46 sec, 9.68/9.68 sec, 8/8 sec, 7.59/7.59 sec, 7.11/7.11 sec, 7.29/7.29 sec, 7.13/7.13 sec, 6.95/6.95 sec, 6.2/6.2 sec, 4.56/4.56 sec )
[LOG] Total clause size reduction: 74272 --> 2055 (413 --> 1, 1164 --> 4, 8025 --> 67, 933 --> 4, 1188 --> 5, 2520 --> 12, 2403 --> 12, 2904 --> 15, 8596 --> 112, 2420 --> 14, 8584 --> 121, 14630 --> 361, 17888 --> 451, 1656 --> 24, 1 --> 1, 2 --> 2, 44 --> 42, 4 --> 4, 5 --> 5, 10 --> 10, 10 --> 10, 15 --> 15, 112 --> 111, 14 --> 14, 75 --> 72, 315 --> 247, 323 --> 301, 18 --> 18 )
[LOG] Average clause size reduction: 129.846 --> 3.59266 (206.5 --> 0.5, 291 --> 1, 308.654 --> 2.57692, 233.25 --> 1, 237.6 --> 1, 252 --> 1.2, 240.3 --> 1.2, 242 --> 1.25, 296.414 --> 3.86207, 220 --> 1.27273, 286.133 --> 4.03333, 206.056 --> 5.08451, 205.609 --> 5.18391, 184 --> 2.66667, 1 --> 1, 1 --> 1, 2.31579 --> 2.21053, 1.33333 --> 1.33333, 1.25 --> 1.25, 1.25 --> 1.25, 1.25 --> 1.25, 1.36364 --> 1.36364, 4 --> 3.96429, 1.4 --> 1.4, 3.125 --> 3, 4.84615 --> 3.8, 4.48611 --> 4.18056, 2.57143 --> 2.57143 )
[LOG] Overall execution time: 241.59 sec CPU time.
[LOG] Overall execution time: 242 sec real time.
Synthesis time: 241.91 sec (Real time) / 238.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.09 sec (Real time) / 8.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1242 11 37 1 1181
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 876.52 sec CPU time.
[LOG] Relation determinization time: 877 sec real time.
[LOG] Final circuit size: 778 new AND gates.
[LOG] Size before ABC: 946 AND gates.
[LOG] Size after ABC: 776 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 870.77/871 sec (24.02/24 sec, 16.1/16 sec, 29.58/30 sec, 22.14/22 sec, 24.16/24 sec, 23.77/24 sec, 23.13/23 sec, 25.79/26 sec, 84.41/84 sec, 28.38/28 sec, 20.7/21 sec, 33.23/33 sec, 23.56/24 sec, 28.37/28 sec, 25.93/26 sec, 44.08/44 sec, 25.58/26 sec, 27.7/28 sec, 31.07/31 sec, 37.98/38 sec, 48.59/48 sec, 25.98/26 sec, 18.23/19 sec, 27.56/27 sec, 39.08/39 sec, 20.97/21 sec, 20.74/21 sec, 17.4/17 sec, 25.34/26 sec, 27.2/27 sec )
[LOG] Nr of iterations: 568 (2, 4, 24, 5, 3, 9, 6, 14, 44, 4, 41, 6, 61, 49, 34, 1, 2, 22, 4, 2, 7, 5, 12, 43, 3, 37, 5, 46, 43, 30 )
[LOG] Total clause computation time: 213.98/216 sec (9.38/9.38 sec, 6.91/6.91 sec, 5.05/5.05 sec, 4.07/4.07 sec, 4.4/4.4 sec, 3.84/3.84 sec, 3.76/3.76 sec, 4.42/4.42 sec, 13.45/13.45 sec, 3.79/3.79 sec, 9.31/9.31 sec, 5.65/5.65 sec, 13.56/13.56 sec, 11.99/11.99 sec, 11.13/11.13 sec, 10.85/10.85 sec, 6.02/6.02 sec, 7.46/7.46 sec, 5.87/5.87 sec, 9.63/9.63 sec, 5.11/5.11 sec, 4.43/4.43 sec, 4.44/4.44 sec, 7.85/7.85 sec, 4.35/4.35 sec, 6.87/6.87 sec, 6.65/6.65 sec, 6.02/6.02 sec, 8.5/8.5 sec, 9.22/9.22 sec )
[LOG] Total clause minimization time: 654.72/654 sec (14.57/14.57 sec, 9.12/9.12 sec, 24.46/24.46 sec, 18/18 sec, 19.68/19.68 sec, 19.85/19.85 sec, 19.31/19.31 sec, 21.27/21.27 sec, 70.87/70.87 sec, 24.51/24.51 sec, 11.31/11.31 sec, 27.51/27.51 sec, 9.87/9.87 sec, 16.28/16.28 sec, 14.71/14.71 sec, 33.19/33.19 sec, 19.52/19.52 sec, 20.19/20.19 sec, 25.16/25.16 sec, 28.3/28.3 sec, 43.43/43.43 sec, 21.5/21.5 sec, 13.74/13.74 sec, 19.64/19.64 sec, 34.68/34.68 sec, 14.05/14.05 sec, 14.04/14.04 sec, 11.28/11.28 sec, 16.76/16.76 sec, 17.92/17.92 sec )
[LOG] Total clause size reduction: 80476 --> 1764 (463 --> 1, 1302 --> 7, 8441 --> 68, 1420 --> 5, 706 --> 3, 2680 --> 12, 1660 --> 7, 3978 --> 29, 12685 --> 187, 843 --> 4, 11280 --> 144, 1335 --> 9, 14040 --> 286, 11184 --> 178, 7656 --> 81, 1 --> 1, 2 --> 2, 63 --> 63, 5 --> 5, 3 --> 3, 8 --> 8, 7 --> 7, 22 --> 22, 187 --> 182, 4 --> 4, 122 --> 120, 9 --> 9, 168 --> 143, 137 --> 109, 65 --> 65 )
[LOG] Average clause size reduction: 141.683 --> 3.10563 (231.5 --> 0.5, 325.5 --> 1.75, 351.708 --> 2.83333, 284 --> 1, 235.333 --> 1, 297.778 --> 1.33333, 276.667 --> 1.16667, 284.143 --> 2.07143, 288.295 --> 4.25, 210.75 --> 1, 275.122 --> 3.5122, 222.5 --> 1.5, 230.164 --> 4.68852, 228.245 --> 3.63265, 225.176 --> 2.38235, 1 --> 1, 1 --> 1, 2.86364 --> 2.86364, 1.25 --> 1.25, 1.5 --> 1.5, 1.14286 --> 1.14286, 1.4 --> 1.4, 1.83333 --> 1.83333, 4.34884 --> 4.23256, 1.33333 --> 1.33333, 3.2973 --> 3.24324, 1.8 --> 1.8, 3.65217 --> 3.1087, 3.18605 --> 2.53488, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 876.54 sec CPU time.
[LOG] Overall execution time: 877 sec real time.
Synthesis time: 876.83 sec (Real time) / 869.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.29 sec (Real time) / 7.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1249 12 40 1 1184
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 398.01 sec CPU time.
[LOG] Relation determinization time: 398 sec real time.
[LOG] Final circuit size: 1072 new AND gates.
[LOG] Size before ABC: 1306 AND gates.
[LOG] Size after ABC: 1071 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 396.05/396 sec (3.03/3 sec, 3.46/3 sec, 4.89/5 sec, 5.26/5 sec, 5.81/6 sec, 5.45/6 sec, 7.38/7 sec, 6.98/7 sec, 9.34/9 sec, 7.62/8 sec, 15.4/15 sec, 6.06/6 sec, 9.29/10 sec, 15.37/15 sec, 19.29/19 sec, 14.91/15 sec, 13.43/14 sec, 15.76/16 sec, 16.65/16 sec, 11.3/12 sec, 13.95/13 sec, 17.74/18 sec, 18.94/19 sec, 10.95/11 sec, 12.76/13 sec, 11.61/11 sec, 18.04/19 sec, 10.53/10 sec, 11.13/11 sec, 20.94/21 sec, 12.73/13 sec, 8.77/9 sec, 13.08/13 sec, 18.2/18 sec )
[LOG] Nr of iterations: 766 (3, 4, 22, 7, 7, 16, 11, 17, 48, 4, 44, 14, 14, 90, 46, 41, 16, 1, 2, 20, 6, 6, 15, 10, 15, 45, 3, 42, 13, 13, 78, 43, 37, 13 )
[LOG] Total clause computation time: 108.2/112 sec (1.1/1.1 sec, 1.86/1.86 sec, 2.02/2.02 sec, 2.35/2.35 sec, 1.76/1.76 sec, 1.5/1.5 sec, 1.94/1.94 sec, 2.92/2.92 sec, 2.82/2.82 sec, 2.09/2.09 sec, 4.32/4.32 sec, 1.65/1.65 sec, 1.65/1.65 sec, 6.53/6.53 sec, 7.05/7.05 sec, 6/6 sec, 4.14/4.14 sec, 3.54/3.54 sec, 8.22/8.22 sec, 3.21/3.21 sec, 1.84/1.84 sec, 3.31/3.31 sec, 2.38/2.38 sec, 3.11/3.11 sec, 3.51/3.51 sec, 4.18/4.18 sec, 1.94/1.94 sec, 3.33/3.33 sec, 2.44/2.44 sec, 2.69/2.69 sec, 2.83/2.83 sec, 2.57/2.57 sec, 4.54/4.54 sec, 2.86/2.86 sec )
[LOG] Total clause minimization time: 286.6/281 sec (1.89/1.89 sec, 1.56/1.56 sec, 2.83/2.83 sec, 2.87/2.87 sec, 4.01/4.01 sec, 3.91/3.91 sec, 5.4/5.4 sec, 4.02/4.02 sec, 6.48/6.48 sec, 5.49/5.49 sec, 11.03/11.03 sec, 4.37/4.37 sec, 7.6/7.6 sec, 8.78/8.78 sec, 12.19/12.19 sec, 8.84/8.84 sec, 9.24/9.24 sec, 12.2/12.2 sec, 8.41/8.41 sec, 8.06/8.06 sec, 12.08/12.08 sec, 14.4/14.4 sec, 16.53/16.53 sec, 7.81/7.81 sec, 9.23/9.23 sec, 7.4/7.4 sec, 16.07/16.07 sec, 7.16/7.16 sec, 8.66/8.66 sec, 18.22/18.22 sec, 9.88/9.88 sec, 6.16/6.16 sec, 8.5/8.5 sec, 15.32/15.32 sec )
[LOG] Total clause size reduction: 119924 --> 2522 (1052 --> 3, 1479 --> 7, 8946 --> 49, 2448 --> 10, 2340 --> 7, 5580 --> 22, 3580 --> 14, 5440 --> 30, 18565 --> 200, 945 --> 4, 13545 --> 179, 3809 --> 18, 3679 --> 14, 22339 --> 569, 11250 --> 170, 9960 --> 114, 3720 --> 46, 1 --> 1, 2 --> 2, 43 --> 43, 10 --> 10, 7 --> 7, 22 --> 22, 14 --> 13, 25 --> 25, 178 --> 153, 4 --> 4, 170 --> 162, 18 --> 18, 14 --> 14, 460 --> 343, 155 --> 125, 94 --> 94, 30 --> 30 )
[LOG] Average clause size reduction: 156.559 --> 3.29243 (350.667 --> 1, 369.75 --> 1.75, 406.636 --> 2.22727, 349.714 --> 1.42857, 334.286 --> 1, 348.75 --> 1.375, 325.455 --> 1.27273, 320 --> 1.76471, 386.771 --> 4.16667, 236.25 --> 1, 307.841 --> 4.06818, 272.071 --> 1.28571, 262.786 --> 1, 248.211 --> 6.32222, 244.565 --> 3.69565, 242.927 --> 2.78049, 232.5 --> 2.875, 1 --> 1, 1 --> 1, 2.15 --> 2.15, 1.66667 --> 1.66667, 1.16667 --> 1.16667, 1.46667 --> 1.46667, 1.4 --> 1.3, 1.66667 --> 1.66667, 3.95556 --> 3.4, 1.33333 --> 1.33333, 4.04762 --> 3.85714, 1.38462 --> 1.38462, 1.07692 --> 1.07692, 5.89744 --> 4.39744, 3.60465 --> 2.90698, 2.54054 --> 2.54054, 2.30769 --> 2.30769 )
[LOG] Overall execution time: 398.01 sec CPU time.
[LOG] Overall execution time: 398 sec real time.
Synthesis time: 398.37 sec (Real time) / 393.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.76 sec (Real time) / 12.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1607 13 43 1 1535
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 516.96 sec CPU time.
[LOG] Relation determinization time: 517 sec real time.
[LOG] Final circuit size: 1168 new AND gates.
[LOG] Size before ABC: 1445 AND gates.
[LOG] Size after ABC: 1166 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 514.43/515 sec (6.79/7 sec, 8.24/8 sec, 6.49/7 sec, 7.78/7 sec, 6.13/6 sec, 9.81/10 sec, 7.16/7 sec, 8.55/9 sec, 17.06/17 sec, 7.85/8 sec, 8.63/9 sec, 8.29/8 sec, 7.51/7 sec, 8.07/8 sec, 20.5/21 sec, 23.87/24 sec, 21.7/21 sec, 22.17/23 sec, 19/19 sec, 20.03/20 sec, 17.52/17 sec, 16.54/17 sec, 19.25/19 sec, 19.41/19 sec, 16.02/16 sec, 17.04/18 sec, 15.37/15 sec, 16.71/17 sec, 18.24/18 sec, 12.25/12 sec, 17.59/18 sec, 18.01/18 sec, 11.69/11 sec, 16.94/17 sec, 16.64/17 sec, 19.58/20 sec )
[LOG] Nr of iterations: 903 (2, 2, 22, 14, 12, 11, 9, 19, 62, 10, 48, 24, 26, 27, 85, 74, 26, 18, 1, 1, 20, 12, 8, 10, 7, 12, 54, 7, 42, 18, 24, 23, 71, 63, 25, 14 )
[LOG] Total clause computation time: 164/169 sec (1.85/1.85 sec, 3.74/3.74 sec, 2.78/2.78 sec, 4.18/4.18 sec, 2.29/2.29 sec, 6.1/6.1 sec, 2.64/2.64 sec, 4.03/4.03 sec, 5.71/5.71 sec, 2.23/2.23 sec, 3.8/3.8 sec, 3.57/3.57 sec, 2.37/2.37 sec, 2.17/2.17 sec, 7.53/7.53 sec, 11.45/11.45 sec, 8.65/8.65 sec, 8.12/8.12 sec, 3.56/3.56 sec, 7.44/7.44 sec, 3.34/3.34 sec, 5.64/5.64 sec, 2.76/2.76 sec, 4.53/4.53 sec, 3.61/3.61 sec, 3.42/3.42 sec, 4.74/4.74 sec, 3.37/3.37 sec, 8.3/8.3 sec, 3.57/3.57 sec, 3.75/3.75 sec, 2.89/2.89 sec, 2.7/2.7 sec, 5.92/5.92 sec, 3.39/3.39 sec, 7.86/7.86 sec )
[LOG] Total clause minimization time: 348.63/345 sec (4.9/4.9 sec, 4.45/4.45 sec, 3.67/3.67 sec, 3.55/3.55 sec, 3.78/3.78 sec, 3.66/3.66 sec, 4.46/4.46 sec, 4.46/4.46 sec, 11.28/11.28 sec, 5.56/5.56 sec, 4.78/4.78 sec, 4.65/4.65 sec, 5.07/5.07 sec, 5.84/5.84 sec, 12.89/12.89 sec, 12.31/12.31 sec, 12.96/12.96 sec, 13.97/13.97 sec, 15.41/15.41 sec, 12.55/12.55 sec, 14.14/14.14 sec, 10.87/10.87 sec, 16.46/16.46 sec, 14.84/14.84 sec, 12.38/12.38 sec, 13.59/13.59 sec, 10.6/10.6 sec, 13.31/13.31 sec, 9.89/9.89 sec, 8.65/8.65 sec, 13.8/13.8 sec, 15.08/15.08 sec, 8.94/8.94 sec, 10.97/10.97 sec, 13.22/13.22 sec, 11.69/11.69 sec )
[LOG] Total clause size reduction: 152910 --> 2946 (561 --> 1, 524 --> 1, 9555 --> 57, 5720 --> 26, 4686 --> 21, 4070 --> 16, 3136 --> 11, 6750 --> 34, 21960 --> 280, 3123 --> 12, 16215 --> 190, 7452 --> 56, 7475 --> 32, 7774 --> 34, 22260 --> 485, 19272 --> 387, 6575 --> 76, 4454 --> 54, 1 --> 1, 1 --> 1, 52 --> 52, 21 --> 21, 13 --> 12, 16 --> 16, 9 --> 9, 13 --> 13, 205 --> 190, 8 --> 8, 153 --> 141, 27 --> 25, 30 --> 26, 27 --> 27, 360 --> 265, 299 --> 258, 76 --> 71, 37 --> 37 )
[LOG] Average clause size reduction: 169.336 --> 3.26246 (280.5 --> 0.5, 262 --> 0.5, 434.318 --> 2.59091, 408.571 --> 1.85714, 390.5 --> 1.75, 370 --> 1.45455, 348.444 --> 1.22222, 355.263 --> 1.78947, 354.194 --> 4.51613, 312.3 --> 1.2, 337.812 --> 3.95833, 310.5 --> 2.33333, 287.5 --> 1.23077, 287.926 --> 1.25926, 261.882 --> 5.70588, 260.432 --> 5.22973, 252.885 --> 2.92308, 247.444 --> 3, 1 --> 1, 1 --> 1, 2.6 --> 2.6, 1.75 --> 1.75, 1.625 --> 1.5, 1.6 --> 1.6, 1.28571 --> 1.28571, 1.08333 --> 1.08333, 3.7963 --> 3.51852, 1.14286 --> 1.14286, 3.64286 --> 3.35714, 1.5 --> 1.38889, 1.25 --> 1.08333, 1.17391 --> 1.17391, 5.07042 --> 3.73239, 4.74603 --> 4.09524, 3.04 --> 2.84, 2.64286 --> 2.64286 )
[LOG] Overall execution time: 516.97 sec CPU time.
[LOG] Overall execution time: 517 sec real time.
Synthesis time: 517.34 sec (Real time) / 511.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.96 sec (Real time) / 17.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1737 14 45 1 1662
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 622.91 sec CPU time.
[LOG] Relation determinization time: 623 sec real time.
[LOG] Final circuit size: 875 new AND gates.
[LOG] Size before ABC: 1062 AND gates.
[LOG] Size after ABC: 875 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 619.78/620 sec (8.33/8 sec, 8.47/8 sec, 5.76/6 sec, 12.17/12 sec, 9.9/10 sec, 7.58/8 sec, 12.17/12 sec, 13.1/13 sec, 12.45/12 sec, 14.97/15 sec, 16.15/17 sec, 16.02/16 sec, 8.76/8 sec, 14.82/15 sec, 11.45/12 sec, 14.78/14 sec, 11.86/12 sec, 27.96/28 sec, 25.33/26 sec, 17.37/17 sec, 15.36/15 sec, 19.39/20 sec, 21.22/21 sec, 15.28/15 sec, 19.74/20 sec, 16.28/16 sec, 15.12/15 sec, 22.09/23 sec, 18.34/18 sec, 24.84/25 sec, 19.61/19 sec, 22.34/23 sec, 26.14/26 sec, 15.08/15 sec, 20.32/20 sec, 13.36/14 sec, 20.63/20 sec, 25.24/26 sec )
[LOG] Nr of iterations: 681 (9, 10, 3, 39, 36, 8, 10, 13, 6, 17, 13, 17, 21, 16, 10, 18, 72, 21, 20, 7, 8, 2, 36, 26, 6, 9, 12, 5, 16, 11, 16, 19, 14, 9, 17, 70, 20, 19 )
[LOG] Total clause computation time: 196.13/195 sec (5.24/5.24 sec, 5.34/5.34 sec, 1.74/1.74 sec, 3/3 sec, 5.97/5.97 sec, 4.12/4.12 sec, 5.05/5.05 sec, 4.47/4.47 sec, 4.46/4.46 sec, 5.78/5.78 sec, 7.46/7.46 sec, 6.41/6.41 sec, 2.95/2.95 sec, 4.22/4.22 sec, 3.63/3.63 sec, 5.01/5.01 sec, 5.96/5.96 sec, 11.2/11.2 sec, 10.91/10.91 sec, 9.23/9.23 sec, 7.88/7.88 sec, 3.75/3.75 sec, 6.27/6.27 sec, 4.67/4.67 sec, 4.04/4.04 sec, 4.96/4.96 sec, 4.13/4.13 sec, 3.09/3.09 sec, 2.13/2.13 sec, 4.54/4.54 sec, 3.59/3.59 sec, 1.86/1.86 sec, 2.51/2.51 sec, 3.41/3.41 sec, 4.08/4.08 sec, 3.49/3.49 sec, 7.94/7.94 sec, 11.64/11.64 sec )
[LOG] Total clause minimization time: 421.53/421 sec (3.04/3.04 sec, 3.07/3.07 sec, 3.96/3.96 sec, 9.12/9.12 sec, 3.86/3.86 sec, 3.4/3.4 sec, 7.06/7.06 sec, 8.57/8.57 sec, 7.92/7.92 sec, 9.13/9.13 sec, 8.63/8.63 sec, 9.54/9.54 sec, 5.75/5.75 sec, 10.54/10.54 sec, 7.75/7.75 sec, 9.69/9.69 sec, 5.82/5.82 sec, 16.68/16.68 sec, 14.35/14.35 sec, 8.1/8.1 sec, 7.43/7.43 sec, 15.6/15.6 sec, 14.9/14.9 sec, 10.56/10.56 sec, 15.65/15.65 sec, 11.28/11.28 sec, 10.95/10.95 sec, 18.96/18.96 sec, 16.15/16.15 sec, 20.26/20.26 sec, 15.97/15.97 sec, 20.44/20.44 sec, 23.56/23.56 sec, 11.64/11.64 sec, 16.19/16.19 sec, 9.83/9.83 sec, 12.63/12.63 sec, 13.55/13.55 sec )
[LOG] Total clause size reduction: 130517 --> 1766 (4272 --> 10, 4797 --> 15, 1204 --> 2, 21356 --> 148, 19005 --> 151, 2947 --> 9, 3690 --> 13, 4752 --> 17, 1905 --> 8, 6016 --> 28, 4332 --> 23, 5712 --> 25, 6480 --> 35, 4620 --> 28, 2646 --> 28, 5032 --> 25, 20093 --> 269, 5560 --> 73, 5263 --> 58, 7 --> 7, 9 --> 9, 2 --> 2, 131 --> 120, 80 --> 74, 7 --> 7, 13 --> 13, 17 --> 17, 8 --> 8, 28 --> 27, 19 --> 19, 25 --> 25, 26 --> 26, 22 --> 22, 28 --> 26, 25 --> 25, 257 --> 254, 73 --> 62, 58 --> 58 )
[LOG] Average clause size reduction: 191.655 --> 2.59325 (474.667 --> 1.11111, 479.7 --> 1.5, 401.333 --> 0.666667, 547.59 --> 3.79487, 527.917 --> 4.19444, 368.375 --> 1.125, 369 --> 1.3, 365.538 --> 1.30769, 317.5 --> 1.33333, 353.882 --> 1.64706, 333.231 --> 1.76923, 336 --> 1.47059, 308.571 --> 1.66667, 288.75 --> 1.75, 264.6 --> 2.8, 279.556 --> 1.38889, 279.069 --> 3.73611, 264.762 --> 3.47619, 263.15 --> 2.9, 1 --> 1, 1.125 --> 1.125, 1 --> 1, 3.63889 --> 3.33333, 3.07692 --> 2.84615, 1.16667 --> 1.16667, 1.44444 --> 1.44444, 1.41667 --> 1.41667, 1.6 --> 1.6, 1.75 --> 1.6875, 1.72727 --> 1.72727, 1.5625 --> 1.5625, 1.36842 --> 1.36842, 1.57143 --> 1.57143, 3.11111 --> 2.88889, 1.47059 --> 1.47059, 3.67143 --> 3.62857, 3.65 --> 3.1, 3.05263 --> 3.05263 )
[LOG] Overall execution time: 622.93 sec CPU time.
[LOG] Overall execution time: 623 sec real time.
Synthesis time: 623.27 sec (Real time) / 616.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.81 sec (Real time) / 8.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1487 15 47 1 1406
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 456.58 sec CPU time.
[LOG] Relation determinization time: 457 sec real time.
[LOG] Final circuit size: 957 new AND gates.
[LOG] Size before ABC: 1151 AND gates.
[LOG] Size after ABC: 957 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 454.13/455 sec (6.42/7 sec, 3.65/3 sec, 4.44/5 sec, 8.79/9 sec, 6.85/7 sec, 7.07/7 sec, 6.75/6 sec, 7.76/8 sec, 6.92/7 sec, 7.25/7 sec, 8.04/8 sec, 6.89/7 sec, 6.67/7 sec, 7.31/7 sec, 7.34/8 sec, 8.97/9 sec, 8.74/8 sec, 7.08/7 sec, 22.71/23 sec, 17.96/18 sec, 13.82/14 sec, 13.03/13 sec, 14.86/15 sec, 16.98/17 sec, 11.67/12 sec, 14.53/14 sec, 16.04/16 sec, 9.92/10 sec, 12.63/13 sec, 16.41/16 sec, 15.22/15 sec, 14.65/15 sec, 15.28/15 sec, 14.89/15 sec, 10.52/11 sec, 12.02/12 sec, 11.35/11 sec, 15.23/15 sec, 13.16/13 sec, 24.31/25 sec )
[LOG] Nr of iterations: 778 (11, 5, 3, 32, 36, 9, 11, 12, 8, 14, 18, 11, 18, 6, 25, 11, 125, 44, 19, 15, 5, 4, 2, 15, 23, 8, 10, 9, 7, 10, 17, 10, 17, 5, 23, 9, 107, 33, 17, 14 )
[LOG] Total clause computation time: 158.85/166 sec (4.24/4.24 sec, 1.99/1.99 sec, 0.66/0.66 sec, 2.96/2.96 sec, 2.94/2.94 sec, 2.91/2.91 sec, 2.84/2.84 sec, 2.67/2.67 sec, 2.61/2.61 sec, 2.9/2.9 sec, 3.42/3.42 sec, 2.26/2.26 sec, 3.13/3.13 sec, 2.89/2.89 sec, 4.94/4.94 sec, 3.27/3.27 sec, 4.67/4.67 sec, 2.3/2.3 sec, 9.36/9.36 sec, 9.48/9.48 sec, 10.26/10.26 sec, 8.29/8.29 sec, 3.43/3.43 sec, 5.58/5.58 sec, 2.53/2.53 sec, 2.39/2.39 sec, 3.17/3.17 sec, 2.71/2.71 sec, 3.09/3.09 sec, 2.91/2.91 sec, 1.85/1.85 sec, 2.33/2.33 sec, 3.27/3.27 sec, 1.08/1.08 sec, 2.98/2.98 sec, 1.75/1.75 sec, 4.5/4.5 sec, 1.27/1.27 sec, 5.25/5.25 sec, 17.77/17.77 sec )
[LOG] Total clause minimization time: 293.45/288 sec (2.13/2.13 sec, 1.61/1.61 sec, 3.72/3.72 sec, 5.77/5.77 sec, 3.86/3.86 sec, 4.11/4.11 sec, 3.87/3.87 sec, 5.04/5.04 sec, 4.26/4.26 sec, 4.29/4.29 sec, 4.56/4.56 sec, 4.58/4.58 sec, 3.49/3.49 sec, 4.37/4.37 sec, 2.33/2.33 sec, 5.64/5.64 sec, 4/4 sec, 4.72/4.72 sec, 13.27/13.27 sec, 8.42/8.42 sec, 3.53/3.53 sec, 4.7/4.7 sec, 11.4/11.4 sec, 11.37/11.37 sec, 9.11/9.11 sec, 12.11/12.11 sec, 12.83/12.83 sec, 7.18/7.18 sec, 9.51/9.51 sec, 13.47/13.47 sec, 13.34/13.34 sec, 12.28/12.28 sec, 11.97/11.97 sec, 13.77/13.77 sec, 7.5/7.5 sec, 10.23/10.23 sec, 6.79/6.79 sec, 13.93/13.93 sec, 7.88/7.88 sec, 6.51/6.51 sec )
[LOG] Total clause size reduction: 158726 --> 2254 (5620 --> 17, 2244 --> 5, 1272 --> 2, 18445 --> 135, 20300 --> 159, 3592 --> 10, 4360 --> 15, 4653 --> 17, 2849 --> 9, 5109 --> 44, 6443 --> 23, 3670 --> 17, 5967 --> 25, 1740 --> 11, 8256 --> 48, 3180 --> 24, 38068 --> 523, 12728 --> 145, 5238 --> 81, 4060 --> 51, 5 --> 5, 5 --> 5, 2 --> 2, 39 --> 39, 73 --> 65, 10 --> 10, 15 --> 15, 11 --> 11, 9 --> 9, 20 --> 20, 23 --> 23, 17 --> 17, 25 --> 25, 11 --> 11, 41 --> 40, 19 --> 19, 401 --> 379, 82 --> 81, 73 --> 66, 51 --> 51 )
[LOG] Average clause size reduction: 204.018 --> 2.89717 (510.909 --> 1.54545, 448.8 --> 1, 424 --> 0.666667, 576.406 --> 4.21875, 563.889 --> 4.41667, 399.111 --> 1.11111, 396.364 --> 1.36364, 387.75 --> 1.41667, 356.125 --> 1.125, 364.929 --> 3.14286, 357.944 --> 1.27778, 333.636 --> 1.54545, 331.5 --> 1.38889, 290 --> 1.83333, 330.24 --> 1.92, 289.091 --> 2.18182, 304.544 --> 4.184, 289.273 --> 3.29545, 275.684 --> 4.26316, 270.667 --> 3.4, 1 --> 1, 1.25 --> 1.25, 1 --> 1, 2.6 --> 2.6, 3.17391 --> 2.82609, 1.25 --> 1.25, 1.5 --> 1.5, 1.22222 --> 1.22222, 1.28571 --> 1.28571, 2 --> 2, 1.35294 --> 1.35294, 1.7 --> 1.7, 1.47059 --> 1.47059, 2.2 --> 2.2, 1.78261 --> 1.73913, 2.11111 --> 2.11111, 3.74766 --> 3.54206, 2.48485 --> 2.45455, 4.29412 --> 3.88235, 3.64286 --> 3.64286 )
[LOG] Overall execution time: 456.59 sec CPU time.
[LOG] Overall execution time: 457 sec real time.
Synthesis time: 456.94 sec (Real time) / 451.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.35 sec (Real time) / 10.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1603 16 49 1 1518
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 769.75 sec CPU time.
[LOG] Relation determinization time: 770 sec real time.
[LOG] Final circuit size: 1211 new AND gates.
[LOG] Size before ABC: 1459 AND gates.
[LOG] Size after ABC: 1210 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 766.1/766 sec (10.72/11 sec, 10.69/11 sec, 9.73/10 sec, 20.18/20 sec, 8.3/8 sec, 11.13/11 sec, 10.55/11 sec, 9.13/9 sec, 9.04/9 sec, 12.28/12 sec, 10.85/11 sec, 11.09/11 sec, 10.04/10 sec, 11.81/12 sec, 13.51/14 sec, 10.64/10 sec, 19.94/20 sec, 11.26/11 sec, 10.82/11 sec, 30.95/31 sec, 37.63/38 sec, 21.33/21 sec, 20.44/21 sec, 27.97/28 sec, 18.23/18 sec, 16.61/16 sec, 21.38/22 sec, 25.23/25 sec, 26.64/27 sec, 21.64/21 sec, 20.33/21 sec, 24.47/24 sec, 20.85/21 sec, 26.67/27 sec, 27.81/28 sec, 19.14/19 sec, 25/25 sec, 21.69/21 sec, 24.15/24 sec, 16.31/16 sec, 23.42/23 sec, 26.5/27 sec )
[LOG] Nr of iterations: 1003 (8, 6, 3, 35, 22, 8, 11, 7, 13, 12, 15, 18, 18, 11, 21, 24, 124, 49, 58, 31, 50, 7, 5, 1, 29, 11, 6, 9, 5, 10, 11, 14, 16, 16, 10, 19, 23, 99, 44, 45, 30, 49 )
[LOG] Total clause computation time: 227.5/228 sec (4.11/4.11 sec, 6.49/6.49 sec, 1.72/1.72 sec, 4.43/4.43 sec, 4.47/4.47 sec, 4.9/4.9 sec, 3.35/3.35 sec, 3.19/3.19 sec, 2.97/2.97 sec, 5.95/5.95 sec, 4.65/4.65 sec, 4.46/4.46 sec, 4.03/4.03 sec, 5/5 sec, 4.95/4.95 sec, 6.5/6.5 sec, 9.67/9.67 sec, 5.89/5.89 sec, 3.18/3.18 sec, 11.76/11.76 sec, 11/11 sec, 9.33/9.33 sec, 8.92/8.92 sec, 5.4/5.4 sec, 3.73/3.73 sec, 4.01/4.01 sec, 5.25/5.25 sec, 10.97/10.97 sec, 4.05/4.05 sec, 4.75/4.75 sec, 4.3/4.3 sec, 7.82/7.82 sec, 3.21/3.21 sec, 4.13/4.13 sec, 5.83/5.83 sec, 3.26/3.26 sec, 3.18/3.18 sec, 4.63/4.63 sec, 3.06/3.06 sec, 2.57/2.57 sec, 9.04/9.04 sec, 7.39/7.39 sec )
[LOG] Total clause minimization time: 535.84/536 sec (6.55/6.55 sec, 4.13/4.13 sec, 7.94/7.94 sec, 15.64/15.64 sec, 3.76/3.76 sec, 6.15/6.15 sec, 7.12/7.12 sec, 5.87/5.87 sec, 5.99/5.99 sec, 6.23/6.23 sec, 6.13/6.13 sec, 6.57/6.57 sec, 5.95/5.95 sec, 6.74/6.74 sec, 8.49/8.49 sec, 4.06/4.06 sec, 10.16/10.16 sec, 5.27/5.27 sec, 7.54/7.54 sec, 19.09/19.09 sec, 26.51/26.51 sec, 11.96/11.96 sec, 11.47/11.47 sec, 22.53/22.53 sec, 14.45/14.45 sec, 12.56/12.56 sec, 16.08/16.08 sec, 14.21/14.21 sec, 22.54/22.54 sec, 16.85/16.85 sec, 15.98/15.98 sec, 16.6/16.6 sec, 17.58/17.58 sec, 22.49/22.49 sec, 21.92/21.92 sec, 15.83/15.83 sec, 21.77/21.77 sec, 17/17 sec, 21.04/21.04 sec, 13.69/13.69 sec, 14.33/14.33 sec, 19.07/19.07 sec )
[LOG] Total clause size reduction: 198850 --> 2833 (4207 --> 8, 3000 --> 7, 1362 --> 3, 21590 --> 121, 12915 --> 97, 3311 --> 9, 4610 --> 19, 2682 --> 10, 5184 --> 19, 4598 --> 19, 5642 --> 22, 6630 --> 27, 6341 --> 28, 3610 --> 27, 7080 --> 35, 7843 --> 38, 40713 --> 601, 15120 --> 127, 17442 --> 183, 9030 --> 109, 14700 --> 152, 8 --> 8, 7 --> 7, 1 --> 1, 83 --> 77, 24 --> 24, 7 --> 7, 15 --> 15, 7 --> 7, 15 --> 15, 19 --> 19, 22 --> 22, 20 --> 20, 21 --> 21, 27 --> 25, 30 --> 30, 38 --> 38, 413 --> 365, 105 --> 105, 117 --> 117, 109 --> 97, 152 --> 152 )
[LOG] Average clause size reduction: 198.255 --> 2.82453 (525.875 --> 1, 500 --> 1.16667, 454 --> 1, 616.857 --> 3.45714, 587.045 --> 4.40909, 413.875 --> 1.125, 419.091 --> 1.72727, 383.143 --> 1.42857, 398.769 --> 1.46154, 383.167 --> 1.58333, 376.133 --> 1.46667, 368.333 --> 1.5, 352.278 --> 1.55556, 328.182 --> 2.45455, 337.143 --> 1.66667, 326.792 --> 1.58333, 328.331 --> 4.84677, 308.571 --> 2.59184, 300.724 --> 3.15517, 291.29 --> 3.51613, 294 --> 3.04, 1.14286 --> 1.14286, 1.4 --> 1.4, 1 --> 1, 2.86207 --> 2.65517, 2.18182 --> 2.18182, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 1.4 --> 1.4, 1.5 --> 1.5, 1.72727 --> 1.72727, 1.57143 --> 1.57143, 1.25 --> 1.25, 1.3125 --> 1.3125, 2.7 --> 2.5, 1.57895 --> 1.57895, 1.65217 --> 1.65217, 4.17172 --> 3.68687, 2.38636 --> 2.38636, 2.6 --> 2.6, 3.63333 --> 3.23333, 3.10204 --> 3.10204 )
[LOG] Overall execution time: 769.77 sec CPU time.
[LOG] Overall execution time: 770 sec real time.
Synthesis time: 770.14 sec (Real time) / 761.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.43 sec (Real time) / 19.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1901 17 51 1 1813
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 953.92 sec CPU time.
[LOG] Relation determinization time: 955 sec real time.
[LOG] Final circuit size: 1318 new AND gates.
[LOG] Size before ABC: 1639 AND gates.
[LOG] Size after ABC: 1317 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 949.33/950 sec (9.14/10 sec, 11.67/11 sec, 15.52/16 sec, 19.4/19 sec, 12.69/13 sec, 14.23/14 sec, 12.63/13 sec, 13.25/13 sec, 13.22/13 sec, 16.01/16 sec, 16/16 sec, 13.93/14 sec, 12.6/13 sec, 14.2/14 sec, 9.32/9 sec, 16.08/17 sec, 26.6/26 sec, 19.18/19 sec, 16.64/17 sec, 16.65/17 sec, 28.53/28 sec, 40.76/41 sec, 33.31/33 sec, 29.63/30 sec, 29.37/29 sec, 33.07/33 sec, 21.58/22 sec, 22.9/23 sec, 21.48/21 sec, 31.64/32 sec, 38.51/38 sec, 24.5/25 sec, 16.94/17 sec, 23.09/23 sec, 19.5/20 sec, 31.74/31 sec, 27.1/27 sec, 24.22/25 sec, 22.49/22 sec, 23.59/24 sec, 20.86/21 sec, 23.09/23 sec, 27.3/27 sec, 35.17/35 sec )
[LOG] Nr of iterations: 967 (8, 4, 2, 41, 28, 9, 14, 9, 7, 13, 17, 15, 22, 12, 15, 10, 111, 40, 57, 14, 30, 25, 6, 3, 1, 40, 21, 7, 12, 8, 6, 12, 16, 14, 21, 10, 13, 8, 110, 37, 54, 13, 28, 24 )
[LOG] Total clause computation time: 309.11/304 sec (4.45/4.45 sec, 6.4/6.4 sec, 2.33/2.33 sec, 5.33/5.33 sec, 5.34/5.34 sec, 6.06/6.06 sec, 6.04/6.04 sec, 5.46/5.46 sec, 5.21/5.21 sec, 8.49/8.49 sec, 8.4/8.4 sec, 4.89/4.89 sec, 4.73/4.73 sec, 4.4/4.4 sec, 3.21/3.21 sec, 9.18/9.18 sec, 12.37/12.37 sec, 7.43/7.43 sec, 4.41/4.41 sec, 6.84/6.84 sec, 14/14 sec, 17.97/17.97 sec, 20.19/20.19 sec, 15.29/15.29 sec, 5.59/5.59 sec, 10.14/10.14 sec, 6.64/6.64 sec, 7.57/7.57 sec, 6.44/6.44 sec, 4.73/4.73 sec, 4.85/4.85 sec, 4.63/4.63 sec, 3.89/3.89 sec, 4.36/4.36 sec, 4.35/4.35 sec, 3.81/3.81 sec, 4.46/4.46 sec, 4.96/4.96 sec, 9.37/9.37 sec, 3.95/3.95 sec, 3.08/3.08 sec, 3.47/3.47 sec, 6.21/6.21 sec, 18.19/18.19 sec )
[LOG] Total clause minimization time: 637.06/642 sec (4.62/4.62 sec, 5.19/5.19 sec, 13.12/13.12 sec, 13.98/13.98 sec, 7.25/7.25 sec, 8.09/8.09 sec, 6.52/6.52 sec, 7.72/7.72 sec, 7.93/7.93 sec, 7.45/7.45 sec, 7.51/7.51 sec, 8.96/8.96 sec, 7.78/7.78 sec, 9.72/9.72 sec, 6.01/6.01 sec, 6.82/6.82 sec, 14.1/14.1 sec, 11.65/11.65 sec, 12.13/12.13 sec, 9.72/9.72 sec, 14.43/14.43 sec, 22.71/22.71 sec, 13.07/13.07 sec, 14.28/14.28 sec, 23.73/23.73 sec, 22.88/22.88 sec, 14.86/14.86 sec, 15.28/15.28 sec, 14.99/14.99 sec, 26.85/26.85 sec, 33.61/33.61 sec, 19.82/19.82 sec, 13/13 sec, 18.68/18.68 sec, 15.1/15.1 sec, 27.88/27.88 sec, 22.59/22.59 sec, 19.21/19.21 sec, 13.03/13.03 sec, 19.57/19.57 sec, 17.71/17.71 sec, 19.57/19.57 sec, 21.02/21.02 sec, 16.92/16.92 sec )
[LOG] Total clause size reduction: 204639 --> 2878 (4452 --> 10, 1932 --> 4, 722 --> 1, 27040 --> 137, 17793 --> 105, 4080 --> 17, 6474 --> 21, 3872 --> 10, 2808 --> 8, 5556 --> 20, 7168 --> 26, 6104 --> 19, 8589 --> 27, 4367 --> 30, 5320 --> 45, 3393 --> 23, 40040 --> 554, 13572 --> 111, 18760 --> 187, 4225 --> 49, 9280 --> 93, 7656 --> 62, 7 --> 7, 4 --> 4, 1 --> 1, 137 --> 128, 60 --> 56, 11 --> 10, 18 --> 18, 10 --> 10, 8 --> 8, 20 --> 19, 26 --> 26, 19 --> 19, 27 --> 27, 21 --> 21, 37 --> 37, 17 --> 17, 554 --> 477, 93 --> 93, 169 --> 154, 49 --> 48, 86 --> 77, 62 --> 62 )
[LOG] Average clause size reduction: 211.623 --> 2.97622 (556.5 --> 1.25, 483 --> 1, 361 --> 0.5, 659.512 --> 3.34146, 635.464 --> 3.75, 453.333 --> 1.88889, 462.429 --> 1.5, 430.222 --> 1.11111, 401.143 --> 1.14286, 427.385 --> 1.53846, 421.647 --> 1.52941, 406.933 --> 1.26667, 390.409 --> 1.22727, 363.917 --> 2.5, 354.667 --> 3, 339.3 --> 2.3, 360.721 --> 4.99099, 339.3 --> 2.775, 329.123 --> 3.2807, 301.786 --> 3.5, 309.333 --> 3.1, 306.24 --> 2.48, 1.16667 --> 1.16667, 1.33333 --> 1.33333, 1 --> 1, 3.425 --> 3.2, 2.85714 --> 2.66667, 1.57143 --> 1.42857, 1.5 --> 1.5, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.66667 --> 1.58333, 1.625 --> 1.625, 1.35714 --> 1.35714, 1.28571 --> 1.28571, 2.1 --> 2.1, 2.84615 --> 2.84615, 2.125 --> 2.125, 5.03636 --> 4.33636, 2.51351 --> 2.51351, 3.12963 --> 2.85185, 3.76923 --> 3.69231, 3.07143 --> 2.75, 2.58333 --> 2.58333 )
[LOG] Overall execution time: 953.95 sec CPU time.
[LOG] Overall execution time: 955 sec real time.
Synthesis time: 954.34 sec (Real time) / 942.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.38 sec (Real time) / 13.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2049 18 53 1 1957
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 1084.66 sec CPU time.
[LOG] Relation determinization time: 1085 sec real time.
[LOG] Final circuit size: 1557 new AND gates.
[LOG] Size before ABC: 1916 AND gates.
[LOG] Size after ABC: 1556 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1079.88/1080 sec (13.1/13 sec, 9.12/9 sec, 13.25/14 sec, 20.85/20 sec, 26.6/27 sec, 12.38/12 sec, 14.79/15 sec, 12.4/13 sec, 12.24/12 sec, 12.49/12 sec, 15.66/16 sec, 13.32/13 sec, 12.21/13 sec, 13.72/13 sec, 12.86/13 sec, 13.63/14 sec, 20.46/20 sec, 13.9/14 sec, 10.94/11 sec, 15.21/15 sec, 14.65/15 sec, 23.46/24 sec, 39.62/39 sec, 46.68/47 sec, 37.83/38 sec, 37.77/37 sec, 30/30 sec, 35.05/36 sec, 36.45/36 sec, 37.21/37 sec, 24.94/25 sec, 36.85/37 sec, 32.71/33 sec, 31.56/31 sec, 30.23/31 sec, 24.79/24 sec, 19.95/20 sec, 33.84/34 sec, 21.69/22 sec, 24.41/24 sec, 20.05/20 sec, 28.08/28 sec, 30.09/30 sec, 33.69/34 sec, 29.87/30 sec, 29.28/29 sec )
[LOG] Nr of iterations: 1119 (8, 5, 2, 36, 20, 9, 11, 12, 8, 21, 10, 14, 20, 28, 10, 17, 115, 48, 53, 31, 14, 90, 21, 7, 4, 1, 35, 14, 8, 8, 10, 7, 17, 9, 13, 17, 25, 9, 14, 96, 38, 46, 26, 8, 84, 20 )
[LOG] Total clause computation time: 343.32/344 sec (8.64/8.64 sec, 4.45/4.45 sec, 1.59/1.59 sec, 4.37/4.37 sec, 11.13/11.13 sec, 5.95/5.95 sec, 5.81/5.81 sec, 5.64/5.64 sec, 5.17/5.17 sec, 8.66/8.66 sec, 6.45/6.45 sec, 7.52/7.52 sec, 4.63/4.63 sec, 5.73/5.73 sec, 4.29/4.29 sec, 5.55/5.55 sec, 10.58/10.58 sec, 6.43/6.43 sec, 3.27/3.27 sec, 6.43/6.43 sec, 5.24/5.24 sec, 11.34/11.34 sec, 20.78/20.78 sec, 25.08/25.08 sec, 25.08/25.08 sec, 7.58/7.58 sec, 9.31/9.31 sec, 13.13/13.13 sec, 6.61/6.61 sec, 6.25/6.25 sec, 6.92/6.92 sec, 5.46/5.46 sec, 5.46/5.46 sec, 3.7/3.7 sec, 5.27/5.27 sec, 5.38/5.38 sec, 5.36/5.36 sec, 4.29/4.29 sec, 2.79/2.79 sec, 7.29/7.29 sec, 2.76/2.76 sec, 2.82/2.82 sec, 4.93/4.93 sec, 3.46/3.46 sec, 12.3/12.3 sec, 12.44/12.44 sec )
[LOG] Total clause minimization time: 733.22/732 sec (4.38/4.38 sec, 4.58/4.58 sec, 11.6/11.6 sec, 16.39/16.39 sec, 15.38/15.38 sec, 6.35/6.35 sec, 8.9/8.9 sec, 6.68/6.68 sec, 6.98/6.98 sec, 3.76/3.76 sec, 9.14/9.14 sec, 5.72/5.72 sec, 7.5/7.5 sec, 7.91/7.91 sec, 8.49/8.49 sec, 8/8 sec, 9.79/9.79 sec, 7.38/7.38 sec, 7.59/7.59 sec, 8.7/8.7 sec, 9.32/9.32 sec, 11.99/11.99 sec, 18.73/18.73 sec, 21.54/21.54 sec, 12.69/12.69 sec, 30.14/30.14 sec, 20.63/20.63 sec, 21.86/21.86 sec, 29.78/29.78 sec, 30.91/30.91 sec, 17.96/17.96 sec, 31.34/31.34 sec, 27.19/27.19 sec, 27.8/27.8 sec, 24.9/24.9 sec, 19.35/19.35 sec, 14.52/14.52 sec, 29.5/29.5 sec, 18.85/18.85 sec, 17.03/17.03 sec, 17.24/17.24 sec, 25.21/25.21 sec, 25.1/25.1 sec, 30.17/30.17 sec, 17.46/17.46 sec, 16.79/16.79 sec )
[LOG] Total clause size reduction: 254114 --> 3732 (4760 --> 8, 2752 --> 8, 772 --> 1, 25340 --> 124, 13490 --> 79, 4328 --> 11, 5270 --> 17, 5654 --> 19, 3493 --> 10, 9880 --> 51, 4311 --> 16, 6188 --> 20, 8341 --> 37, 11475 --> 53, 3672 --> 18, 6464 --> 29, 48222 --> 610, 17719 --> 127, 18928 --> 197, 10470 --> 65, 4420 --> 51, 29815 --> 526, 6680 --> 65, 8 --> 8, 8 --> 8, 1 --> 1, 124 --> 121, 43 --> 35, 11 --> 11, 10 --> 10, 13 --> 13, 10 --> 10, 29 --> 29, 16 --> 16, 20 --> 20, 21 --> 21, 39 --> 39, 18 --> 18, 19 --> 19, 454 --> 429, 81 --> 81, 143 --> 138, 44 --> 44, 20 --> 20, 473 --> 434, 65 --> 65 )
[LOG] Average clause size reduction: 227.09 --> 3.33512 (595 --> 1, 550.4 --> 1.6, 386 --> 0.5, 703.889 --> 3.44444, 674.5 --> 3.95, 480.889 --> 1.22222, 479.091 --> 1.54545, 471.167 --> 1.58333, 436.625 --> 1.25, 470.476 --> 2.42857, 431.1 --> 1.6, 442 --> 1.42857, 417.05 --> 1.85, 409.821 --> 1.89286, 367.2 --> 1.8, 380.235 --> 1.70588, 419.322 --> 5.30435, 369.146 --> 2.64583, 357.132 --> 3.71698, 337.742 --> 2.09677, 315.714 --> 3.64286, 331.278 --> 5.84444, 318.095 --> 3.09524, 1.14286 --> 1.14286, 2 --> 2, 1 --> 1, 3.54286 --> 3.45714, 3.07143 --> 2.5, 1.375 --> 1.375, 1.25 --> 1.25, 1.3 --> 1.3, 1.42857 --> 1.42857, 1.70588 --> 1.70588, 1.77778 --> 1.77778, 1.53846 --> 1.53846, 1.23529 --> 1.23529, 1.56 --> 1.56, 2 --> 2, 1.35714 --> 1.35714, 4.72917 --> 4.46875, 2.13158 --> 2.13158, 3.1087 --> 3, 1.69231 --> 1.69231, 2.5 --> 2.5, 5.63095 --> 5.16667, 3.25 --> 3.25 )
[LOG] Overall execution time: 1084.68 sec CPU time.
[LOG] Overall execution time: 1085 sec real time.
Synthesis time: 1085.12 sec (Real time) / 1069.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.83 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 53.10 sec (Real time) / 53.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2338 19 55 1 2242
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 1126.08 sec CPU time.
[LOG] Relation determinization time: 1126 sec real time.
[LOG] Final circuit size: 1129 new AND gates.
[LOG] Size before ABC: 1315 AND gates.
[LOG] Size after ABC: 1128 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1120.21/1121 sec (13.2/13 sec, 15.04/15 sec, 18.74/19 sec, 24.98/25 sec, 13.68/14 sec, 13.96/14 sec, 16.34/16 sec, 12.69/13 sec, 16.45/16 sec, 15.45/16 sec, 15.75/16 sec, 15.13/15 sec, 14.22/14 sec, 12.48/13 sec, 15/15 sec, 8.61/8 sec, 27.83/28 sec, 17.93/18 sec, 16.15/16 sec, 13.86/14 sec, 13.49/13 sec, 19.45/20 sec, 22.5/22 sec, 22.15/23 sec, 22.97/23 sec, 26.79/26 sec, 41.09/42 sec, 26.34/26 sec, 27.28/27 sec, 31.16/31 sec, 28.59/29 sec, 27.4/27 sec, 31.13/31 sec, 36.55/37 sec, 33.28/33 sec, 41.73/42 sec, 19.98/20 sec, 31.97/32 sec, 29.26/29 sec, 30.53/31 sec, 23.05/23 sec, 24.97/25 sec, 31.37/31 sec, 25.89/26 sec, 25.36/25 sec, 35.73/36 sec, 40.58/41 sec, 32.13/32 sec )
[LOG] Nr of iterations: 884 (7, 11, 2, 28, 31, 9, 8, 7, 10, 13, 16, 10, 13, 13, 26, 17, 50, 9, 55, 28, 11, 10, 48, 46, 6, 10, 1, 23, 19, 8, 6, 6, 8, 12, 15, 9, 12, 9, 24, 16, 36, 7, 49, 27, 8, 9, 41, 45 )
[LOG] Total clause computation time: 311.53/310 sec (7.65/7.65 sec, 9.1/9.1 sec, 3.01/3.01 sec, 5.82/5.82 sec, 6.82/6.82 sec, 5.37/5.37 sec, 9.48/9.48 sec, 4.97/4.97 sec, 6.47/6.47 sec, 6.56/6.56 sec, 6.23/6.23 sec, 7.06/7.06 sec, 9.44/9.44 sec, 5.68/5.68 sec, 7.64/7.64 sec, 3.99/3.99 sec, 17.37/17.37 sec, 6.08/6.08 sec, 5.82/5.82 sec, 5.31/5.31 sec, 6.41/6.41 sec, 6.12/6.12 sec, 12.1/12.1 sec, 11.51/11.51 sec, 6.63/6.63 sec, 10.56/10.56 sec, 8.25/8.25 sec, 7.48/7.48 sec, 9.97/9.97 sec, 6.14/6.14 sec, 10.85/10.85 sec, 4.94/4.94 sec, 5.97/5.97 sec, 3.82/3.82 sec, 5.76/5.76 sec, 3.36/3.36 sec, 4.08/4.08 sec, 4.84/4.84 sec, 3.57/3.57 sec, 3.48/3.48 sec, 5.27/5.27 sec, 3.41/3.41 sec, 3.6/3.6 sec, 4.89/4.89 sec, 3.88/3.88 sec, 1.66/1.66 sec, 6.47/6.47 sec, 6.64/6.64 sec )
[LOG] Total clause minimization time: 804.84/804 sec (5.46/5.46 sec, 5.85/5.85 sec, 15.62/15.62 sec, 19.09/19.09 sec, 6.76/6.76 sec, 8.5/8.5 sec, 6.79/6.79 sec, 7.63/7.63 sec, 9.88/9.88 sec, 8.79/8.79 sec, 9.43/9.43 sec, 8/8 sec, 4.68/4.68 sec, 6.7/6.7 sec, 7.23/7.23 sec, 4.53/4.53 sec, 10.33/10.33 sec, 11.75/11.75 sec, 10.23/10.23 sec, 8.45/8.45 sec, 6.97/6.97 sec, 13.25/13.25 sec, 10.31/10.31 sec, 10.52/10.52 sec, 16.29/16.29 sec, 16.18/16.18 sec, 32.79/32.79 sec, 18.78/18.78 sec, 17.24/17.24 sec, 24.96/24.96 sec, 17.69/17.69 sec, 22.4/22.4 sec, 25.1/25.1 sec, 32.65/32.65 sec, 27.46/27.46 sec, 38.31/38.31 sec, 15.84/15.84 sec, 27.07/27.07 sec, 25.63/25.63 sec, 27/27 sec, 17.71/17.71 sec, 21.5/21.5 sec, 27.68/27.68 sec, 20.93/20.93 sec, 21.42/21.42 sec, 34.01/34.01 sec, 34.02/34.02 sec, 25.43/25.43 sec )
[LOG] Total clause size reduction: 223008 --> 2319 (4362 --> 7, 7350 --> 13, 825 --> 1, 20817 --> 96, 22620 --> 117, 4696 --> 10, 4102 --> 14, 3360 --> 7, 4905 --> 21, 6372 --> 24, 7725 --> 24, 4518 --> 15, 5928 --> 25, 5664 --> 43, 12150 --> 42, 7264 --> 24, 21658 --> 263, 3400 --> 18, 22680 --> 149, 10935 --> 57, 3910 --> 30, 3321 --> 20, 17108 --> 202, 16335 --> 139, 7 --> 7, 13 --> 13, 1 --> 1, 61 --> 61, 49 --> 47, 10 --> 10, 8 --> 8, 7 --> 7, 13 --> 13, 24 --> 24, 24 --> 24, 15 --> 15, 25 --> 25, 16 --> 16, 37 --> 37, 24 --> 24, 148 --> 120, 13 --> 13, 121 --> 120, 57 --> 57, 20 --> 20, 20 --> 20, 151 --> 137, 139 --> 139 )
[LOG] Average clause size reduction: 252.271 --> 2.6233 (623.143 --> 1, 668.182 --> 1.18182, 412.5 --> 0.5, 743.464 --> 3.42857, 729.677 --> 3.77419, 521.778 --> 1.11111, 512.75 --> 1.75, 480 --> 1, 490.5 --> 2.1, 490.154 --> 1.84615, 482.812 --> 1.5, 451.8 --> 1.5, 456 --> 1.92308, 435.692 --> 3.30769, 467.308 --> 1.61538, 427.294 --> 1.41176, 433.16 --> 5.26, 377.778 --> 2, 412.364 --> 2.70909, 390.536 --> 2.03571, 355.455 --> 2.72727, 332.1 --> 2, 356.417 --> 4.20833, 355.109 --> 3.02174, 1.16667 --> 1.16667, 1.3 --> 1.3, 1 --> 1, 2.65217 --> 2.65217, 2.57895 --> 2.47368, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.16667 --> 1.16667, 1.625 --> 1.625, 2 --> 2, 1.6 --> 1.6, 1.66667 --> 1.66667, 2.08333 --> 2.08333, 1.77778 --> 1.77778, 1.54167 --> 1.54167, 1.5 --> 1.5, 4.11111 --> 3.33333, 1.85714 --> 1.85714, 2.46939 --> 2.44898, 2.11111 --> 2.11111, 2.5 --> 2.5, 2.22222 --> 2.22222, 3.68293 --> 3.34146, 3.08889 --> 3.08889 )
[LOG] Overall execution time: 1126.1 sec CPU time.
[LOG] Overall execution time: 1126 sec real time.
Synthesis time: 1126.45 sec (Real time) / 1116.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.75 sec (Real time) / 25.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 1963 20 58 1 1862
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.63 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 115 AND gates.
[LOG] Size after ABC: 80 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.62/1 sec (0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.01/0 sec, 0.06/0 sec, 0.04/0 sec, 0.06/0 sec, 0.07/0 sec, 0.08/0 sec, 0.08/0 sec, 0.06/0 sec, 0.04/1 sec )
[LOG] Nr of iterations: 80 (12, 11, 3, 2, 13, 4, 9, 10, 2, 1, 11, 2 )
[LOG] Total clause computation time: 0.21/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.37/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 4835 --> 141 (1496 --> 21, 1280 --> 19, 222 --> 4, 166 --> 0, 1296 --> 30, 309 --> 4, 15 --> 13, 19 --> 18, 4 --> 4, 0 --> 0, 26 --> 26, 2 --> 2 )
[LOG] Average clause size reduction: 60.4375 --> 1.7625 (124.667 --> 1.75, 116.364 --> 1.72727, 74 --> 1.33333, 83 --> 0, 99.6923 --> 2.30769, 77.25 --> 1, 1.66667 --> 1.44444, 1.9 --> 1.8, 2 --> 2, 0 --> 0, 2.36364 --> 2.36364, 1 --> 1 )
[LOG] Overall execution time: 0.63 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 255 5 23 1 222
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 2.75 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 147 new AND gates.
[LOG] Size before ABC: 182 AND gates.
[LOG] Size after ABC: 146 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.73/3 sec (0.09/0 sec, 0.08/0 sec, 0.08/0 sec, 0.14/0 sec, 0.15/1 sec, 0.11/0 sec, 0.09/0 sec, 0.29/0 sec, 0.21/0 sec, 0.29/1 sec, 0.26/0 sec, 0.47/0 sec, 0.11/0 sec, 0.36/1 sec )
[LOG] Nr of iterations: 123 (18, 16, 6, 8, 5, 16, 2, 15, 9, 4, 4, 4, 15, 1 )
[LOG] Total clause computation time: 0.62/0 sec (0.05/0.05 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 2.07/3 sec (0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.25/0.25 sec, 0.23/0.23 sec, 0.43/0.43 sec, 0.09/0.09 sec, 0.32/0.32 sec )
[LOG] Total clause size reduction: 9717 --> 272 (2941 --> 51, 2475 --> 48, 720 --> 10, 924 --> 13, 516 --> 6, 1905 --> 35, 122 --> 1, 40 --> 35, 21 --> 20, 6 --> 6, 5 --> 5, 6 --> 6, 35 --> 35, 1 --> 1 )
[LOG] Average clause size reduction: 79 --> 2.21138 (163.389 --> 2.83333, 154.688 --> 3, 120 --> 1.66667, 115.5 --> 1.625, 103.2 --> 1.2, 119.062 --> 2.1875, 61 --> 0.5, 2.66667 --> 2.33333, 2.33333 --> 2.22222, 1.5 --> 1.5, 1.25 --> 1.25, 1.5 --> 1.5, 2.33333 --> 2.33333, 1 --> 1 )
[LOG] Overall execution time: 2.75 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.95 sec (Real time) / 2.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.38 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 359 6 26 1 321
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 10.96 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 179 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 178 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.9/10 sec (0.27/0 sec, 0.11/0 sec, 0.26/0 sec, 0.25/0 sec, 0.28/1 sec, 0.22/0 sec, 0.87/1 sec, 0.16/0 sec, 0.22/0 sec, 0.89/1 sec, 1.05/1 sec, 1.04/1 sec, 0.6/1 sec, 0.91/1 sec, 0.92/1 sec, 1.3/1 sec, 0.41/0 sec, 1.14/1 sec )
[LOG] Nr of iterations: 145 (16, 17, 6, 12, 4, 8, 7, 13, 2, 10, 13, 3, 7, 3, 7, 6, 10, 1 )
[LOG] Total clause computation time: 2.99/2 sec (0.2/0.2 sec, 0.06/0.06 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.12/0.12 sec, 0.05/0.05 sec, 0.23/0.23 sec, 0.26/0.26 sec, 0.08/0.08 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.62/0.62 sec, 0.32/0.32 sec, 0.28/0.28 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 7.84/8 sec (0.06/0.06 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.17/0.17 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.72/0.72 sec, 0.04/0.04 sec, 0.16/0.16 sec, 0.66/0.66 sec, 0.79/0.79 sec, 0.96/0.96 sec, 0.49/0.49 sec, 0.84/0.84 sec, 0.3/0.3 sec, 0.97/0.97 sec, 0.13/0.13 sec, 1.07/1.07 sec )
[LOG] Total clause size reduction: 13533 --> 324 (3210 --> 48, 3296 --> 54, 890 --> 13, 1782 --> 21, 492 --> 6, 1015 --> 15, 864 --> 12, 1716 --> 31, 138 --> 1, 23 --> 21, 38 --> 35, 5 --> 5, 10 --> 10, 6 --> 6, 15 --> 13, 12 --> 12, 20 --> 20, 1 --> 1 )
[LOG] Average clause size reduction: 93.331 --> 2.23448 (200.625 --> 3, 193.882 --> 3.17647, 148.333 --> 2.16667, 148.5 --> 1.75, 123 --> 1.5, 126.875 --> 1.875, 123.429 --> 1.71429, 132 --> 2.38462, 69 --> 0.5, 2.3 --> 2.1, 2.92308 --> 2.69231, 1.66667 --> 1.66667, 1.42857 --> 1.42857, 2 --> 2, 2.14286 --> 1.85714, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 10.96 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.19 sec (Real time) / 11.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.88 sec (Real time) / 0.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 432 7 30 1 387
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 11.9 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 275 new AND gates.
[LOG] Size before ABC: 356 AND gates.
[LOG] Size after ABC: 273 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.79/12 sec (0.05/0 sec, 0.03/0 sec, 0.17/0 sec, 0.16/0 sec, 0.16/0 sec, 0.31/1 sec, 0.41/0 sec, 0.56/1 sec, 0.17/0 sec, 0.21/0 sec, 1.35/1 sec, 1.09/1 sec, 0.65/1 sec, 0.95/1 sec, 1.29/1 sec, 1.16/2 sec, 1.03/1 sec, 1.17/1 sec, 0.45/0 sec, 0.42/1 sec )
[LOG] Nr of iterations: 235 (2, 2, 13, 7, 7, 7, 19, 23, 32, 15, 1, 1, 12, 4, 5, 6, 18, 20, 27, 14 )
[LOG] Total clause computation time: 2.87/3 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.1/0.1 sec, 0.21/0.21 sec, 0.17/0.17 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.3/0.3 sec, 0.19/0.19 sec, 0.11/0.11 sec, 0.18/0.18 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.38/0.38 sec, 0.27/0.27 sec, 0.23/0.23 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 8.87/8 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.39/0.39 sec, 0.11/0.11 sec, 0.11/0.11 sec, 1.05/1.05 sec, 0.9/0.9 sec, 0.54/0.54 sec, 0.76/0.76 sec, 1.16/1.16 sec, 1.08/1.08 sec, 0.64/0.64 sec, 0.9/0.9 sec, 0.22/0.22 sec, 0.35/0.35 sec )
[LOG] Total clause size reduction: 21803 --> 562 (286 --> 1, 273 --> 1, 2676 --> 27, 1272 --> 11, 1188 --> 9, 1200 --> 9, 3492 --> 55, 4092 --> 86, 4867 --> 84, 2184 --> 30, 1 --> 1, 1 --> 1, 27 --> 27, 5 --> 5, 7 --> 7, 9 --> 9, 55 --> 44, 71 --> 58, 67 --> 67, 30 --> 30 )
[LOG] Average clause size reduction: 92.7787 --> 2.39149 (143 --> 0.5, 136.5 --> 0.5, 205.846 --> 2.07692, 181.714 --> 1.57143, 169.714 --> 1.28571, 171.429 --> 1.28571, 183.789 --> 2.89474, 177.913 --> 3.73913, 152.094 --> 2.625, 145.6 --> 2, 1 --> 1, 1 --> 1, 2.25 --> 2.25, 1.25 --> 1.25, 1.4 --> 1.4, 1.5 --> 1.5, 3.05556 --> 2.44444, 3.55 --> 2.9, 2.48148 --> 2.48148, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 11.9 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.14 sec (Real time) / 11.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.35 sec (Real time) / 1.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 569 8 33 1 520
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 21.92 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 512 new AND gates.
[LOG] Size before ABC: 615 AND gates.
[LOG] Size after ABC: 510 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.8/21 sec (0.06/0 sec, 0.06/0 sec, 0.19/0 sec, 0.19/0 sec, 0.33/0 sec, 0.26/1 sec, 0.19/0 sec, 0.62/0 sec, 0.41/1 sec, 0.89/1 sec, 0.66/0 sec, 1.09/1 sec, 1.62/2 sec, 1.11/1 sec, 0.68/1 sec, 2.21/2 sec, 2.14/2 sec, 0.56/1 sec, 1.79/2 sec, 1.52/1 sec, 1.57/2 sec, 0.65/0 sec, 1.08/1 sec, 1.92/2 sec )
[LOG] Nr of iterations: 395 (4, 3, 30, 10, 9, 11, 3, 27, 22, 43, 35, 19, 3, 2, 21, 5, 7, 10, 2, 23, 21, 34, 33, 18 )
[LOG] Total clause computation time: 4.41/3 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.37/0.37 sec, 0.17/0.17 sec, 0.24/0.24 sec, 0.31/0.31 sec, 0.48/0.48 sec, 0.14/0.14 sec, 0.25/0.25 sec, 0.38/0.38 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.22/0.22 sec, 0.3/0.3 sec, 0.27/0.27 sec, 0.13/0.13 sec, 0.22/0.22 sec )
[LOG] Total clause minimization time: 17.22/18 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.27/0.27 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.45/0.45 sec, 0.29/0.29 sec, 0.51/0.51 sec, 0.48/0.48 sec, 0.85/0.85 sec, 1.31/1.31 sec, 0.63/0.63 sec, 0.53/0.53 sec, 1.96/1.96 sec, 1.76/1.76 sec, 0.42/0.42 sec, 1.62/1.62 sec, 1.28/1.28 sec, 1.27/1.27 sec, 0.37/0.37 sec, 0.95/0.95 sec, 1.69/1.69 sec )
[LOG] Total clause size reduction: 42605 --> 1149 (990 --> 3, 626 --> 2, 7598 --> 84, 2223 --> 22, 1872 --> 16, 2190 --> 15, 418 --> 4, 5616 --> 112, 4368 --> 77, 7266 --> 211, 5848 --> 87, 3078 --> 44, 3 --> 3, 2 --> 2, 46 --> 43, 6 --> 6, 10 --> 10, 15 --> 15, 4 --> 4, 82 --> 78, 77 --> 65, 141 --> 120, 82 --> 82, 44 --> 44 )
[LOG] Average clause size reduction: 107.861 --> 2.90886 (247.5 --> 0.75, 208.667 --> 0.666667, 253.267 --> 2.8, 222.3 --> 2.2, 208 --> 1.77778, 199.091 --> 1.36364, 139.333 --> 1.33333, 208 --> 4.14815, 198.545 --> 3.5, 168.977 --> 4.90698, 167.086 --> 2.48571, 162 --> 2.31579, 1 --> 1, 1 --> 1, 2.19048 --> 2.04762, 1.2 --> 1.2, 1.42857 --> 1.42857, 1.5 --> 1.5, 2 --> 2, 3.56522 --> 3.3913, 3.66667 --> 3.09524, 4.14706 --> 3.52941, 2.48485 --> 2.48485, 2.44444 --> 2.44444 )
[LOG] Overall execution time: 21.92 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.23 sec (Real time) / 21.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.81 sec (Real time) / 3.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 850 9 37 1 794
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 52.11 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 847 new AND gates.
[LOG] Size before ABC: 1100 AND gates.
[LOG] Size after ABC: 847 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 51.88/52 sec (0.12/0 sec, 0.14/0 sec, 0.32/0 sec, 0.3/1 sec, 0.36/0 sec, 0.36/1 sec, 0.34/0 sec, 0.37/0 sec, 0.69/1 sec, 0.67/1 sec, 1.47/1 sec, 2.37/2 sec, 2.88/3 sec, 4.69/5 sec, 6.83/7 sec, 3.84/4 sec, 2.97/3 sec, 2.65/2 sec, 2.97/3 sec, 1.93/2 sec, 2.89/3 sec, 2.54/3 sec, 2.44/2 sec, 1.54/2 sec, 2.28/2 sec, 3.92/4 sec )
[LOG] Nr of iterations: 633 (6, 3, 20, 12, 10, 13, 13, 5, 34, 27, 58, 138, 12, 5, 2, 18, 10, 8, 11, 9, 3, 32, 26, 28, 122, 8 )
[LOG] Total clause computation time: 12.35/14 sec (0.05/0.05 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.15/0.15 sec, 0.1/0.1 sec, 0.27/0.27 sec, 0.19/0.19 sec, 0.39/0.39 sec, 0.53/0.53 sec, 1.11/1.11 sec, 1.06/1.06 sec, 1.2/1.2 sec, 0.49/0.49 sec, 0.53/0.53 sec, 0.42/0.42 sec, 0.59/0.59 sec, 0.84/0.84 sec, 0.66/0.66 sec, 0.83/0.83 sec, 0.74/0.74 sec, 0.52/0.52 sec, 0.35/0.35 sec, 0.78/0.78 sec )
[LOG] Total clause minimization time: 39.22/38 sec (0.06/0.06 sec, 0.06/0.06 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.26/0.26 sec, 0.41/0.41 sec, 0.47/0.47 sec, 1.07/1.07 sec, 1.8/1.8 sec, 1.76/1.76 sec, 3.62/3.62 sec, 5.62/5.62 sec, 3.34/3.34 sec, 2.43/2.43 sec, 2.22/2.22 sec, 2.37/2.37 sec, 1.08/1.08 sec, 2.22/2.22 sec, 1.7/1.7 sec, 1.69/1.69 sec, 1/1 sec, 1.92/1.92 sec, 3.13/3.13 sec )
[LOG] Total clause size reduction: 72166 --> 2488 (1875 --> 5, 708 --> 2, 5415 --> 45, 3025 --> 18, 2358 --> 14, 2988 --> 18, 2820 --> 22, 900 --> 8, 7161 --> 125, 5434 --> 97, 10716 --> 283, 25619 --> 849, 2046 --> 31, 5 --> 5, 2 --> 2, 40 --> 38, 15 --> 15, 11 --> 11, 15 --> 15, 12 --> 12, 5 --> 5, 116 --> 105, 97 --> 90, 82 --> 75, 682 --> 579, 19 --> 19 )
[LOG] Average clause size reduction: 114.006 --> 3.93049 (312.5 --> 0.833333, 236 --> 0.666667, 270.75 --> 2.25, 252.083 --> 1.5, 235.8 --> 1.4, 229.846 --> 1.38462, 216.923 --> 1.69231, 180 --> 1.6, 210.618 --> 3.67647, 201.259 --> 3.59259, 184.759 --> 4.87931, 185.645 --> 6.15217, 170.5 --> 2.58333, 1 --> 1, 1 --> 1, 2.22222 --> 2.11111, 1.5 --> 1.5, 1.375 --> 1.375, 1.36364 --> 1.36364, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 3.625 --> 3.28125, 3.73077 --> 3.46154, 2.92857 --> 2.67857, 5.59016 --> 4.7459, 2.375 --> 2.375 )
[LOG] Overall execution time: 52.11 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
Synthesis time: 52.48 sec (Real time) / 51.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.11 sec (Real time) / 5.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1232 10 40 1 1169
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 46.86 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 823 new AND gates.
[LOG] Size before ABC: 1076 AND gates.
[LOG] Size after ABC: 822 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 46.61/46 sec (0.09/0 sec, 0.12/0 sec, 0.32/0 sec, 0.24/1 sec, 0.26/0 sec, 0.28/0 sec, 0.34/1 sec, 0.35/0 sec, 0.58/0 sec, 0.43/1 sec, 0.67/1 sec, 1.16/1 sec, 1.38/1 sec, 2.19/2 sec, 3.12/3 sec, 4.67/5 sec, 3.04/3 sec, 3.4/4 sec, 2.26/2 sec, 2.41/2 sec, 1.8/2 sec, 2.91/3 sec, 2.4/2 sec, 3.59/4 sec, 3.11/3 sec, 2.06/2 sec, 1.59/2 sec, 1.84/1 sec )
[LOG] Nr of iterations: 581 (5, 2, 27, 7, 8, 7, 12, 4, 28, 8, 31, 69, 96, 17, 4, 1, 25, 3, 5, 6, 10, 3, 25, 6, 29, 50, 81, 12 )
[LOG] Total clause computation time: 12.94/10 sec (0.04/0.04 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.1/0.1 sec, 0.19/0.19 sec, 0.09/0.09 sec, 0.18/0.18 sec, 0.52/0.52 sec, 0.58/0.58 sec, 0.91/0.91 sec, 0.88/0.88 sec, 1.56/1.56 sec, 0.39/0.39 sec, 0.49/0.49 sec, 0.43/0.43 sec, 0.53/0.53 sec, 0.6/0.6 sec, 0.33/0.33 sec, 1.2/1.2 sec, 0.53/0.53 sec, 0.9/0.9 sec, 0.72/0.72 sec, 0.6/0.6 sec, 0.62/0.62 sec )
[LOG] Total clause minimization time: 33.36/36 sec (0.05/0.05 sec, 0.05/0.05 sec, 0.22/0.22 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.24/0.24 sec, 0.38/0.38 sec, 0.33/0.33 sec, 0.48/0.48 sec, 0.6/0.6 sec, 0.77/0.77 sec, 1.27/1.27 sec, 2.23/2.23 sec, 3.11/3.11 sec, 2.65/2.65 sec, 2.9/2.9 sec, 1.82/1.82 sec, 1.87/1.87 sec, 1.19/1.19 sec, 2.57/2.57 sec, 1.19/1.19 sec, 3.05/3.05 sec, 2.2/2.2 sec, 1.32/1.32 sec, 0.97/0.97 sec, 1.22/1.22 sec )
[LOG] Total clause size reduction: 73195 --> 2339 (1664 --> 4, 391 --> 1, 8138 --> 66, 1830 --> 13, 2093 --> 23, 1656 --> 9, 2893 --> 14, 747 --> 4, 7371 --> 109, 1631 --> 10, 7950 --> 122, 13668 --> 460, 19000 --> 534, 3184 --> 50, 4 --> 4, 1 --> 1, 62 --> 61, 4 --> 4, 9 --> 9, 9 --> 9, 12 --> 12, 4 --> 4, 89 --> 83, 8 --> 8, 113 --> 88, 242 --> 223, 388 --> 380, 34 --> 34 )
[LOG] Average clause size reduction: 125.981 --> 4.02582 (332.8 --> 0.8, 195.5 --> 0.5, 301.407 --> 2.44444, 261.429 --> 1.85714, 261.625 --> 2.875, 236.571 --> 1.28571, 241.083 --> 1.16667, 186.75 --> 1, 263.25 --> 3.89286, 203.875 --> 1.25, 256.452 --> 3.93548, 198.087 --> 6.66667, 197.917 --> 5.5625, 187.294 --> 2.94118, 1 --> 1, 1 --> 1, 2.48 --> 2.44, 1.33333 --> 1.33333, 1.8 --> 1.8, 1.5 --> 1.5, 1.2 --> 1.2, 1.33333 --> 1.33333, 3.56 --> 3.32, 1.33333 --> 1.33333, 3.89655 --> 3.03448, 4.84 --> 4.46, 4.79012 --> 4.69136, 2.83333 --> 2.83333 )
[LOG] Overall execution time: 46.86 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 47.21 sec (Real time) / 46.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.18 sec (Real time) / 6.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1248 11 43 1 1181
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 55.47 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 756 new AND gates.
[LOG] Size before ABC: 953 AND gates.
[LOG] Size after ABC: 755 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 55.15/55 sec (0.12/0 sec, 0.15/0 sec, 0.31/0 sec, 0.34/1 sec, 0.39/0 sec, 0.43/0 sec, 0.33/1 sec, 0.43/0 sec, 0.96/1 sec, 0.56/1 sec, 2.19/2 sec, 0.92/1 sec, 1.05/1 sec, 1.76/2 sec, 1.89/2 sec, 4.8/4 sec, 5.25/6 sec, 3.17/3 sec, 3.36/3 sec, 2.2/2 sec, 1.5/2 sec, 2.98/3 sec, 2.96/3 sec, 4.6/4 sec, 1.54/2 sec, 3.59/3 sec, 2.78/3 sec, 1.73/2 sec, 1.31/1 sec, 1.55/2 sec )
[LOG] Nr of iterations: 621 (6, 2, 13, 9, 11, 10, 11, 6, 33, 10, 30, 4, 75, 82, 38, 5, 1, 12, 6, 10, 7, 8, 5, 30, 9, 29, 3, 62, 59, 35 )
[LOG] Total clause computation time: 13.93/12 sec (0.05/0.05 sec, 0.08/0.08 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.09/0.09 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.39/0.39 sec, 0.12/0.12 sec, 0.27/0.27 sec, 0.17/0.17 sec, 0.44/0.44 sec, 0.71/0.71 sec, 1/1 sec, 1.08/1.08 sec, 2.93/2.93 sec, 0.59/0.59 sec, 0.49/0.49 sec, 0.45/0.45 sec, 0.19/0.19 sec, 0.53/0.53 sec, 0.22/0.22 sec, 0.6/0.6 sec, 0.56/0.56 sec, 0.66/0.66 sec, 0.23/0.23 sec, 0.56/0.56 sec, 0.39/0.39 sec, 0.6/0.6 sec )
[LOG] Total clause minimization time: 40.89/43 sec (0.07/0.07 sec, 0.06/0.06 sec, 0.21/0.21 sec, 0.24/0.24 sec, 0.29/0.29 sec, 0.28/0.28 sec, 0.23/0.23 sec, 0.3/0.3 sec, 0.56/0.56 sec, 0.43/0.43 sec, 1.91/1.91 sec, 0.73/0.73 sec, 0.6/0.6 sec, 1.04/1.04 sec, 0.87/0.87 sec, 3.72/3.72 sec, 2.31/2.31 sec, 2.57/2.57 sec, 2.86/2.86 sec, 1.74/1.74 sec, 1.31/1.31 sec, 2.44/2.44 sec, 2.73/2.73 sec, 3.99/3.99 sec, 0.97/0.97 sec, 2.92/2.92 sec, 2.54/2.54 sec, 1.14/1.14 sec, 0.9/0.9 sec, 0.93/0.93 sec )
[LOG] Total clause size reduction: 81380 --> 2032 (2290 --> 5, 429 --> 1, 4092 --> 28, 2648 --> 18, 3200 --> 15, 2745 --> 19, 3030 --> 20, 1390 --> 6, 8768 --> 155, 2313 --> 12, 7714 --> 105, 756 --> 4, 15910 --> 395, 17334 --> 354, 7881 --> 89, 5 --> 5, 1 --> 1, 28 --> 28, 7 --> 7, 15 --> 15, 10 --> 10, 11 --> 11, 6 --> 6, 129 --> 110, 12 --> 12, 105 --> 94, 4 --> 4, 261 --> 237, 207 --> 187, 79 --> 79 )
[LOG] Average clause size reduction: 131.047 --> 3.27214 (381.667 --> 0.833333, 214.5 --> 0.5, 314.769 --> 2.15385, 294.222 --> 2, 290.909 --> 1.36364, 274.5 --> 1.9, 275.455 --> 1.81818, 231.667 --> 1, 265.697 --> 4.69697, 231.3 --> 1.2, 257.133 --> 3.5, 189 --> 1, 212.133 --> 5.26667, 211.39 --> 4.31707, 207.395 --> 2.34211, 1 --> 1, 1 --> 1, 2.33333 --> 2.33333, 1.16667 --> 1.16667, 1.5 --> 1.5, 1.42857 --> 1.42857, 1.375 --> 1.375, 1.2 --> 1.2, 4.3 --> 3.66667, 1.33333 --> 1.33333, 3.62069 --> 3.24138, 1.33333 --> 1.33333, 4.20968 --> 3.82258, 3.50847 --> 3.16949, 2.25714 --> 2.25714 )
[LOG] Overall execution time: 55.48 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 55.83 sec (Real time) / 54.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.38 sec (Real time) / 9.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1223 12 46 1 1151
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 101.89 sec CPU time.
[LOG] Relation determinization time: 102 sec real time.
[LOG] Final circuit size: 1035 new AND gates.
[LOG] Size before ABC: 1312 AND gates.
[LOG] Size after ABC: 1035 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 101.34/102 sec (0.21/1 sec, 0.26/0 sec, 0.6/0 sec, 0.55/1 sec, 0.51/1 sec, 0.64/0 sec, 0.59/1 sec, 0.67/0 sec, 2.41/3 sec, 0.66/1 sec, 1.94/1 sec, 1.06/2 sec, 1.2/1 sec, 5.55/5 sec, 5.3/6 sec, 5.65/5 sec, 3.94/4 sec, 7.28/7 sec, 3.37/4 sec, 4.41/4 sec, 6.5/7 sec, 3.34/3 sec, 5.19/5 sec, 3.27/4 sec, 4.13/4 sec, 5.45/5 sec, 4.26/4 sec, 3.63/4 sec, 3.8/4 sec, 2.43/2 sec, 2.72/3 sec, 2.12/2 sec, 1.55/2 sec, 6.15/6 sec )
[LOG] Nr of iterations: 820 (3, 4, 25, 9, 4, 10, 11, 11, 33, 17, 46, 10, 11, 118, 74, 46, 16, 2, 3, 24, 5, 3, 6, 9, 10, 32, 12, 40, 9, 10, 91, 61, 42, 13 )
[LOG] Total clause computation time: 25.15/27 sec (0.08/0.08 sec, 0.14/0.14 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.23/0.23 sec, 1.55/1.55 sec, 0.19/0.19 sec, 0.45/0.45 sec, 0.34/0.34 sec, 0.28/0.28 sec, 2.75/2.75 sec, 1.39/1.39 sec, 1.45/1.45 sec, 1.19/1.19 sec, 1.42/1.42 sec, 2.1/2.1 sec, 0.66/0.66 sec, 0.64/0.64 sec, 0.67/0.67 sec, 0.78/0.78 sec, 0.42/0.42 sec, 0.43/0.43 sec, 1.43/1.43 sec, 0.63/0.63 sec, 0.96/0.96 sec, 0.41/0.41 sec, 0.46/0.46 sec, 1.17/1.17 sec, 0.57/0.57 sec, 0.39/0.39 sec, 1.02/1.02 sec )
[LOG] Total clause minimization time: 75.66/75 sec (0.12/0.12 sec, 0.11/0.11 sec, 0.38/0.38 sec, 0.35/0.35 sec, 0.32/0.32 sec, 0.43/0.43 sec, 0.38/0.38 sec, 0.43/0.43 sec, 0.83/0.83 sec, 0.46/0.46 sec, 1.47/1.47 sec, 0.7/0.7 sec, 0.9/0.9 sec, 2.76/2.76 sec, 3.89/3.89 sec, 4.17/4.17 sec, 2.74/2.74 sec, 5.84/5.84 sec, 1.26/1.26 sec, 3.75/3.75 sec, 5.84/5.84 sec, 2.66/2.66 sec, 4.4/4.4 sec, 2.84/2.84 sec, 3.68/3.68 sec, 4/4 sec, 3.63/3.63 sec, 2.66/2.66 sec, 3.39/3.39 sec, 1.95/1.95 sec, 1.53/1.53 sec, 1.54/1.54 sec, 1.15/1.15 sec, 5.1/5.1 sec )
[LOG] Total clause size reduction: 122575 --> 2945 (1026 --> 2, 1440 --> 3, 9288 --> 56, 2968 --> 12, 1074 --> 4, 3213 --> 13, 3430 --> 15, 3400 --> 12, 11808 --> 165, 4736 --> 25, 16245 --> 240, 2466 --> 13, 2640 --> 12, 27027 --> 805, 16790 --> 295, 10305 --> 131, 3420 --> 35, 2 --> 2, 3 --> 3, 56 --> 55, 6 --> 6, 4 --> 4, 7 --> 7, 12 --> 11, 12 --> 11, 165 --> 131, 14 --> 14, 178 --> 145, 13 --> 13, 12 --> 11, 467 --> 381, 209 --> 174, 111 --> 111, 28 --> 28 )
[LOG] Average clause size reduction: 149.482 --> 3.59146 (342 --> 0.666667, 360 --> 0.75, 371.52 --> 2.24, 329.778 --> 1.33333, 268.5 --> 1, 321.3 --> 1.3, 311.818 --> 1.36364, 309.091 --> 1.09091, 357.818 --> 5, 278.588 --> 1.47059, 353.152 --> 5.21739, 246.6 --> 1.3, 240 --> 1.09091, 229.042 --> 6.82203, 226.892 --> 3.98649, 224.022 --> 2.84783, 213.75 --> 2.1875, 1 --> 1, 1 --> 1, 2.33333 --> 2.29167, 1.2 --> 1.2, 1.33333 --> 1.33333, 1.16667 --> 1.16667, 1.33333 --> 1.22222, 1.2 --> 1.1, 5.15625 --> 4.09375, 1.16667 --> 1.16667, 4.45 --> 3.625, 1.44444 --> 1.44444, 1.2 --> 1.1, 5.13187 --> 4.18681, 3.42623 --> 2.85246, 2.64286 --> 2.64286, 2.15385 --> 2.15385 )
[LOG] Overall execution time: 101.89 sec CPU time.
[LOG] Overall execution time: 102 sec real time.
Synthesis time: 102.26 sec (Real time) / 101.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.71 sec (Real time) / 8.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1558 13 50 1 1478
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 100.25 sec CPU time.
[LOG] Relation determinization time: 101 sec real time.
[LOG] Final circuit size: 554 new AND gates.
[LOG] Size before ABC: 693 AND gates.
[LOG] Size after ABC: 554 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 99.68/100 sec (0.29/0 sec, 0.32/1 sec, 0.23/0 sec, 0.98/1 sec, 0.61/0 sec, 0.72/1 sec, 0.69/1 sec, 0.96/1 sec, 1.31/1 sec, 0.75/1 sec, 0.97/1 sec, 1.34/1 sec, 1.32/1 sec, 1.72/2 sec, 0.77/1 sec, 1.24/1 sec, 6.17/6 sec, 4.68/5 sec, 3.65/4 sec, 7.69/7 sec, 5.42/6 sec, 4.35/4 sec, 4.2/4 sec, 4.46/5 sec, 2.94/3 sec, 3.7/3 sec, 4.05/4 sec, 2.98/3 sec, 5.72/6 sec, 3.53/4 sec, 2.39/2 sec, 2.26/2 sec, 5.59/6 sec, 2.39/2 sec, 3.53/4 sec, 5.76/6 sec )
[LOG] Nr of iterations: 498 (7, 3, 6, 36, 20, 8, 10, 9, 9, 18, 10, 15, 11, 12, 9, 66, 13, 16, 5, 2, 5, 17, 15, 7, 9, 8, 8, 17, 8, 12, 10, 10, 8, 57, 10, 12 )
[LOG] Total clause computation time: 23.34/22 sec (0.14/0.14 sec, 0.15/0.15 sec, 0.09/0.09 sec, 0.36/0.36 sec, 0.27/0.27 sec, 0.26/0.26 sec, 0.26/0.26 sec, 0.23/0.23 sec, 0.31/0.31 sec, 0.24/0.24 sec, 0.29/0.29 sec, 0.48/0.48 sec, 0.29/0.29 sec, 0.25/0.25 sec, 0.25/0.25 sec, 0.55/0.55 sec, 1.47/1.47 sec, 2.37/2.37 sec, 2.39/2.39 sec, 4.01/4.01 sec, 0.57/0.57 sec, 0.71/0.71 sec, 0.97/0.97 sec, 0.13/0.13 sec, 0.29/0.29 sec, 0.43/0.43 sec, 0.28/0.28 sec, 0.16/0.16 sec, 0.18/0.18 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.26/0.26 sec, 0.2/0.2 sec, 0.6/0.6 sec, 0.82/0.82 sec, 2.67/2.67 sec )
[LOG] Total clause minimization time: 75.85/78 sec (0.13/0.13 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.61/0.61 sec, 0.31/0.31 sec, 0.45/0.45 sec, 0.41/0.41 sec, 0.71/0.71 sec, 0.99/0.99 sec, 0.5/0.5 sec, 0.67/0.67 sec, 0.84/0.84 sec, 1.01/1.01 sec, 1.45/1.45 sec, 0.5/0.5 sec, 0.67/0.67 sec, 4.68/4.68 sec, 2.29/2.29 sec, 1.25/1.25 sec, 3.67/3.67 sec, 4.84/4.84 sec, 3.63/3.63 sec, 3.22/3.22 sec, 4.32/4.32 sec, 2.64/2.64 sec, 3.26/3.26 sec, 3.76/3.76 sec, 2.8/2.8 sec, 5.54/5.54 sec, 3.31/3.31 sec, 2.18/2.18 sec, 1.99/1.99 sec, 5.37/5.37 sec, 1.77/1.77 sec, 2.71/2.71 sec, 3.08/3.08 sec )
[LOG] Total clause size reduction: 87611 --> 1223 (2928 --> 7, 974 --> 2, 2750 --> 5, 17710 --> 142, 9462 --> 69, 2506 --> 8, 3132 --> 12, 2680 --> 11, 2584 --> 13, 5253 --> 33, 2673 --> 20, 4130 --> 44, 2820 --> 17, 2849 --> 28, 2000 --> 18, 16120 --> 205, 2916 --> 47, 3630 --> 58, 5 --> 5, 2 --> 2, 5 --> 5, 44 --> 39, 41 --> 39, 8 --> 8, 12 --> 12, 11 --> 11, 13 --> 13, 33 --> 33, 16 --> 16, 25 --> 25, 17 --> 17, 21 --> 21, 18 --> 18, 154 --> 154, 36 --> 33, 33 --> 33 )
[LOG] Average clause size reduction: 175.926 --> 2.45582 (418.286 --> 1, 324.667 --> 0.666667, 458.333 --> 0.833333, 491.944 --> 3.94444, 473.1 --> 3.45, 313.25 --> 1, 313.2 --> 1.2, 297.778 --> 1.22222, 287.111 --> 1.44444, 291.833 --> 1.83333, 267.3 --> 2, 275.333 --> 2.93333, 256.364 --> 1.54545, 237.417 --> 2.33333, 222.222 --> 2, 244.242 --> 3.10606, 224.308 --> 3.61538, 226.875 --> 3.625, 1 --> 1, 1 --> 1, 1 --> 1, 2.58824 --> 2.29412, 2.73333 --> 2.6, 1.14286 --> 1.14286, 1.33333 --> 1.33333, 1.375 --> 1.375, 1.625 --> 1.625, 1.94118 --> 1.94118, 2 --> 2, 2.08333 --> 2.08333, 1.7 --> 1.7, 2.1 --> 2.1, 2.25 --> 2.25, 2.70175 --> 2.70175, 3.6 --> 3.3, 2.75 --> 2.75 )
[LOG] Overall execution time: 100.25 sec CPU time.
[LOG] Overall execution time: 101 sec real time.
Synthesis time: 100.54 sec (Real time) / 99.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.89 sec (Real time) / 3.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1114 14 53 1 1029
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 123.86 sec CPU time.
[LOG] Relation determinization time: 124 sec real time.
[LOG] Final circuit size: 770 new AND gates.
[LOG] Size before ABC: 961 AND gates.
[LOG] Size after ABC: 769 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 122.98/123 sec (0.37/0 sec, 0.38/1 sec, 0.29/0 sec, 1.65/2 sec, 1.54/1 sec, 1.08/1 sec, 1.07/1 sec, 0.96/1 sec, 1.25/2 sec, 1.7/1 sec, 1.21/2 sec, 1.99/2 sec, 1.11/1 sec, 2.29/2 sec, 1.18/1 sec, 1.78/2 sec, 1.28/1 sec, 4.68/5 sec, 6.72/7 sec, 5.63/5 sec, 4.55/5 sec, 5.98/6 sec, 7.8/8 sec, 4.95/4 sec, 5.09/6 sec, 4.68/4 sec, 3.4/4 sec, 2.14/2 sec, 7.99/8 sec, 5/5 sec, 2.16/2 sec, 4.88/5 sec, 4.53/4 sec, 2.76/3 sec, 3.2/3 sec, 5.54/6 sec, 5.72/6 sec, 4.45/4 sec )
[LOG] Nr of iterations: 639 (9, 4, 2, 22, 36, 10, 11, 12, 7, 11, 13, 11, 11, 15, 14, 22, 61, 40, 40, 7, 3, 1, 14, 23, 8, 9, 11, 6, 9, 12, 9, 10, 10, 12, 19, 52, 39, 34 )
[LOG] Total clause computation time: 27.49/30 sec (0.18/0.18 sec, 0.18/0.18 sec, 0.11/0.11 sec, 0.52/0.52 sec, 0.39/0.39 sec, 0.38/0.38 sec, 0.33/0.33 sec, 0.29/0.29 sec, 0.33/0.33 sec, 0.34/0.34 sec, 0.4/0.4 sec, 0.38/0.38 sec, 0.41/0.41 sec, 0.44/0.44 sec, 0.4/0.4 sec, 0.4/0.4 sec, 0.58/0.58 sec, 1.71/1.71 sec, 3.75/3.75 sec, 1.55/1.55 sec, 2.06/2.06 sec, 1.11/1.11 sec, 0.77/0.77 sec, 0.78/0.78 sec, 0.62/0.62 sec, 0.34/0.34 sec, 0.32/0.32 sec, 0.28/0.28 sec, 0.26/0.26 sec, 0.55/0.55 sec, 0.3/0.3 sec, 0.45/0.45 sec, 0.2/0.2 sec, 0.42/0.42 sec, 0.27/0.27 sec, 1.26/1.26 sec, 2.39/2.39 sec, 2.04/2.04 sec )
[LOG] Total clause minimization time: 94.85/93 sec (0.18/0.18 sec, 0.18/0.18 sec, 0.16/0.16 sec, 1.11/1.11 sec, 1.13/1.13 sec, 0.68/0.68 sec, 0.73/0.73 sec, 0.65/0.65 sec, 0.9/0.9 sec, 1.35/1.35 sec, 0.79/0.79 sec, 1.59/1.59 sec, 0.69/0.69 sec, 1.83/1.83 sec, 0.76/0.76 sec, 1.36/1.36 sec, 0.69/0.69 sec, 2.92/2.92 sec, 2.95/2.95 sec, 4.07/4.07 sec, 2.48/2.48 sec, 4.86/4.86 sec, 7.02/7.02 sec, 4.14/4.14 sec, 4.46/4.46 sec, 4.33/4.33 sec, 3.06/3.06 sec, 1.85/1.85 sec, 7.72/7.72 sec, 4.43/4.43 sec, 1.85/1.85 sec, 4.41/4.41 sec, 4.31/4.31 sec, 2.33/2.33 sec, 2.92/2.92 sec, 4.26/4.26 sec, 3.31/3.31 sec, 2.39/2.39 sec )
[LOG] Total clause size reduction: 113308 --> 1759 (4176 --> 9, 1563 --> 3, 590 --> 1, 11424 --> 88, 18760 --> 155, 3456 --> 13, 3740 --> 13, 3971 --> 16, 2094 --> 8, 3350 --> 22, 3876 --> 24, 3210 --> 17, 3190 --> 18, 4004 --> 43, 3679 --> 39, 5754 --> 41, 15720 --> 211, 10023 --> 179, 9984 --> 133, 7 --> 7, 3 --> 3, 1 --> 1, 41 --> 39, 70 --> 62, 10 --> 10, 11 --> 11, 16 --> 16, 8 --> 8, 18 --> 18, 24 --> 24, 13 --> 13, 18 --> 18, 24 --> 24, 21 --> 21, 30 --> 30, 155 --> 155, 179 --> 171, 95 --> 95 )
[LOG] Average clause size reduction: 177.321 --> 2.75274 (464 --> 1, 390.75 --> 0.75, 295 --> 0.5, 519.273 --> 4, 521.111 --> 4.30556, 345.6 --> 1.3, 340 --> 1.18182, 330.917 --> 1.33333, 299.143 --> 1.14286, 304.545 --> 2, 298.154 --> 1.84615, 291.818 --> 1.54545, 290 --> 1.63636, 266.933 --> 2.86667, 262.786 --> 2.78571, 261.545 --> 1.86364, 257.705 --> 3.45902, 250.575 --> 4.475, 249.6 --> 3.325, 1 --> 1, 1 --> 1, 1 --> 1, 2.92857 --> 2.78571, 3.04348 --> 2.69565, 1.25 --> 1.25, 1.22222 --> 1.22222, 1.45455 --> 1.45455, 1.33333 --> 1.33333, 2 --> 2, 2 --> 2, 1.44444 --> 1.44444, 1.8 --> 1.8, 2.4 --> 2.4, 1.75 --> 1.75, 1.57895 --> 1.57895, 2.98077 --> 2.98077, 4.58974 --> 4.38462, 2.79412 --> 2.79412 )
[LOG] Overall execution time: 123.86 sec CPU time.
[LOG] Overall execution time: 124 sec real time.
Synthesis time: 124.23 sec (Real time) / 122.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.83 sec (Real time) / 9.79 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1369 15 56 1 1280
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 150.72 sec CPU time.
[LOG] Relation determinization time: 151 sec real time.
[LOG] Final circuit size: 787 new AND gates.
[LOG] Size before ABC: 976 AND gates.
[LOG] Size after ABC: 787 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 149.9/150 sec (0.4/1 sec, 0.41/0 sec, 0.31/0 sec, 1.82/2 sec, 1.37/2 sec, 1.72/1 sec, 2.1/2 sec, 2.23/3 sec, 2.3/2 sec, 2.3/2 sec, 1.71/2 sec, 1.71/2 sec, 1.71/1 sec, 2.11/3 sec, 2.02/2 sec, 3.16/3 sec, 3.95/4 sec, 3.77/3 sec, 5.31/6 sec, 6.7/6 sec, 5.45/6 sec, 5.82/6 sec, 5.84/6 sec, 5.64/5 sec, 7.27/7 sec, 4.98/5 sec, 4.45/5 sec, 5.07/5 sec, 5.62/6 sec, 3.52/3 sec, 3.05/3 sec, 4.14/4 sec, 2.9/3 sec, 4.78/5 sec, 6.36/6 sec, 4.54/5 sec, 6.89/7 sec, 3.81/4 sec, 7/7 sec, 5.66/5 sec )
[LOG] Nr of iterations: 667 (9, 3, 4, 26, 25, 8, 7, 7, 12, 9, 12, 15, 11, 16, 16, 19, 77, 38, 25, 27, 5, 2, 3, 18, 15, 7, 6, 6, 10, 7, 11, 14, 9, 14, 15, 17, 71, 36, 12, 23 )
[LOG] Total clause computation time: 39.31/41 sec (0.19/0.19 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.42/0.42 sec, 0.4/0.4 sec, 0.33/0.33 sec, 0.46/0.46 sec, 0.38/0.38 sec, 0.5/0.5 sec, 0.64/0.64 sec, 0.46/0.46 sec, 0.45/0.45 sec, 0.54/0.54 sec, 0.98/0.98 sec, 0.45/0.45 sec, 0.39/0.39 sec, 1.51/1.51 sec, 0.4/0.4 sec, 1.83/1.83 sec, 3.92/3.92 sec, 3.81/3.81 sec, 2.17/2.17 sec, 2.22/2.22 sec, 1.2/1.2 sec, 2.09/2.09 sec, 0.37/0.37 sec, 0.51/0.51 sec, 0.28/0.28 sec, 0.31/0.31 sec, 0.52/0.52 sec, 0.56/0.56 sec, 0.57/0.57 sec, 0.2/0.2 sec, 0.49/0.49 sec, 0.37/0.37 sec, 0.58/0.58 sec, 1.8/1.8 sec, 0.37/0.37 sec, 3.7/3.7 sec, 2.58/2.58 sec )
[LOG] Total clause minimization time: 109.9/108 sec (0.2/0.2 sec, 0.2/0.2 sec, 0.14/0.14 sec, 1.38/1.38 sec, 0.94/0.94 sec, 1.38/1.38 sec, 1.62/1.62 sec, 1.83/1.83 sec, 1.77/1.77 sec, 1.64/1.64 sec, 1.23/1.23 sec, 1.24/1.24 sec, 1.15/1.15 sec, 1.11/1.11 sec, 1.55/1.55 sec, 2.75/2.75 sec, 2.41/2.41 sec, 3.35/3.35 sec, 3.44/3.44 sec, 2.75/2.75 sec, 1.63/1.63 sec, 3.64/3.64 sec, 3.61/3.61 sec, 4.42/4.42 sec, 5.17/5.17 sec, 4.6/4.6 sec, 3.93/3.93 sec, 4.76/4.76 sec, 5.3/5.3 sec, 2.98/2.98 sec, 2.48/2.48 sec, 3.55/3.55 sec, 2.68/2.68 sec, 4.28/4.28 sec, 5.98/5.98 sec, 3.95/3.95 sec, 5.08/5.08 sec, 3.43/3.43 sec, 3.28/3.28 sec, 3.07/3.07 sec )
[LOG] Total clause size reduction: 124284 --> 1780 (4464 --> 14, 1114 --> 2, 1896 --> 3, 14600 --> 101, 13824 --> 96, 2877 --> 12, 2472 --> 8, 2322 --> 8, 4235 --> 17, 2968 --> 16, 4059 --> 19, 4858 --> 24, 3450 --> 23, 4995 --> 28, 4650 --> 34, 5346 --> 42, 21660 --> 294, 10212 --> 98, 6504 --> 109, 7020 --> 93, 6 --> 6, 2 --> 2, 3 --> 3, 49 --> 44, 40 --> 37, 12 --> 12, 8 --> 8, 8 --> 8, 14 --> 14, 12 --> 12, 19 --> 19, 24 --> 24, 18 --> 18, 24 --> 24, 34 --> 34, 25 --> 25, 254 --> 249, 92 --> 91, 42 --> 37, 72 --> 72 )
[LOG] Average clause size reduction: 186.333 --> 2.66867 (496 --> 1.55556, 371.333 --> 0.666667, 474 --> 0.75, 561.538 --> 3.88462, 552.96 --> 3.84, 359.625 --> 1.5, 353.143 --> 1.14286, 331.714 --> 1.14286, 352.917 --> 1.41667, 329.778 --> 1.77778, 338.25 --> 1.58333, 323.867 --> 1.6, 313.636 --> 2.09091, 312.188 --> 1.75, 290.625 --> 2.125, 281.368 --> 2.21053, 281.299 --> 3.81818, 268.737 --> 2.57895, 260.16 --> 4.36, 260 --> 3.44444, 1.2 --> 1.2, 1 --> 1, 1 --> 1, 2.72222 --> 2.44444, 2.66667 --> 2.46667, 1.71429 --> 1.71429, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 1.4 --> 1.4, 1.71429 --> 1.71429, 1.72727 --> 1.72727, 1.71429 --> 1.71429, 2 --> 2, 1.71429 --> 1.71429, 2.26667 --> 2.26667, 1.47059 --> 1.47059, 3.57746 --> 3.50704, 2.55556 --> 2.52778, 3.5 --> 3.08333, 3.13043 --> 3.13043 )
[LOG] Overall execution time: 150.73 sec CPU time.
[LOG] Overall execution time: 151 sec real time.
Synthesis time: 151.06 sec (Real time) / 149.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.29 sec (Real time) / 7.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1429 16 59 1 1334
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 179.3 sec CPU time.
[LOG] Relation determinization time: 180 sec real time.
[LOG] Final circuit size: 993 new AND gates.
[LOG] Size before ABC: 1230 AND gates.
[LOG] Size after ABC: 993 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 178.35/178 sec (0.51/1 sec, 0.6/0 sec, 0.4/1 sec, 1.97/2 sec, 2.13/2 sec, 1.37/1 sec, 1.65/2 sec, 2.94/3 sec, 1.94/2 sec, 1.82/2 sec, 1.73/1 sec, 2.43/3 sec, 1.68/1 sec, 2.05/2 sec, 1.79/2 sec, 1.76/2 sec, 2.86/3 sec, 3.63/3 sec, 3.05/3 sec, 8.65/8 sec, 6.71/7 sec, 12.63/13 sec, 9.57/9 sec, 3.98/4 sec, 7.17/7 sec, 8.66/9 sec, 5.27/5 sec, 4.97/5 sec, 3.64/4 sec, 3.44/3 sec, 5.39/6 sec, 4.63/4 sec, 5.63/6 sec, 4.02/4 sec, 5.02/5 sec, 3.86/4 sec, 2.91/3 sec, 6.52/6 sec, 11.39/12 sec, 3.6/3 sec, 6.15/6 sec, 8.23/9 sec )
[LOG] Nr of iterations: 846 (8, 5, 4, 28, 22, 7, 8, 12, 12, 10, 12, 11, 15, 14, 15, 10, 135, 31, 38, 52, 28, 7, 4, 3, 16, 17, 6, 7, 11, 11, 7, 11, 8, 12, 13, 13, 9, 103, 25, 37, 23, 26 )
[LOG] Total clause computation time: 53.16/49 sec (0.25/0.25 sec, 0.28/0.28 sec, 0.18/0.18 sec, 0.56/0.56 sec, 0.5/0.5 sec, 0.41/0.41 sec, 0.47/0.47 sec, 0.5/0.5 sec, 0.52/0.52 sec, 0.6/0.6 sec, 0.54/0.54 sec, 0.59/0.59 sec, 0.52/0.52 sec, 0.51/0.51 sec, 0.5/0.5 sec, 0.52/0.52 sec, 1.39/1.39 sec, 0.82/0.82 sec, 0.58/0.58 sec, 2.39/2.39 sec, 2.79/2.79 sec, 8.45/8.45 sec, 6.52/6.52 sec, 0.87/0.87 sec, 2.47/2.47 sec, 2.3/2.3 sec, 0.44/0.44 sec, 0.63/0.63 sec, 0.5/0.5 sec, 0.47/0.47 sec, 0.75/0.75 sec, 0.76/0.76 sec, 0.72/0.72 sec, 0.81/0.81 sec, 0.73/0.73 sec, 0.67/0.67 sec, 0.59/0.59 sec, 2.48/2.48 sec, 0.39/0.39 sec, 0.54/0.54 sec, 1.76/1.76 sec, 4.89/4.89 sec )
[LOG] Total clause minimization time: 124.23/128 sec (0.24/0.24 sec, 0.29/0.29 sec, 0.2/0.2 sec, 1.39/1.39 sec, 1.61/1.61 sec, 0.94/0.94 sec, 1.16/1.16 sec, 2.42/2.42 sec, 1.4/1.4 sec, 1.19/1.19 sec, 1.17/1.17 sec, 1.81/1.81 sec, 1.13/1.13 sec, 1.51/1.51 sec, 1.27/1.27 sec, 1.21/1.21 sec, 1.41/1.41 sec, 2.78/2.78 sec, 2.44/2.44 sec, 6.18/6.18 sec, 3.89/3.89 sec, 4.16/4.16 sec, 3.03/3.03 sec, 3.1/3.1 sec, 4.68/4.68 sec, 6.34/6.34 sec, 4.81/4.81 sec, 4.33/4.33 sec, 3.13/3.13 sec, 2.96/2.96 sec, 4.62/4.62 sec, 3.85/3.85 sec, 4.89/4.89 sec, 3.19/3.19 sec, 4.27/4.27 sec, 3.17/3.17 sec, 2.3/2.3 sec, 4.03/4.03 sec, 10.98/10.98 sec, 3.05/3.05 sec, 4.38/4.38 sec, 3.32/3.32 sec )
[LOG] Total clause size reduction: 165689 --> 2497 (4144 --> 10, 2364 --> 5, 2016 --> 3, 16794 --> 109, 12894 --> 67, 2622 --> 7, 2982 --> 9, 4653 --> 14, 4411 --> 15, 3483 --> 24, 4125 --> 20, 3630 --> 22, 4914 --> 29, 4537 --> 26, 4578 --> 32, 2826 --> 20, 41808 --> 606, 8970 --> 69, 10730 --> 92, 14535 --> 247, 7668 --> 91, 10 --> 10, 5 --> 5, 3 --> 3, 46 --> 43, 37 --> 35, 7 --> 7, 9 --> 9, 14 --> 14, 15 --> 15, 14 --> 14, 20 --> 20, 13 --> 13, 22 --> 22, 26 --> 26, 25 --> 25, 20 --> 20, 412 --> 407, 46 --> 46, 92 --> 92, 85 --> 70, 84 --> 84 )
[LOG] Average clause size reduction: 195.85 --> 2.95154 (518 --> 1.25, 472.8 --> 1, 504 --> 0.75, 599.786 --> 3.89286, 586.091 --> 3.04545, 374.571 --> 1, 372.75 --> 1.125, 387.75 --> 1.16667, 367.583 --> 1.25, 348.3 --> 2.4, 343.75 --> 1.66667, 330 --> 2, 327.6 --> 1.93333, 324.071 --> 1.85714, 305.2 --> 2.13333, 282.6 --> 2, 309.689 --> 4.48889, 289.355 --> 2.22581, 282.368 --> 2.42105, 279.519 --> 4.75, 273.857 --> 3.25, 1.42857 --> 1.42857, 1.25 --> 1.25, 1 --> 1, 2.875 --> 2.6875, 2.17647 --> 2.05882, 1.16667 --> 1.16667, 1.28571 --> 1.28571, 1.27273 --> 1.27273, 1.36364 --> 1.36364, 2 --> 2, 1.81818 --> 1.81818, 1.625 --> 1.625, 1.83333 --> 1.83333, 2 --> 2, 1.92308 --> 1.92308, 2.22222 --> 2.22222, 4 --> 3.95146, 1.84 --> 1.84, 2.48649 --> 2.48649, 3.69565 --> 3.04348, 3.23077 --> 3.23077 )
[LOG] Overall execution time: 179.31 sec CPU time.
[LOG] Overall execution time: 180 sec real time.
Synthesis time: 179.70 sec (Real time) / 177.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.14 sec (Real time) / 14.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 1675 17 62 1 1575
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 252.36 sec CPU time.
[LOG] Relation determinization time: 252 sec real time.
[LOG] Final circuit size: 1016 new AND gates.
[LOG] Size before ABC: 1254 AND gates.
[LOG] Size after ABC: 1016 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 250.99/251 sec (1.05/1 sec, 1/1 sec, 0.93/1 sec, 3.4/3 sec, 4.88/5 sec, 2.65/3 sec, 3.31/3 sec, 4.92/5 sec, 4.18/4 sec, 4.78/5 sec, 3.28/3 sec, 2.86/3 sec, 2.91/3 sec, 3.65/4 sec, 2.98/3 sec, 3.03/3 sec, 5.27/5 sec, 3.76/4 sec, 3.58/3 sec, 3.47/4 sec, 8.47/8 sec, 10.01/10 sec, 12.42/13 sec, 10.3/10 sec, 7.32/7 sec, 8.67/9 sec, 10.74/11 sec, 8.91/9 sec, 8.35/8 sec, 3.95/4 sec, 8.41/8 sec, 8.03/8 sec, 4.1/5 sec, 4.98/5 sec, 7.5/7 sec, 14.4/14 sec, 7.14/8 sec, 4.29/4 sec, 6.74/7 sec, 6.06/6 sec, 3.29/3 sec, 6.85/7 sec, 4.22/4 sec, 9.95/10 sec )
[LOG] Nr of iterations: 974 (9, 9, 5, 51, 30, 7, 6, 13, 10, 10, 14, 20, 11, 19, 12, 12, 92, 50, 43, 16, 73, 35, 7, 5, 4, 31, 21, 5, 4, 12, 8, 9, 13, 18, 10, 14, 11, 10, 64, 40, 42, 13, 57, 29 )
[LOG] Total clause computation time: 68.4/64 sec (0.51/0.51 sec, 0.48/0.48 sec, 0.56/0.56 sec, 1.02/1.02 sec, 1.14/1.14 sec, 0.99/0.99 sec, 1.18/1.18 sec, 1.08/1.08 sec, 1.17/1.17 sec, 1.11/1.11 sec, 1.12/1.12 sec, 1.08/1.08 sec, 1.02/1.02 sec, 1.02/1.02 sec, 1.18/1.18 sec, 1.01/1.01 sec, 3.08/3.08 sec, 1.08/1.08 sec, 0.9/0.9 sec, 1.02/1.02 sec, 4.11/4.11 sec, 4.49/4.49 sec, 6.11/6.11 sec, 4.9/4.9 sec, 1.31/1.31 sec, 2.61/2.61 sec, 2.72/2.72 sec, 0.7/0.7 sec, 0.96/0.96 sec, 0.8/0.8 sec, 0.6/0.6 sec, 0.74/0.74 sec, 1/1 sec, 0.83/0.83 sec, 0.79/0.79 sec, 0.97/0.97 sec, 0.91/0.91 sec, 0.98/0.98 sec, 2.21/2.21 sec, 0.41/0.41 sec, 0.52/0.52 sec, 0.62/0.62 sec, 1.81/1.81 sec, 5.55/5.55 sec )
[LOG] Total clause minimization time: 181.3/186 sec (0.52/0.52 sec, 0.49/0.49 sec, 0.34/0.34 sec, 2.36/2.36 sec, 3.71/3.71 sec, 1.63/1.63 sec, 2.1/2.1 sec, 3.81/3.81 sec, 2.97/2.97 sec, 3.63/3.63 sec, 2.12/2.12 sec, 1.74/1.74 sec, 1.86/1.86 sec, 2.59/2.59 sec, 1.76/1.76 sec, 1.98/1.98 sec, 2.14/2.14 sec, 2.64/2.64 sec, 2.64/2.64 sec, 2.42/2.42 sec, 4.3/4.3 sec, 5.48/5.48 sec, 6.3/6.3 sec, 5.37/5.37 sec, 5.99/5.99 sec, 6.03/6.03 sec, 7.99/7.99 sec, 8.19/8.19 sec, 7.37/7.37 sec, 3.12/3.12 sec, 7.79/7.79 sec, 7.27/7.27 sec, 3.07/3.07 sec, 4.13/4.13 sec, 6.69/6.69 sec, 13.4/13.4 sec, 6.21/6.21 sec, 3.29/3.29 sec, 4.5/4.5 sec, 5.63/5.63 sec, 2.75/2.75 sec, 6.22/6.22 sec, 2.38/2.38 sec, 4.38/4.38 sec )
[LOG] Total clause size reduction: 210924 --> 2683 (5008 --> 11, 5000 --> 19, 2848 --> 4, 33000 --> 206, 18908 --> 126, 2778 --> 10, 2320 --> 10, 5388 --> 16, 3933 --> 14, 3807 --> 15, 5213 --> 18, 7391 --> 33, 3770 --> 17, 6570 --> 67, 3883 --> 23, 3861 --> 21, 30849 --> 448, 15974 --> 129, 13146 --> 104, 4560 --> 43, 21528 --> 241, 10132 --> 126, 8 --> 8, 7 --> 7, 4 --> 4, 89 --> 80, 61 --> 52, 6 --> 6, 5 --> 5, 16 --> 16, 11 --> 11, 15 --> 15, 18 --> 18, 28 --> 28, 17 --> 17, 29 --> 28, 23 --> 23, 17 --> 17, 237 --> 189, 88 --> 88, 104 --> 104, 33 --> 33, 150 --> 142, 91 --> 91 )
[LOG] Average clause size reduction: 216.554 --> 2.75462 (556.444 --> 1.22222, 555.556 --> 2.11111, 569.6 --> 0.8, 647.059 --> 4.03922, 630.267 --> 4.2, 396.857 --> 1.42857, 386.667 --> 1.66667, 414.462 --> 1.23077, 393.3 --> 1.4, 380.7 --> 1.5, 372.357 --> 1.28571, 369.55 --> 1.65, 342.727 --> 1.54545, 345.789 --> 3.52632, 323.583 --> 1.91667, 321.75 --> 1.75, 335.315 --> 4.86957, 319.48 --> 2.58, 305.721 --> 2.4186, 285 --> 2.6875, 294.904 --> 3.30137, 289.486 --> 3.6, 1.14286 --> 1.14286, 1.4 --> 1.4, 1 --> 1, 2.87097 --> 2.58065, 2.90476 --> 2.47619, 1.2 --> 1.2, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.375 --> 1.375, 1.66667 --> 1.66667, 1.38462 --> 1.38462, 1.55556 --> 1.55556, 1.7 --> 1.7, 2.07143 --> 2, 2.09091 --> 2.09091, 1.7 --> 1.7, 3.70312 --> 2.95312, 2.2 --> 2.2, 2.47619 --> 2.47619, 2.53846 --> 2.53846, 2.63158 --> 2.49123, 3.13793 --> 3.13793 )
[LOG] Overall execution time: 252.37 sec CPU time.
[LOG] Overall execution time: 252 sec real time.
Synthesis time: 252.76 sec (Real time) / 249.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.97 sec (Real time) / 13.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 1738 18 65 1 1633
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 357.06 sec CPU time.
[LOG] Relation determinization time: 357 sec real time.
[LOG] Final circuit size: 1812 new AND gates.
[LOG] Size before ABC: 2347 AND gates.
[LOG] Size after ABC: 1811 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 355.63/356 sec (0.93/1 sec, 0.87/1 sec, 0.61/1 sec, 4.34/4 sec, 2.12/2 sec, 2.26/2 sec, 3.54/4 sec, 2.99/3 sec, 2.81/3 sec, 2.58/2 sec, 2.58/3 sec, 3.23/3 sec, 2.43/3 sec, 2.86/2 sec, 2.63/3 sec, 3.4/3 sec, 5.39/6 sec, 3.5/3 sec, 5.6/6 sec, 4.09/4 sec, 7.28/7 sec, 8.95/9 sec, 11.89/12 sec, 17.87/18 sec, 17.84/18 sec, 12.73/13 sec, 10.25/10 sec, 11.58/11 sec, 13.58/14 sec, 9.65/10 sec, 9.89/10 sec, 8.98/9 sec, 8.36/8 sec, 7.15/7 sec, 11.53/12 sec, 11.64/11 sec, 11.42/12 sec, 13.94/14 sec, 13.33/13 sec, 8.11/8 sec, 14.26/14 sec, 11.38/12 sec, 14.63/14 sec, 12.56/13 sec, 5.98/6 sec, 12.09/12 sec )
[LOG] Nr of iterations: 1257 (9, 6, 2, 31, 43, 7, 10, 6, 11, 11, 9, 13, 20, 17, 13, 10, 104, 36, 35, 13, 23, 233, 18, 6, 4, 1, 19, 22, 6, 7, 5, 10, 10, 8, 12, 19, 14, 12, 9, 94, 34, 34, 12, 18, 204, 17 )
[LOG] Total clause computation time: 95.46/99 sec (0.46/0.46 sec, 0.41/0.41 sec, 0.29/0.29 sec, 0.93/0.93 sec, 0.73/0.73 sec, 0.81/0.81 sec, 0.63/0.63 sec, 0.55/0.55 sec, 0.84/0.84 sec, 0.82/0.82 sec, 0.74/0.74 sec, 0.82/0.82 sec, 0.7/0.7 sec, 0.91/0.91 sec, 0.73/0.73 sec, 0.97/0.97 sec, 2.7/2.7 sec, 0.85/0.85 sec, 0.92/0.92 sec, 0.83/0.83 sec, 1.28/1.28 sec, 3.92/3.92 sec, 6.6/6.6 sec, 12.29/12.29 sec, 11.75/11.75 sec, 5.18/5.18 sec, 2.96/2.96 sec, 4.24/4.24 sec, 0.77/0.77 sec, 0.88/0.88 sec, 2.45/2.45 sec, 2.03/2.03 sec, 0.98/0.98 sec, 0.82/0.82 sec, 1.41/1.41 sec, 1.04/1.04 sec, 1.53/1.53 sec, 1.48/1.48 sec, 1.25/1.25 sec, 2.62/2.62 sec, 1.03/1.03 sec, 0.83/0.83 sec, 1.47/1.47 sec, 1.19/1.19 sec, 2.26/2.26 sec, 6.56/6.56 sec )
[LOG] Total clause minimization time: 258.67/257 sec (0.44/0.44 sec, 0.42/0.42 sec, 0.29/0.29 sec, 3.35/3.35 sec, 1.35/1.35 sec, 1.42/1.42 sec, 2.88/2.88 sec, 2.4/2.4 sec, 1.94/1.94 sec, 1.73/1.73 sec, 1.81/1.81 sec, 2.37/2.37 sec, 1.7/1.7 sec, 1.92/1.92 sec, 1.86/1.86 sec, 2.4/2.4 sec, 2.66/2.66 sec, 2.61/2.61 sec, 4.64/4.64 sec, 3.23/3.23 sec, 5.97/5.97 sec, 4.97/4.97 sec, 5.25/5.25 sec, 5.56/5.56 sec, 6.06/6.06 sec, 7.53/7.53 sec, 7.27/7.27 sec, 7.31/7.31 sec, 12.79/12.79 sec, 8.75/8.75 sec, 7.42/7.42 sec, 6.92/6.92 sec, 7.34/7.34 sec, 6.31/6.31 sec, 10.1/10.1 sec, 10.58/10.58 sec, 9.86/9.86 sec, 12.44/12.44 sec, 12.06/12.06 sec, 5.42/5.42 sec, 13.2/13.2 sec, 10.52/10.52 sec, 13.13/13.13 sec, 11.34/11.34 sec, 3.64/3.64 sec, 5.51/5.51 sec )
[LOG] Total clause size reduction: 260898 --> 5132 (5280 --> 15, 3295 --> 9, 752 --> 1, 20940 --> 132, 28980 --> 199, 2934 --> 7, 4302 --> 13, 2325 --> 8, 4630 --> 14, 4390 --> 15, 3496 --> 12, 4980 --> 18, 7657 --> 26, 6256 --> 35, 4548 --> 25, 3303 --> 19, 37595 --> 523, 12355 --> 74, 11560 --> 73, 3924 --> 30, 7238 --> 51, 72616 --> 1727, 5304 --> 52, 7 --> 7, 5 --> 5, 1 --> 1, 60 --> 55, 64 --> 61, 7 --> 7, 9 --> 9, 8 --> 8, 14 --> 14, 15 --> 15, 12 --> 12, 18 --> 18, 26 --> 26, 22 --> 22, 25 --> 25, 19 --> 19, 432 --> 417, 70 --> 70, 73 --> 73, 30 --> 29, 33 --> 33, 1236 --> 1076, 52 --> 52 )
[LOG] Average clause size reduction: 207.556 --> 4.08274 (586.667 --> 1.66667, 549.167 --> 1.5, 376 --> 0.5, 675.484 --> 4.25806, 673.953 --> 4.62791, 419.143 --> 1, 430.2 --> 1.3, 387.5 --> 1.33333, 420.909 --> 1.27273, 399.091 --> 1.36364, 388.444 --> 1.33333, 383.077 --> 1.38462, 382.85 --> 1.3, 368 --> 2.05882, 349.846 --> 1.92308, 330.3 --> 1.9, 361.49 --> 5.02885, 343.194 --> 2.05556, 330.286 --> 2.08571, 301.846 --> 2.30769, 314.696 --> 2.21739, 311.657 --> 7.41202, 294.667 --> 2.88889, 1.16667 --> 1.16667, 1.25 --> 1.25, 1 --> 1, 3.15789 --> 2.89474, 2.90909 --> 2.77273, 1.16667 --> 1.16667, 1.28571 --> 1.28571, 1.6 --> 1.6, 1.4 --> 1.4, 1.5 --> 1.5, 1.5 --> 1.5, 1.5 --> 1.5, 1.36842 --> 1.36842, 1.57143 --> 1.57143, 2.08333 --> 2.08333, 2.11111 --> 2.11111, 4.59574 --> 4.43617, 2.05882 --> 2.05882, 2.14706 --> 2.14706, 2.5 --> 2.41667, 1.83333 --> 1.83333, 6.05882 --> 5.27451, 3.05882 --> 3.05882 )
[LOG] Overall execution time: 357.08 sec CPU time.
[LOG] Overall execution time: 357 sec real time.
Synthesis time: 357.58 sec (Real time) / 353.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.75 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 39.99 sec (Real time) / 39.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 2573 19 68 1 2464
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 350.7 sec CPU time.
[LOG] Relation determinization time: 351 sec real time.
[LOG] Final circuit size: 988 new AND gates.
[LOG] Size before ABC: 1293 AND gates.
[LOG] Size after ABC: 988 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 348.8/349 sec (1.44/1 sec, 1.22/2 sec, 0.89/1 sec, 5.53/5 sec, 4.89/5 sec, 2.89/3 sec, 4.14/4 sec, 3.92/4 sec, 4.19/4 sec, 5.37/6 sec, 4.84/4 sec, 4.73/5 sec, 6.07/6 sec, 3.93/4 sec, 4.92/5 sec, 4.67/5 sec, 7.02/7 sec, 5.07/5 sec, 5.59/5 sec, 4.87/5 sec, 5.18/6 sec, 3.57/3 sec, 11.16/11 sec, 8.66/9 sec, 18.38/18 sec, 10.68/11 sec, 10.13/10 sec, 12.38/13 sec, 16.5/16 sec, 13.16/13 sec, 6.36/7 sec, 10.69/10 sec, 9.14/9 sec, 7.05/7 sec, 12.35/13 sec, 7.95/8 sec, 5.42/5 sec, 4.93/5 sec, 8.92/9 sec, 10.63/11 sec, 10.65/10 sec, 5.26/6 sec, 14.55/14 sec, 5.61/6 sec, 7.11/7 sec, 9.42/9 sec, 7.56/8 sec, 9.21/9 sec )
[LOG] Nr of iterations: 896 (10, 3, 4, 15, 25, 9, 13, 9, 10, 11, 8, 11, 9, 19, 10, 11, 63, 12, 36, 14, 11, 9, 88, 69, 9, 2, 3, 14, 22, 8, 12, 8, 8, 9, 7, 9, 8, 18, 9, 10, 59, 10, 34, 12, 9, 8, 61, 68 )
[LOG] Total clause computation time: 85.18/86 sec (0.64/0.64 sec, 0.59/0.59 sec, 0.43/0.43 sec, 1.17/1.17 sec, 1.05/1.05 sec, 0.75/0.75 sec, 0.92/0.92 sec, 0.89/0.89 sec, 1.14/1.14 sec, 1.77/1.77 sec, 1.25/1.25 sec, 1.32/1.32 sec, 1.16/1.16 sec, 1.1/1.1 sec, 1.26/1.26 sec, 1.09/1.09 sec, 2.72/2.72 sec, 1.33/1.33 sec, 1.5/1.5 sec, 1.25/1.25 sec, 1.17/1.17 sec, 0.71/0.71 sec, 3.64/3.64 sec, 3.73/3.73 sec, 2.75/2.75 sec, 4.24/4.24 sec, 3.58/3.58 sec, 5.95/5.95 sec, 6.56/6.56 sec, 1.22/1.22 sec, 2.02/2.02 sec, 1.39/1.39 sec, 1.21/1.21 sec, 1.38/1.38 sec, 1.26/1.26 sec, 0.91/0.91 sec, 1.62/1.62 sec, 1.44/1.44 sec, 1.09/1.09 sec, 1.18/1.18 sec, 2.44/2.44 sec, 1.32/1.32 sec, 1.24/1.24 sec, 1.91/1.91 sec, 1.19/1.19 sec, 0.94/0.94 sec, 3.29/3.29 sec, 2.47/2.47 sec )
[LOG] Total clause minimization time: 261.87/262 sec (0.76/0.76 sec, 0.59/0.59 sec, 0.41/0.41 sec, 4.32/4.32 sec, 3.79/3.79 sec, 2.11/2.11 sec, 3.18/3.18 sec, 2.99/2.99 sec, 3.01/3.01 sec, 3.56/3.56 sec, 3.55/3.55 sec, 3.38/3.38 sec, 4.87/4.87 sec, 2.79/2.79 sec, 3.62/3.62 sec, 3.55/3.55 sec, 4.24/4.24 sec, 3.7/3.7 sec, 4.05/4.05 sec, 3.58/3.58 sec, 3.96/3.96 sec, 2.83/2.83 sec, 7.42/7.42 sec, 4.87/4.87 sec, 15.61/15.61 sec, 6.41/6.41 sec, 6.53/6.53 sec, 6.41/6.41 sec, 9.91/9.91 sec, 11.9/11.9 sec, 4.32/4.32 sec, 9.28/9.28 sec, 7.9/7.9 sec, 5.64/5.64 sec, 11.06/11.06 sec, 7.02/7.02 sec, 3.77/3.77 sec, 3.44/3.44 sec, 7.81/7.81 sec, 9.4/9.4 sec, 8.18/8.18 sec, 3.92/3.92 sec, 13.28/13.28 sec, 3.67/3.67 sec, 5.89/5.89 sec, 8.45/8.45 sec, 4.23/4.23 sec, 6.71/6.71 sec )
[LOG] Total clause size reduction: 191719 --> 2315 (6246 --> 9, 1404 --> 2, 2376 --> 3, 10304 --> 46, 17472 --> 77, 4120 --> 10, 6048 --> 19, 3928 --> 10, 4401 --> 16, 4650 --> 18, 3311 --> 13, 4410 --> 36, 3432 --> 12, 7506 --> 35, 3645 --> 17, 4030 --> 17, 24242 --> 283, 4169 --> 19, 13195 --> 69, 4732 --> 28, 3610 --> 25, 2832 --> 15, 28449 --> 374, 22168 --> 163, 9 --> 9, 2 --> 2, 3 --> 3, 46 --> 40, 65 --> 61, 10 --> 10, 19 --> 19, 10 --> 10, 13 --> 13, 14 --> 14, 13 --> 13, 14 --> 14, 12 --> 12, 35 --> 35, 17 --> 17, 17 --> 17, 251 --> 239, 15 --> 15, 64 --> 64, 24 --> 24, 19 --> 19, 15 --> 15, 189 --> 171, 163 --> 163 )
[LOG] Average clause size reduction: 213.972 --> 2.58371 (624.6 --> 0.9, 468 --> 0.666667, 594 --> 0.75, 686.933 --> 3.06667, 698.88 --> 3.08, 457.778 --> 1.11111, 465.231 --> 1.46154, 436.444 --> 1.11111, 440.1 --> 1.6, 422.727 --> 1.63636, 413.875 --> 1.625, 400.909 --> 3.27273, 381.333 --> 1.33333, 395.053 --> 1.84211, 364.5 --> 1.7, 366.364 --> 1.54545, 384.794 --> 4.49206, 347.417 --> 1.58333, 366.528 --> 1.91667, 338 --> 2, 328.182 --> 2.27273, 314.667 --> 1.66667, 323.284 --> 4.25, 321.275 --> 2.36232, 1 --> 1, 1 --> 1, 1 --> 1, 3.28571 --> 2.85714, 2.95455 --> 2.77273, 1.25 --> 1.25, 1.58333 --> 1.58333, 1.25 --> 1.25, 1.625 --> 1.625, 1.55556 --> 1.55556, 1.85714 --> 1.85714, 1.55556 --> 1.55556, 1.5 --> 1.5, 1.94444 --> 1.94444, 1.88889 --> 1.88889, 1.7 --> 1.7, 4.25424 --> 4.05085, 1.5 --> 1.5, 1.88235 --> 1.88235, 2 --> 2, 2.11111 --> 2.11111, 1.875 --> 1.875, 3.09836 --> 2.80328, 2.39706 --> 2.39706 )
[LOG] Overall execution time: 350.7 sec CPU time.
[LOG] Overall execution time: 351 sec real time.
Synthesis time: 351.08 sec (Real time) / 347.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.07 sec (Real time) / 18.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1790 20 71 1 1675
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.7 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 67 new AND gates.
[LOG] Size before ABC: 97 AND gates.
[LOG] Size after ABC: 66 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.67/1 sec (0.03/0 sec, 0.03/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.04/0 sec, 0.05/0 sec, 0.05/0 sec, 0.06/0 sec, 0.06/1 sec, 0.1/0 sec, 0.11/0 sec )
[LOG] Nr of iterations: 65 (12, 10, 4, 2, 6, 2, 10, 9, 3, 1, 5, 1 )
[LOG] Total clause computation time: 0.2/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.44/1 sec (0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.09/0.09 sec )
[LOG] Total clause size reduction: 3740 --> 110 (1463 --> 24, 1125 --> 20, 333 --> 5, 122 --> 0, 540 --> 8, 103 --> 1, 20 --> 19, 20 --> 19, 5 --> 5, 0 --> 0, 8 --> 8, 1 --> 1 )
[LOG] Average clause size reduction: 57.5385 --> 1.69231 (121.917 --> 2, 112.5 --> 2, 83.25 --> 1.25, 61 --> 0, 90 --> 1.33333, 51.5 --> 0.5, 2 --> 1.9, 2.22222 --> 2.11111, 1.66667 --> 1.66667, 0 --> 0, 1.6 --> 1.6, 1 --> 1 )
[LOG] Overall execution time: 0.7 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 238 5 23 1 205
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 4.16 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 193 new AND gates.
[LOG] Size before ABC: 229 AND gates.
[LOG] Size after ABC: 191 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.11/4 sec (0.12/0 sec, 0.13/0 sec, 0.23/1 sec, 0.22/0 sec, 0.2/0 sec, 0.33/0 sec, 0.13/1 sec, 0.34/0 sec, 0.22/0 sec, 0.5/1 sec, 0.54/0 sec, 0.53/1 sec, 0.18/0 sec, 0.44/0 sec )
[LOG] Nr of iterations: 150 (16, 25, 6, 5, 6, 21, 3, 13, 21, 4, 4, 5, 20, 1 )
[LOG] Total clause computation time: 1.31/3 sec (0.08/0.08 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.24/0.24 sec, 0.06/0.06 sec, 0.13/0.13 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 2.77/1 sec (0.04/0.04 sec, 0.08/0.08 sec, 0.13/0.13 sec, 0.18/0.18 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.41/0.41 sec, 0.46/0.46 sec, 0.41/0.41 sec, 0.09/0.09 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 11105 --> 326 (2505 --> 36, 3816 --> 70, 710 --> 9, 524 --> 6, 640 --> 6, 2520 --> 48, 242 --> 3, 27 --> 27, 54 --> 54, 6 --> 6, 6 --> 6, 6 --> 6, 48 --> 48, 1 --> 1 )
[LOG] Average clause size reduction: 74.0333 --> 2.17333 (156.562 --> 2.25, 152.64 --> 2.8, 118.333 --> 1.5, 104.8 --> 1.2, 106.667 --> 1, 120 --> 2.28571, 80.6667 --> 1, 2.07692 --> 2.07692, 2.57143 --> 2.57143, 1.5 --> 1.5, 1.5 --> 1.5, 1.2 --> 1.2, 2.4 --> 2.4, 1 --> 1 )
[LOG] Overall execution time: 4.16 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.40 sec (Real time) / 4.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.39 sec (Real time) / 1.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 398 6 26 1 361
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 14.18 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 331 new AND gates.
[LOG] Size before ABC: 382 AND gates.
[LOG] Size after ABC: 331 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.1/14 sec (0.3/1 sec, 0.4/0 sec, 0.3/0 sec, 0.3/1 sec, 0.53/0 sec, 0.37/0 sec, 0.62/1 sec, 0.42/0 sec, 0.31/1 sec, 1/1 sec, 1.32/1 sec, 1.66/2 sec, 1.49/1 sec, 0.95/1 sec, 0.84/1 sec, 1.33/1 sec, 0.53/1 sec, 1.43/1 sec )
[LOG] Nr of iterations: 211 (22, 28, 6, 10, 10, 6, 4, 24, 3, 19, 25, 5, 9, 7, 5, 3, 23, 2 )
[LOG] Total clause computation time: 3.2/3 sec (0.05/0.05 sec, 0.23/0.23 sec, 0.09/0.09 sec, 0.12/0.12 sec, 0.3/0.3 sec, 0.06/0.06 sec, 0.18/0.18 sec, 0.15/0.15 sec, 0.23/0.23 sec, 0.14/0.14 sec, 0.39/0.39 sec, 0.1/0.1 sec, 0.25/0.25 sec, 0.07/0.07 sec, 0.28/0.28 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.3/0.3 sec )
[LOG] Total clause minimization time: 10.81/11 sec (0.24/0.24 sec, 0.17/0.17 sec, 0.2/0.2 sec, 0.17/0.17 sec, 0.22/0.22 sec, 0.31/0.31 sec, 0.44/0.44 sec, 0.27/0.27 sec, 0.07/0.07 sec, 0.86/0.86 sec, 0.92/0.92 sec, 1.55/1.55 sec, 1.24/1.24 sec, 0.88/0.88 sec, 0.55/0.55 sec, 1.17/1.17 sec, 0.43/0.43 sec, 1.12/1.12 sec )
[LOG] Total clause size reduction: 18326 --> 597 (4326 --> 92, 5346 --> 96, 875 --> 7, 1440 --> 17, 1359 --> 15, 720 --> 11, 429 --> 5, 3266 --> 78, 274 --> 2, 77 --> 67, 84 --> 77, 7 --> 7, 17 --> 17, 10 --> 10, 11 --> 11, 5 --> 5, 78 --> 78, 2 --> 2 )
[LOG] Average clause size reduction: 86.8531 --> 2.82938 (196.636 --> 4.18182, 190.929 --> 3.42857, 145.833 --> 1.16667, 144 --> 1.7, 135.9 --> 1.5, 120 --> 1.83333, 107.25 --> 1.25, 136.083 --> 3.25, 91.3333 --> 0.666667, 4.05263 --> 3.52632, 3.36 --> 3.08, 1.4 --> 1.4, 1.88889 --> 1.88889, 1.42857 --> 1.42857, 2.2 --> 2.2, 1.66667 --> 1.66667, 3.3913 --> 3.3913, 1 --> 1 )
[LOG] Overall execution time: 14.18 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.46 sec (Real time) / 14.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.15 sec (Real time) / 2.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 577 7 30 1 531
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 53.79 sec CPU time.
[LOG] Relation determinization time: 54 sec real time.
[LOG] Final circuit size: 684 new AND gates.
[LOG] Size before ABC: 860 AND gates.
[LOG] Size after ABC: 682 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 53.5/54 sec (0.16/0 sec, 0.16/1 sec, 0.52/0 sec, 0.63/1 sec, 0.49/0 sec, 0.56/1 sec, 1.55/1 sec, 2.74/3 sec, 1.68/2 sec, 1.07/1 sec, 5.02/5 sec, 6.5/6 sec, 2.74/3 sec, 4.47/5 sec, 1.73/1 sec, 5.23/6 sec, 5.36/5 sec, 4.76/5 sec, 3.38/3 sec, 4.75/5 sec )
[LOG] Nr of iterations: 437 (2, 2, 38, 14, 12, 15, 50, 41, 30, 22, 1, 1, 34, 12, 11, 13, 49, 40, 29, 21 )
[LOG] Total clause computation time: 10.37/8 sec (0.06/0.06 sec, 0.09/0.09 sec, 0.19/0.19 sec, 0.21/0.21 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.68/0.68 sec, 0.37/0.37 sec, 1.12/1.12 sec, 0.51/0.51 sec, 1/1 sec, 1.36/1.36 sec, 0.4/0.4 sec, 0.4/0.4 sec, 0.47/0.47 sec, 0.45/0.45 sec, 1.91/1.91 sec, 0.42/0.42 sec, 0.22/0.22 sec, 0.28/0.28 sec )
[LOG] Total clause minimization time: 42.94/46 sec (0.09/0.09 sec, 0.06/0.06 sec, 0.33/0.33 sec, 0.39/0.39 sec, 0.38/0.38 sec, 0.42/0.42 sec, 0.86/0.86 sec, 2.36/2.36 sec, 0.55/0.55 sec, 0.55/0.55 sec, 4.02/4.02 sec, 5.13/5.13 sec, 2.33/2.33 sec, 4.07/4.07 sec, 1.25/1.25 sec, 4.77/4.77 sec, 3.44/3.44 sec, 4.32/4.32 sec, 3.16/3.16 sec, 4.46/4.46 sec )
[LOG] Total clause size reduction: 39736 --> 1581 (276 --> 1, 263 --> 1, 8103 --> 147, 2717 --> 33, 2156 --> 27, 2912 --> 43, 8281 --> 252, 6440 --> 187, 4524 --> 95, 3255 --> 52, 1 --> 1, 1 --> 1, 127 --> 120, 29 --> 29, 27 --> 26, 38 --> 38, 252 --> 211, 187 --> 175, 95 --> 90, 52 --> 52 )
[LOG] Average clause size reduction: 90.9291 --> 3.61785 (138 --> 0.5, 131.5 --> 0.5, 213.237 --> 3.86842, 194.071 --> 2.35714, 179.667 --> 2.25, 194.133 --> 2.86667, 165.62 --> 5.04, 157.073 --> 4.56098, 150.8 --> 3.16667, 147.955 --> 2.36364, 1 --> 1, 1 --> 1, 3.73529 --> 3.52941, 2.41667 --> 2.41667, 2.45455 --> 2.36364, 2.92308 --> 2.92308, 5.14286 --> 4.30612, 4.675 --> 4.375, 3.27586 --> 3.10345, 2.47619 --> 2.47619 )
[LOG] Overall execution time: 53.79 sec CPU time.
[LOG] Overall execution time: 54 sec real time.
Synthesis time: 54.12 sec (Real time) / 53.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.03 sec (Real time) / 14.99 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 968 8 33 1 919
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 195.62 sec CPU time.
[LOG] Relation determinization time: 196 sec real time.
[LOG] Final circuit size: 1169 new AND gates.
[LOG] Size before ABC: 1447 AND gates.
[LOG] Size after ABC: 1168 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 194.77/195 sec (0.68/1 sec, 0.53/0 sec, 1.76/2 sec, 2.2/2 sec, 2.41/3 sec, 2.64/2 sec, 2.9/3 sec, 3.91/4 sec, 6.69/7 sec, 8.31/8 sec, 10.19/11 sec, 10.33/10 sec, 13.92/14 sec, 17.56/17 sec, 13.35/14 sec, 11.38/11 sec, 11.72/12 sec, 11.54/11 sec, 10.52/11 sec, 9.92/10 sec, 10.4/10 sec, 11.67/12 sec, 9.26/9 sec, 10.98/11 sec )
[LOG] Nr of iterations: 734 (4, 2, 33, 13, 13, 18, 26, 59, 51, 108, 43, 22, 3, 1, 31, 10, 12, 16, 22, 52, 37, 98, 42, 18 )
[LOG] Total clause computation time: 59.68/60 sec (0.2/0.2 sec, 0.31/0.31 sec, 0.64/0.64 sec, 0.5/0.5 sec, 0.52/0.52 sec, 0.43/0.43 sec, 0.3/0.3 sec, 1/1 sec, 3.49/3.49 sec, 3.2/3.2 sec, 3.48/3.48 sec, 2.85/2.85 sec, 5.16/5.16 sec, 6.86/6.86 sec, 5.18/5.18 sec, 2.46/2.46 sec, 1.71/1.71 sec, 3.96/3.96 sec, 3.19/3.19 sec, 1.85/1.85 sec, 6.01/6.01 sec, 2.26/2.26 sec, 1.78/1.78 sec, 2.34/2.34 sec )
[LOG] Total clause minimization time: 134.56/133 sec (0.47/0.47 sec, 0.21/0.21 sec, 1.1/1.1 sec, 1.68/1.68 sec, 1.87/1.87 sec, 2.19/2.19 sec, 2.58/2.58 sec, 2.88/2.88 sec, 3.18/3.18 sec, 5.05/5.05 sec, 6.67/6.67 sec, 7.44/7.44 sec, 8.74/8.74 sec, 10.69/10.69 sec, 8.16/8.16 sec, 8.9/8.9 sec, 9.99/9.99 sec, 7.55/7.55 sec, 7.32/7.32 sec, 8.05/8.05 sec, 4.36/4.36 sec, 9.39/9.39 sec, 7.46/7.46 sec, 8.63/8.63 sec )
[LOG] Total clause size reduction: 75660 --> 3210 (960 --> 3, 303 --> 1, 8288 --> 143, 2940 --> 36, 2796 --> 30, 3723 --> 50, 5250 --> 88, 11136 --> 339, 9200 --> 314, 18618 --> 696, 7266 --> 138, 3612 --> 61, 3 --> 3, 1 --> 1, 134 --> 108, 26 --> 26, 30 --> 30, 43 --> 42, 69 --> 63, 286 --> 254, 194 --> 184, 598 --> 417, 138 --> 137, 46 --> 46 )
[LOG] Average clause size reduction: 103.079 --> 4.3733 (240 --> 0.75, 151.5 --> 0.5, 251.152 --> 4.33333, 226.154 --> 2.76923, 215.077 --> 2.30769, 206.833 --> 2.77778, 201.923 --> 3.38462, 188.746 --> 5.74576, 180.392 --> 6.15686, 172.389 --> 6.44444, 168.977 --> 3.2093, 164.182 --> 2.77273, 1 --> 1, 1 --> 1, 4.32258 --> 3.48387, 2.6 --> 2.6, 2.5 --> 2.5, 2.6875 --> 2.625, 3.13636 --> 2.86364, 5.5 --> 4.88462, 5.24324 --> 4.97297, 6.10204 --> 4.2551, 3.28571 --> 3.2619, 2.55556 --> 2.55556 )
[LOG] Overall execution time: 195.62 sec CPU time.
[LOG] Overall execution time: 196 sec real time.
Synthesis time: 195.99 sec (Real time) / 192.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 38.28 sec (Real time) / 38.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1498 9 37 1 1441
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 606.31 sec CPU time.
[LOG] Relation determinization time: 607 sec real time.
[LOG] Final circuit size: 1670 new AND gates.
[LOG] Size before ABC: 2190 AND gates.
[LOG] Size after ABC: 1669 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 603.5/604 sec (3.68/4 sec, 2.81/2 sec, 13.19/14 sec, 14.74/14 sec, 14.02/14 sec, 11.47/12 sec, 12.13/12 sec, 9.61/10 sec, 20.21/20 sec, 14.08/14 sec, 25.18/25 sec, 25.59/26 sec, 27.27/27 sec, 32.53/32 sec, 41.86/42 sec, 32.88/33 sec, 23.97/24 sec, 36.63/37 sec, 26.65/26 sec, 35.78/36 sec, 29.72/30 sec, 34.16/34 sec, 28.91/29 sec, 22.18/22 sec, 25.64/26 sec, 38.61/39 sec )
[LOG] Nr of iterations: 1125 (4, 2, 65, 20, 14, 19, 21, 35, 55, 55, 81, 244, 11, 2, 1, 61, 18, 13, 16, 16, 31, 54, 53, 76, 153, 5 )
[LOG] Total clause computation time: 192.21/186 sec (1.88/1.88 sec, 1.75/1.75 sec, 4.02/4.02 sec, 6.06/6.06 sec, 3.67/3.67 sec, 3.35/3.35 sec, 3.65/3.65 sec, 5.14/5.14 sec, 5.96/5.96 sec, 6.37/6.37 sec, 5.68/5.68 sec, 9.17/9.17 sec, 8.01/8.01 sec, 11.01/11.01 sec, 21.33/21.33 sec, 15.52/15.52 sec, 5.01/5.01 sec, 10.22/10.22 sec, 5.26/5.26 sec, 4.96/4.96 sec, 8.7/8.7 sec, 16.45/16.45 sec, 6.25/6.25 sec, 4.89/4.89 sec, 6.05/6.05 sec, 11.85/11.85 sec )
[LOG] Total clause minimization time: 409.79/416 sec (1.76/1.76 sec, 1.01/1.01 sec, 9.11/9.11 sec, 8.63/8.63 sec, 10.29/10.29 sec, 8.07/8.07 sec, 8.42/8.42 sec, 4.42/4.42 sec, 14.17/14.17 sec, 7.66/7.66 sec, 19.43/19.43 sec, 16.23/16.23 sec, 19.2/19.2 sec, 21.49/21.49 sec, 20.49/20.49 sec, 17.3/17.3 sec, 18.92/18.92 sec, 26.37/26.37 sec, 21.36/21.36 sec, 30.78/30.78 sec, 20.98/20.98 sec, 17.66/17.66 sec, 22.59/22.59 sec, 17.23/17.23 sec, 19.5/19.5 sec, 26.72/26.72 sec )
[LOG] Total clause size reduction: 129177 --> 5353 (1086 --> 4, 341 --> 1, 17920 --> 283, 5149 --> 54, 3484 --> 30, 4446 --> 56, 4680 --> 61, 7650 --> 115, 10908 --> 291, 10476 --> 385, 14640 --> 373, 44226 --> 1634, 1810 --> 27, 2 --> 2, 1 --> 1, 253 --> 225, 48 --> 48, 30 --> 30, 45 --> 44, 41 --> 38, 93 --> 86, 291 --> 272, 373 --> 356, 337 --> 308, 836 --> 618, 11 --> 11 )
[LOG] Average clause size reduction: 114.824 --> 4.75822 (271.5 --> 1, 170.5 --> 0.5, 275.692 --> 4.35385, 257.45 --> 2.7, 248.857 --> 2.14286, 234 --> 2.94737, 222.857 --> 2.90476, 218.571 --> 3.28571, 198.327 --> 5.29091, 190.473 --> 7, 180.741 --> 4.60494, 181.254 --> 6.69672, 164.545 --> 2.45455, 1 --> 1, 1 --> 1, 4.14754 --> 3.68852, 2.66667 --> 2.66667, 2.30769 --> 2.30769, 2.8125 --> 2.75, 2.5625 --> 2.375, 3 --> 2.77419, 5.38889 --> 5.03704, 7.03774 --> 6.71698, 4.43421 --> 4.05263, 5.46405 --> 4.03922, 2.2 --> 2.2 )
[LOG] Overall execution time: 606.32 sec CPU time.
[LOG] Overall execution time: 607 sec real time.
Synthesis time: 606.79 sec (Real time) / 592.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 115.82 sec (Real time) / 115.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2041 10 40 1 1979
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1616.1 sec CPU time.
[LOG] Relation determinization time: 1617 sec real time.
[LOG] Final circuit size: 2434 new AND gates.
[LOG] Size before ABC: 3113 AND gates.
[LOG] Size after ABC: 2432 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1607.92/1609 sec (11.32/12 sec, 12.56/12 sec, 45.69/46 sec, 44.45/44 sec, 37.54/38 sec, 31.4/31 sec, 18.37/19 sec, 22.99/23 sec, 74.86/75 sec, 30.99/31 sec, 32.48/32 sec, 45.86/46 sec, 57.19/57 sec, 84.61/85 sec, 110.49/110 sec, 79.93/80 sec, 53.8/54 sec, 64.94/65 sec, 68.63/69 sec, 57.03/57 sec, 75.62/75 sec, 91.14/91 sec, 64.12/65 sec, 105.37/105 sec, 64.34/64 sec, 68.71/69 sec, 71.58/72 sec, 81.91/82 sec )
[LOG] Nr of iterations: 1280 (2, 3, 53, 28, 28, 25, 26, 30, 66, 27, 59, 140, 183, 8, 1, 1, 49, 13, 25, 24, 24, 28, 56, 17, 58, 118, 181, 7 )
[LOG] Total clause computation time: 428.62/432 sec (4.15/4.15 sec, 4.36/4.36 sec, 9.63/9.63 sec, 10.29/10.29 sec, 11.32/11.32 sec, 12.51/12.51 sec, 9.46/9.46 sec, 9.07/9.07 sec, 18.04/18.04 sec, 14.82/14.82 sec, 12.95/12.95 sec, 16.73/16.73 sec, 18.21/18.21 sec, 29.2/29.2 sec, 25.45/25.45 sec, 30.82/30.82 sec, 22.51/22.51 sec, 10.38/10.38 sec, 12.97/12.97 sec, 13.02/13.02 sec, 12.86/12.86 sec, 13.31/13.31 sec, 22.24/22.24 sec, 11.32/11.32 sec, 16.26/16.26 sec, 18.37/18.37 sec, 16.71/16.71 sec, 21.66/21.66 sec )
[LOG] Total clause minimization time: 1176.39/1174 sec (7.1/7.1 sec, 8.12/8.12 sec, 35.98/35.98 sec, 34.07/34.07 sec, 26.13/26.13 sec, 18.81/18.81 sec, 8.82/8.82 sec, 13.82/13.82 sec, 56.69/56.69 sec, 16.07/16.07 sec, 19.4/19.4 sec, 28.94/28.94 sec, 38.65/38.65 sec, 55.29/55.29 sec, 84.99/84.99 sec, 49.05/49.05 sec, 31.21/31.21 sec, 54.5/54.5 sec, 55.59/55.59 sec, 43.93/43.93 sec, 62.66/62.66 sec, 77.75/77.75 sec, 41.78/41.78 sec, 93.99/93.99 sec, 47.98/47.98 sec, 50.19/50.19 sec, 54.69/54.69 sec, 60.19/60.19 sec )
[LOG] Total clause size reduction: 155927 --> 6753 (402 --> 1, 754 --> 7, 16016 --> 243, 8127 --> 132, 7776 --> 96, 6576 --> 74, 6550 --> 66, 7221 --> 91, 15015 --> 445, 5772 --> 89, 12412 --> 377, 28078 --> 958, 36582 --> 1214, 1400 --> 19, 1 --> 1, 1 --> 1, 211 --> 192, 37 --> 36, 83 --> 80, 74 --> 71, 58 --> 58, 85 --> 85, 338 --> 306, 42 --> 42, 377 --> 354, 723 --> 639, 1197 --> 1057, 19 --> 19 )
[LOG] Average clause size reduction: 121.818 --> 5.27578 (201 --> 0.5, 251.333 --> 2.33333, 302.189 --> 4.58491, 290.25 --> 4.71429, 277.714 --> 3.42857, 263.04 --> 2.96, 251.923 --> 2.53846, 240.7 --> 3.03333, 227.5 --> 6.74242, 213.778 --> 3.2963, 210.373 --> 6.38983, 200.557 --> 6.84286, 199.902 --> 6.63388, 175 --> 2.375, 1 --> 1, 1 --> 1, 4.30612 --> 3.91837, 2.84615 --> 2.76923, 3.32 --> 3.2, 3.08333 --> 2.95833, 2.41667 --> 2.41667, 3.03571 --> 3.03571, 6.03571 --> 5.46429, 2.47059 --> 2.47059, 6.5 --> 6.10345, 6.12712 --> 5.41525, 6.61326 --> 5.83978, 2.71429 --> 2.71429 )
[LOG] Overall execution time: 1616.13 sec CPU time.
[LOG] Overall execution time: 1617 sec real time.
Synthesis time: 1616.72 sec (Real time) / 1563.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.94 sec (Real time) / 0.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 307.10 sec (Real time) / 306.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 2844 11 43 1 2778
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 22.81 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 1006 new AND gates.
[LOG] Size before ABC: 1248 AND gates.
[LOG] Size after ABC: 1005 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 22.75/23 sec (0.13/1 sec, 0.09/0 sec, 0.07/0 sec, 0.36/0 sec, 0.06/0 sec, 0.84/1 sec, 0.45/0 sec, 1.39/2 sec, 1.66/1 sec, 4.01/4 sec, 2.52/3 sec, 3.23/3 sec, 2.42/3 sec, 2.44/2 sec, 1.4/2 sec, 1.68/1 sec )
[LOG] Nr of iterations: 514 (8, 2, 7, 6, 19, 12, 151, 69, 6, 1, 3, 5, 13, 8, 138, 66 )
[LOG] Total clause computation time: 10.74/14 sec (0.1/0.1 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.32/0.32 sec, 0.01/0.01 sec, 0.51/0.51 sec, 0.12/0.12 sec, 0.38/0.38 sec, 1/1 sec, 2.1/2.1 sec, 0.9/0.9 sec, 1.47/1.47 sec, 1.12/1.12 sec, 1.25/1.25 sec, 0.7/0.7 sec, 0.68/0.68 sec )
[LOG] Total clause minimization time: 11.88/8 sec (0.03/0.03 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.32/0.32 sec, 0.33/0.33 sec, 0.98/0.98 sec, 0.66/0.66 sec, 1.91/1.91 sec, 1.61/1.61 sec, 1.75/1.75 sec, 1.29/1.29 sec, 1.19/1.19 sec, 0.68/0.68 sec, 0.99/0.99 sec )
[LOG] Total clause size reduction: 46558 --> 2425 (1281 --> 15, 194 --> 1, 1212 --> 14, 820 --> 9, 3438 --> 43, 1474 --> 35, 28500 --> 881, 8500 --> 311, 12 --> 12, 1 --> 1, 4 --> 4, 9 --> 9, 26 --> 25, 22 --> 22, 769 --> 747, 296 --> 296 )
[LOG] Average clause size reduction: 90.5798 --> 4.7179 (160.125 --> 1.875, 97 --> 0.5, 173.143 --> 2, 136.667 --> 1.5, 180.947 --> 2.26316, 122.833 --> 2.91667, 188.742 --> 5.83444, 123.188 --> 4.50725, 2 --> 2, 1 --> 1, 1.33333 --> 1.33333, 1.8 --> 1.8, 2 --> 1.92308, 2.75 --> 2.75, 5.57246 --> 5.41304, 4.48485 --> 4.48485 )
[LOG] Overall execution time: 22.81 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.18 sec (Real time) / 22.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.93 sec (Real time) / 3.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1225 7 28 1 1183
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 78.55 sec CPU time.
[LOG] Relation determinization time: 79 sec real time.
[LOG] Final circuit size: 2009 new AND gates.
[LOG] Size before ABC: 2512 AND gates.
[LOG] Size after ABC: 2008 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 78.37/79 sec (1.11/1 sec, 0.24/0 sec, 0.14/1 sec, 0.22/0 sec, 0.18/0 sec, 0.76/1 sec, 3.21/3 sec, 3.93/4 sec, 5.01/5 sec, 7.68/8 sec, 6.19/6 sec, 4.55/4 sec, 5.68/6 sec, 6.55/7 sec, 6.13/6 sec, 5.65/5 sec, 8.49/9 sec, 4.52/4 sec, 4.27/5 sec, 3.86/4 sec )
[LOG] Nr of iterations: 1086 (4, 5, 4, 71, 6, 120, 81, 131, 99, 35, 3, 4, 3, 63, 5, 119, 79, 125, 95, 34 )
[LOG] Total clause computation time: 35.28/35 sec (0.62/0.62 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.64/0.64 sec, 1.16/1.16 sec, 2.36/2.36 sec, 4.09/4.09 sec, 3.18/3.18 sec, 3.77/3.77 sec, 1.76/1.76 sec, 4/4 sec, 3.53/3.53 sec, 1.03/1.03 sec, 3.63/3.63 sec, 0.65/0.65 sec, 1.96/1.96 sec, 2.4/2.4 sec )
[LOG] Total clause minimization time: 42.79/43 sec (0.48/0.48 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.09/0.09 sec, 0.59/0.59 sec, 2.56/2.56 sec, 2.76/2.76 sec, 2.61/2.61 sec, 3.56/3.56 sec, 3/3 sec, 0.77/0.77 sec, 3.91/3.91 sec, 2.52/2.52 sec, 2.59/2.59 sec, 4.6/4.6 sec, 4.84/4.84 sec, 3.86/3.86 sec, 2.29/2.29 sec, 1.44/1.44 sec )
[LOG] Total clause size reduction: 108926 --> 4986 (741 --> 6, 980 --> 10, 606 --> 6, 18620 --> 413, 955 --> 10, 30345 --> 464, 13440 --> 444, 20410 --> 575, 15288 --> 542, 5032 --> 187, 6 --> 6, 10 --> 10, 6 --> 6, 343 --> 298, 10 --> 10, 464 --> 416, 435 --> 412, 534 --> 501, 514 --> 483, 187 --> 187 )
[LOG] Average clause size reduction: 100.3 --> 4.59116 (185.25 --> 1.5, 196 --> 2, 151.5 --> 1.5, 262.254 --> 5.8169, 159.167 --> 1.66667, 252.875 --> 3.86667, 165.926 --> 5.48148, 155.802 --> 4.38931, 154.424 --> 5.47475, 143.771 --> 5.34286, 2 --> 2, 2.5 --> 2.5, 2 --> 2, 5.44444 --> 4.73016, 2 --> 2, 3.89916 --> 3.4958, 5.50633 --> 5.21519, 4.272 --> 4.008, 5.41053 --> 5.08421, 5.5 --> 5.5 )
[LOG] Overall execution time: 78.55 sec CPU time.
[LOG] Overall execution time: 79 sec real time.
Synthesis time: 79.10 sec (Real time) / 78.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.00 sec (Real time) / 1.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.34 sec (Real time) / 19.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2298 9 34 1 2246
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 993.26 sec CPU time.
[LOG] Relation determinization time: 996 sec real time.
[LOG] Final circuit size: 15760 new AND gates.
[LOG] Size before ABC: 23405 AND gates.
[LOG] Size after ABC: 15760 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 992.76/993 sec (1.49/1 sec, 0.66/1 sec, 0.37/0 sec, 1.1/2 sec, 0.41/0 sec, 3.43/3 sec, 0.84/1 sec, 20.05/20 sec, 54.74/55 sec, 101.67/102 sec, 57.13/57 sec, 78.6/78 sec, 74.28/75 sec, 68.74/68 sec, 48.84/49 sec, 80.33/81 sec, 81.79/81 sec, 74.32/75 sec, 64.68/64 sec, 73.4/74 sec, 54.09/54 sec, 51.8/52 sec )
[LOG] Nr of iterations: 6749 (7, 4, 9, 7, 10, 26, 26, 859, 1162, 1091, 248, 4, 3, 6, 6, 8, 24, 17, 847, 1151, 1004, 230 )
[LOG] Total clause computation time: 489.97/483 sec (0.2/0.2 sec, 0.34/0.34 sec, 0.18/0.18 sec, 0.94/0.94 sec, 0.19/0.19 sec, 1.45/1.45 sec, 0.37/0.37 sec, 5.08/5.08 sec, 5.65/5.65 sec, 22.51/22.51 sec, 32.54/32.54 sec, 55.55/55.55 sec, 64.59/64.59 sec, 46.56/46.56 sec, 32.1/32.1 sec, 47.72/47.72 sec, 49.48/49.48 sec, 55.74/55.74 sec, 11.47/11.47 sec, 8.5/8.5 sec, 11.46/11.46 sec, 37.35/37.35 sec )
[LOG] Total clause minimization time: 499.42/507 sec (1.28/1.28 sec, 0.31/0.31 sec, 0.17/0.17 sec, 0.15/0.15 sec, 0.21/0.21 sec, 1.96/1.96 sec, 0.46/0.46 sec, 14.85/14.85 sec, 48.53/48.53 sec, 78.66/78.66 sec, 24.2/24.2 sec, 23.02/23.02 sec, 9.66/9.66 sec, 22.14/22.14 sec, 16.7/16.7 sec, 32.58/32.58 sec, 32.27/32.27 sec, 18.53/18.53 sec, 52.84/52.84 sec, 64.41/64.41 sec, 42.17/42.17 sec, 14.32/14.32 sec )
[LOG] Total clause size reduction: 603854 --> 50368 (1764 --> 23, 867 --> 7, 1840 --> 21, 1686 --> 8, 2034 --> 26, 5050 --> 55, 5275 --> 113, 151008 --> 6593, 191565 --> 9018, 178760 --> 9542, 38532 --> 1695, 8 --> 8, 7 --> 7, 12 --> 12, 8 --> 8, 18 --> 18, 50 --> 45, 60 --> 60, 6449 --> 5726, 8886 --> 7872, 8458 --> 7994, 1517 --> 1517 )
[LOG] Average clause size reduction: 89.4731 --> 7.46303 (252 --> 3.28571, 216.75 --> 1.75, 204.444 --> 2.33333, 240.857 --> 1.14286, 203.4 --> 2.6, 194.231 --> 2.11538, 202.885 --> 4.34615, 175.795 --> 7.6752, 164.858 --> 7.76076, 163.85 --> 8.7461, 155.371 --> 6.83468, 2 --> 2, 2.33333 --> 2.33333, 2 --> 2, 1.33333 --> 1.33333, 2.25 --> 2.25, 2.08333 --> 1.875, 3.52941 --> 3.52941, 7.61393 --> 6.76033, 7.72024 --> 6.83927, 8.4243 --> 7.96215, 6.59565 --> 6.59565 )
[LOG] Overall execution time: 993.26 sec CPU time.
[LOG] Overall execution time: 996 sec real time.
Synthesis time: 996.82 sec (Real time) / 974.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.04 sec (Real time) / 3.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1867.74 sec (Real time) / 1866.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 16099 11 38 1 16039
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 551.5 sec CPU time.
[LOG] Relation determinization time: 554 sec real time.
[LOG] Final circuit size: 10303 new AND gates.
[LOG] Size before ABC: 13206 AND gates.
[LOG] Size after ABC: 10303 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 550.74/551 sec (3.52/3 sec, 7.84/8 sec, 20.07/20 sec, 21.39/22 sec, 31.92/32 sec, 32.87/33 sec, 34.92/35 sec, 18.92/18 sec, 34.49/35 sec, 12.5/12 sec, 23.79/24 sec, 23.12/23 sec, 7.86/8 sec, 23.63/24 sec, 22.72/23 sec, 24/24 sec, 16.6/16 sec, 21.53/22 sec, 28.45/28 sec, 23.44/24 sec, 18.75/18 sec, 20.45/21 sec, 15.12/15 sec, 22.2/22 sec, 20.96/21 sec, 19.68/20 sec )
[LOG] Nr of iterations: 5126 (505, 188, 1136, 12, 224, 217, 223, 37, 87, 15, 8, 8, 3, 383, 164, 1123, 9, 216, 215, 219, 28, 79, 12, 6, 7, 2 )
[LOG] Total clause computation time: 242.24/249 sec (0.63/0.63 sec, 4.41/4.41 sec, 5.41/5.41 sec, 16.02/16.02 sec, 10.87/10.87 sec, 6.4/6.4 sec, 6.54/6.54 sec, 8.99/8.99 sec, 17.86/17.86 sec, 4.84/4.84 sec, 18.34/18.34 sec, 18.08/18.08 sec, 3.05/3.05 sec, 11.99/11.99 sec, 4.01/4.01 sec, 7.56/7.56 sec, 10.93/10.93 sec, 6.3/6.3 sec, 9.24/9.24 sec, 4.5/4.5 sec, 9.36/9.36 sec, 12/12 sec, 6.05/6.05 sec, 15.51/15.51 sec, 14.72/14.72 sec, 8.63/8.63 sec )
[LOG] Total clause minimization time: 305.39/297 sec (2.84/2.84 sec, 3.36/3.36 sec, 14.36/14.36 sec, 5.28/5.28 sec, 20.83/20.83 sec, 26.24/26.24 sec, 28.14/28.14 sec, 9.82/9.82 sec, 16.51/16.51 sec, 7.55/7.55 sec, 5.34/5.34 sec, 4.94/4.94 sec, 4.71/4.71 sec, 11.41/11.41 sec, 18.62/18.62 sec, 16.01/16.01 sec, 5.64/5.64 sec, 15.13/15.13 sec, 19.11/19.11 sec, 18.88/18.88 sec, 9.35/9.35 sec, 8.37/8.37 sec, 9.04/9.04 sec, 6.67/6.67 sec, 6.22/6.22 sec, 11.02/11.02 sec )
[LOG] Total clause size reduction: 954589 --> 32540 (193032 --> 5355, 69190 --> 861, 407465 --> 10096, 3619 --> 16, 77604 --> 824, 72792 --> 870, 72372 --> 878, 10440 --> 168, 24854 --> 460, 2800 --> 30, 1365 --> 16, 1365 --> 14, 372 --> 4, 3689 --> 2604, 667 --> 536, 9910 --> 7094, 9 --> 9, 769 --> 660, 861 --> 733, 850 --> 753, 111 --> 106, 398 --> 398, 24 --> 24, 13 --> 13, 14 --> 14, 4 --> 4 )
[LOG] Average clause size reduction: 186.225 --> 6.34803 (382.242 --> 10.604, 368.032 --> 4.57979, 358.684 --> 8.88732, 301.583 --> 1.33333, 346.446 --> 3.67857, 335.447 --> 4.00922, 324.538 --> 3.93722, 282.162 --> 4.54054, 285.678 --> 5.28736, 186.667 --> 2, 170.625 --> 2, 170.625 --> 1.75, 124 --> 1.33333, 9.63185 --> 6.79896, 4.06707 --> 3.26829, 8.82458 --> 6.31701, 1 --> 1, 3.56019 --> 3.05556, 4.00465 --> 3.4093, 3.88128 --> 3.43836, 3.96429 --> 3.78571, 5.03797 --> 5.03797, 2 --> 2, 2.16667 --> 2.16667, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 551.5 sec CPU time.
[LOG] Overall execution time: 554 sec real time.
Synthesis time: 554.11 sec (Real time) / 545.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.32 sec (Real time) / 2.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 267.59 sec (Real time) / 267.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 10717 13 43 1 10648
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 1007.87 sec CPU time.
[LOG] Relation determinization time: 1012 sec real time.
[LOG] Final circuit size: 15139 new AND gates.
[LOG] Size before ABC: 19825 AND gates.
[LOG] Size after ABC: 15139 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 1006.91/1007 sec (4.98/5 sec, 12.25/12 sec, 41.76/42 sec, 12.54/13 sec, 66.36/66 sec, 77.16/77 sec, 75.81/76 sec, 82.8/83 sec, 35.86/36 sec, 58.66/59 sec, 29.56/29 sec, 34.02/34 sec, 54.5/55 sec, 28.18/28 sec, 31.22/31 sec, 34.23/34 sec, 35.35/36 sec, 19.87/20 sec, 32.32/32 sec, 29.75/30 sec, 29.24/29 sec, 26.44/26 sec, 30.76/31 sec, 23.82/24 sec, 26.14/26 sec, 19.56/20 sec, 31.65/31 sec, 22.12/22 sec )
[LOG] Nr of iterations: 7384 (842, 214, 1860, 12, 271, 224, 194, 197, 69, 48, 18, 19, 8, 4, 472, 167, 1732, 11, 268, 222, 192, 191, 61, 46, 17, 15, 7, 3 )
[LOG] Total clause computation time: 362.09/367 sec (1.04/1.04 sec, 5.43/5.43 sec, 8.56/8.56 sec, 8.32/8.32 sec, 9.54/9.54 sec, 13.69/13.69 sec, 11.76/11.76 sec, 12.21/12.21 sec, 16.07/16.07 sec, 35.05/35.05 sec, 17.83/17.83 sec, 15.11/15.11 sec, 36.03/36.03 sec, 18.6/18.6 sec, 13.93/13.93 sec, 5.19/5.19 sec, 8.49/8.49 sec, 12.38/12.38 sec, 6.57/6.57 sec, 4.8/4.8 sec, 5.67/5.67 sec, 5.32/5.32 sec, 16.99/16.99 sec, 16.38/16.38 sec, 14.44/14.44 sec, 10.18/10.18 sec, 20.73/20.73 sec, 11.78/11.78 sec )
[LOG] Total clause minimization time: 638.95/636 sec (3.87/3.87 sec, 6.71/6.71 sec, 32.63/32.63 sec, 4.1/4.1 sec, 56.48/56.48 sec, 63.15/63.15 sec, 63.7/63.7 sec, 70.24/70.24 sec, 19.54/19.54 sec, 23.41/23.41 sec, 11.52/11.52 sec, 18.72/18.72 sec, 18.32/18.32 sec, 9.43/9.43 sec, 16.97/16.97 sec, 28.84/28.84 sec, 25.7/25.7 sec, 7.43/7.43 sec, 25.57/25.57 sec, 24.84/24.84 sec, 23.47/23.47 sec, 21.02/21.02 sec, 13.72/13.72 sec, 7.38/7.38 sec, 11.65/11.65 sec, 9.34/9.34 sec, 10.89/10.89 sec, 10.31/10.31 sec )
[LOG] Total clause size reduction: 1635742 --> 52016 (366676 --> 9378, 90099 --> 925, 762190 --> 18005, 4147 --> 11, 107730 --> 1024, 86524 --> 846, 72761 --> 785, 71736 --> 825, 22032 --> 368, 17155 --> 225, 3638 --> 34, 3780 --> 40, 1470 --> 14, 603 --> 6, 4409 --> 3349, 584 --> 514, 16197 --> 12022, 11 --> 11, 1007 --> 888, 836 --> 740, 774 --> 703, 781 --> 706, 306 --> 301, 213 --> 213, 34 --> 34, 29 --> 29, 14 --> 14, 6 --> 6 )
[LOG] Average clause size reduction: 221.525 --> 7.04442 (435.482 --> 11.1378, 421.023 --> 4.32243, 409.78 --> 9.68011, 345.583 --> 0.916667, 397.528 --> 3.7786, 386.268 --> 3.77679, 375.057 --> 4.04639, 364.142 --> 4.18782, 319.304 --> 5.33333, 357.396 --> 4.6875, 202.111 --> 1.88889, 198.947 --> 2.10526, 183.75 --> 1.75, 150.75 --> 1.5, 9.3411 --> 7.09534, 3.49701 --> 3.07784, 9.35162 --> 6.94111, 1 --> 1, 3.75746 --> 3.31343, 3.76577 --> 3.33333, 4.03125 --> 3.66146, 4.08901 --> 3.69634, 5.01639 --> 4.93443, 4.63043 --> 4.63043, 2 --> 2, 1.93333 --> 1.93333, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 1007.88 sec CPU time.
[LOG] Overall execution time: 1012 sec real time.
Synthesis time: 1012.78 sec (Real time) / 999.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.45 sec (Real time) / 3.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 580.70 sec (Real time) / 580.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 15610 15 47 1 15534
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 2253.22 sec CPU time.
[LOG] Relation determinization time: 2264 sec real time.
[LOG] Final circuit size: 25457 new AND gates.
[LOG] Size before ABC: 33437 AND gates.
[LOG] Size after ABC: 25456 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 2251.43/2251 sec (8.32/8 sec, 13.81/14 sec, 94.08/94 sec, 27.51/28 sec, 132.15/132 sec, 145.51/145 sec, 168.49/169 sec, 141.64/141 sec, 168.33/168 sec, 63.14/63 sec, 122.12/122 sec, 50.41/51 sec, 54.39/54 sec, 66.13/66 sec, 46.9/47 sec, 75.82/76 sec, 81.52/82 sec, 100.4/100 sec, 61.85/62 sec, 60.55/60 sec, 60.83/61 sec, 63.92/64 sec, 55.36/55 sec, 71.15/72 sec, 59.63/59 sec, 61/61 sec, 44.76/45 sec, 46.22/46 sec, 52.85/53 sec, 52.64/53 sec )
[LOG] Nr of iterations: 11027 (860, 279, 3151, 12, 283, 292, 308, 177, 201, 75, 131, 18, 13, 11, 4, 606, 223, 2922, 11, 274, 283, 299, 169, 194, 64, 127, 17, 10, 10, 3 )
[LOG] Total clause computation time: 700.08/697 sec (1.58/1.58 sec, 2.9/2.9 sec, 10.56/10.56 sec, 19.43/19.43 sec, 16.29/16.29 sec, 22.99/22.99 sec, 26.6/26.6 sec, 24.31/24.31 sec, 34.26/34.26 sec, 29.96/29.96 sec, 57.53/57.53 sec, 28.41/28.41 sec, 30.91/30.91 sec, 33.37/33.37 sec, 27.4/27.4 sec, 34.38/34.38 sec, 8.8/8.8 sec, 22.39/22.39 sec, 42.96/42.96 sec, 10.13/10.13 sec, 8.39/8.39 sec, 11.4/11.4 sec, 10.21/10.21 sec, 11.44/11.44 sec, 32.62/32.62 sec, 36.84/36.84 sec, 24.56/24.56 sec, 23.41/23.41 sec, 25.12/25.12 sec, 30.93/30.93 sec )
[LOG] Total clause minimization time: 1539.58/1543 sec (6.66/6.66 sec, 10.76/10.76 sec, 82.11/82.11 sec, 7.87/7.87 sec, 115.3/115.3 sec, 121.89/121.89 sec, 141.22/141.22 sec, 116.88/116.88 sec, 133.56/133.56 sec, 32.88/32.88 sec, 64.08/64.08 sec, 21.74/21.74 sec, 23.24/23.24 sec, 32.5/32.5 sec, 19.22/19.22 sec, 40.7/40.7 sec, 72.38/72.38 sec, 75.5/75.5 sec, 18.83/18.83 sec, 50.21/50.21 sec, 52.15/52.15 sec, 52.2/52.2 sec, 45.02/45.02 sec, 59.56/59.56 sec, 26.9/26.9 sec, 24.03/24.03 sec, 20.14/20.14 sec, 22.74/22.74 sec, 27.66/27.66 sec, 21.65/21.65 sec )
[LOG] Total clause size reduction: 2710148 --> 83618 (424346 --> 10167, 133718 --> 1207, 1467900 --> 33014, 4741 --> 11, 128310 --> 1047, 129204 --> 1102, 132931 --> 1247, 74272 --> 670, 82200 --> 776, 26862 --> 430, 53300 --> 758, 4097 --> 34, 2844 --> 27, 2360 --> 20, 681 --> 6, 6357 --> 5104, 812 --> 736, 29515 --> 21962, 11 --> 11, 986 --> 897, 1040 --> 954, 1176 --> 1060, 616 --> 570, 727 --> 667, 335 --> 334, 727 --> 727, 34 --> 34, 20 --> 20, 20 --> 20, 6 --> 6 )
[LOG] Average clause size reduction: 245.774 --> 7.58302 (493.426 --> 11.8221, 479.276 --> 4.32616, 465.852 --> 10.4773, 395.083 --> 0.916667, 453.392 --> 3.69965, 442.479 --> 3.77397, 431.594 --> 4.0487, 419.616 --> 3.78531, 408.955 --> 3.8607, 358.16 --> 5.73333, 406.87 --> 5.78626, 227.611 --> 1.88889, 218.769 --> 2.07692, 214.545 --> 1.81818, 170.25 --> 1.5, 10.4901 --> 8.42244, 3.64126 --> 3.30045, 10.101 --> 7.51608, 1 --> 1, 3.59854 --> 3.27372, 3.67491 --> 3.37102, 3.93311 --> 3.54515, 3.64497 --> 3.37278, 3.74742 --> 3.43814, 5.23438 --> 5.21875, 5.72441 --> 5.72441, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 2253.22 sec CPU time.
[LOG] Overall execution time: 2264 sec real time.
Synthesis time: 2263.87 sec (Real time) / 2230.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.79 sec (Real time) / 3.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1617.48 sec (Real time) / 1616.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 25989 17 52 1 25906
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9918.19 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 7428.83 sec CPU time.
[LOG] Relation determinization time: 7461 sec real time.
[LOG] Final circuit size: 49371 new AND gates.
[LOG] Size before ABC: 67079 AND gates.
[LOG] Size after ABC: 49371 AND gates.
[LOG] Time for optimizing with ABC: 32 seconds.
[LOG] Total time for all control signals: 7424.71/7426 sec (16.88/17 sec, 39.63/39 sec, 296.15/296 sec, 100.24/101 sec, 251.12/251 sec, 328.88/329 sec, 354.16/354 sec, 371.97/372 sec, 374.33/374 sec, 421.58/422 sec, 391.47/392 sec, 249.43/249 sec, 361.8/362 sec, 149.09/149 sec, 188.81/189 sec, 255.65/256 sec, 186.45/186 sec, 151.76/152 sec, 220.01/220 sec, 258.66/259 sec, 304.43/304 sec, 145.34/146 sec, 147.44/147 sec, 153.8/154 sec, 156.21/156 sec, 139.08/139 sec, 176.75/177 sec, 168.19/168 sec, 154.56/155 sec, 159.7/159 sec, 142.82/143 sec, 103.21/103 sec, 120.65/121 sec, 133.58/134 sec, 113.7/113 sec, 137.18/138 sec )
[LOG] Nr of iterations: 22334 (1189, 445, 7918, 17, 374, 360, 291, 246, 275, 261, 209, 298, 112, 16, 15, 13, 14, 5, 576, 434, 6875, 16, 370, 357, 285, 243, 268, 239, 207, 245, 108, 15, 12, 11, 11, 4 )
[LOG] Total clause computation time: 2528.62/2523 sec (3.02/3.02 sec, 8.06/8.06 sec, 27.33/27.33 sec, 70.13/70.13 sec, 53.82/53.82 sec, 95.57/95.57 sec, 102.17/102.17 sec, 101.99/101.99 sec, 100.33/100.33 sec, 101.41/101.41 sec, 97.59/97.59 sec, 108.82/108.82 sec, 204.2/204.2 sec, 72.51/72.51 sec, 114.78/114.78 sec, 135.72/135.72 sec, 110.4/110.4 sec, 77.02/77.02 sec, 132.03/132.03 sec, 29.19/29.19 sec, 47.8/47.8 sec, 103.5/103.5 sec, 20.83/20.83 sec, 18.52/18.52 sec, 17.89/17.89 sec, 15.59/15.59 sec, 14.36/14.36 sec, 17.28/17.28 sec, 17.6/17.6 sec, 83.38/83.38 sec, 93.42/93.42 sec, 38.28/38.28 sec, 74.02/74.02 sec, 65.29/65.29 sec, 67.08/67.08 sec, 87.69/87.69 sec )
[LOG] Total clause minimization time: 4856.93/4861 sec (13.69/13.69 sec, 31.25/31.25 sec, 264.44/264.44 sec, 29.68/29.68 sec, 195.76/195.76 sec, 231.8/231.8 sec, 250.62/250.62 sec, 268.62/268.62 sec, 272.63/272.63 sec, 318.84/318.84 sec, 292.83/292.83 sec, 139.4/139.4 sec, 156.67/156.67 sec, 75.96/75.96 sec, 73.4/73.4 sec, 119.33/119.33 sec, 75.6/75.6 sec, 74.15/74.15 sec, 86.69/86.69 sec, 228.69/228.69 sec, 244.83/244.83 sec, 41.69/41.69 sec, 126.06/126.06 sec, 134.67/134.67 sec, 137.69/137.69 sec, 123/123 sec, 161.91/161.91 sec, 150.48/150.48 sec, 136.62/136.62 sec, 75.61/75.61 sec, 49.08/49.08 sec, 64.79/64.79 sec, 46.5/46.5 sec, 68.13/68.13 sec, 46.47/46.47 sec, 49.35/49.35 sec )
[LOG] Total clause size reduction: 7258375 --> 186207 (755568 --> 15022, 276612 --> 2144, 4781868 --> 92071, 8976 --> 16, 221189 --> 1441, 208938 --> 1401, 165590 --> 1091, 137200 --> 902, 150426 --> 1014, 139880 --> 1030, 109616 --> 809, 135729 --> 1835, 58386 --> 651, 4440 --> 30, 4032 --> 31, 3408 --> 26, 3692 --> 28, 1092 --> 8, 5623 --> 4573, 2025 --> 1603, 74550 --> 51820, 16 --> 16, 1415 --> 1284, 1380 --> 1213, 1050 --> 947, 885 --> 787, 969 --> 852, 889 --> 801, 801 --> 721, 1405 --> 1320, 619 --> 614, 30 --> 30, 25 --> 25, 22 --> 22, 21 --> 21, 8 --> 8 )
[LOG] Average clause size reduction: 324.992 --> 8.33738 (635.465 --> 12.6341, 621.6 --> 4.81798, 603.924 --> 11.6281, 528 --> 0.941176, 591.414 --> 3.85294, 580.383 --> 3.89167, 569.038 --> 3.74914, 557.724 --> 3.66667, 547.004 --> 3.68727, 535.939 --> 3.94636, 524.478 --> 3.87081, 455.466 --> 6.15772, 521.304 --> 5.8125, 277.5 --> 1.875, 268.8 --> 2.06667, 262.154 --> 2, 263.714 --> 2, 218.4 --> 1.6, 9.76215 --> 7.93924, 4.6659 --> 3.69355, 10.8436 --> 7.53745, 1 --> 1, 3.82432 --> 3.47027, 3.86555 --> 3.39776, 3.68421 --> 3.32281, 3.64198 --> 3.23868, 3.61567 --> 3.1791, 3.71967 --> 3.35146, 3.86957 --> 3.48309, 5.73469 --> 5.38776, 5.73148 --> 5.68519, 2 --> 2, 2.08333 --> 2.08333, 2 --> 2, 1.90909 --> 1.90909, 2 --> 2 )
[LOG] Overall execution time: 7428.83 sec CPU time.
[LOG] Overall execution time: 7461 sec real time.
Synthesis time: 7460.71 sec (Real time) / 7343.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.96 sec (Real time) / 8.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7572.95 sec (Real time) / 7571.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 50054 21 61 1 49954
=====================  amba10c5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9846.65 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 21.17 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 1237 new AND gates.
[LOG] Size before ABC: 1475 AND gates.
[LOG] Size after ABC: 1236 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.09/20 sec (0.09/0 sec, 0.57/1 sec, 0.05/0 sec, 0.26/0 sec, 0.07/0 sec, 0.09/0 sec, 0.54/0 sec, 2.02/2 sec, 1.88/2 sec, 1.6/2 sec, 2.58/2 sec, 2.27/2 sec, 2.48/3 sec, 2.55/2 sec, 1.5/2 sec, 2.54/2 sec )
[LOG] Nr of iterations: 530 (6, 4, 7, 6, 13, 14, 146, 76, 5, 3, 6, 5, 10, 10, 145, 74 )
[LOG] Total clause computation time: 8.69/8 sec (0.04/0.04 sec, 0.24/0.24 sec, 0.03/0.03 sec, 0.22/0.22 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.74/0.74 sec, 1.1/1.1 sec, 0.89/0.89 sec, 0.66/0.66 sec, 0.69/0.69 sec, 0.88/0.88 sec, 0.97/0.97 sec, 0.75/0.75 sec, 1.29/1.29 sec )
[LOG] Total clause minimization time: 12.35/12 sec (0.05/0.05 sec, 0.33/0.33 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.41/0.41 sec, 1.28/1.28 sec, 0.78/0.78 sec, 0.71/0.71 sec, 1.91/1.91 sec, 1.58/1.58 sec, 1.59/1.59 sec, 1.58/1.58 sec, 0.74/0.74 sec, 1.25/1.25 sec )
[LOG] Total clause size reduction: 48368 --> 2717 (990 --> 10, 588 --> 7, 1302 --> 14, 815 --> 9, 2472 --> 27, 1742 --> 42, 29725 --> 897, 9375 --> 382, 10 --> 10, 7 --> 7, 14 --> 14, 9 --> 9, 20 --> 19, 30 --> 30, 897 --> 868, 372 --> 372 )
[LOG] Average clause size reduction: 91.2604 --> 5.12642 (165 --> 1.66667, 147 --> 1.75, 186 --> 2, 135.833 --> 1.5, 190.154 --> 2.07692, 124.429 --> 3, 203.596 --> 6.14384, 123.355 --> 5.02632, 2 --> 2, 2.33333 --> 2.33333, 2.33333 --> 2.33333, 1.8 --> 1.8, 2 --> 1.9, 3 --> 3, 6.18621 --> 5.98621, 5.02703 --> 5.02703 )
[LOG] Overall execution time: 21.17 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.59 sec (Real time) / 21.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.41 sec (Real time) / 9.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1471 7 31 1 1426
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 80.21 sec CPU time.
[LOG] Relation determinization time: 81 sec real time.
[LOG] Final circuit size: 2613 new AND gates.
[LOG] Size before ABC: 3369 AND gates.
[LOG] Size after ABC: 2613 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 80.04/80 sec (0.52/1 sec, 0.51/0 sec, 0.12/0 sec, 0.82/1 sec, 0.23/0 sec, 1.09/1 sec, 3.84/4 sec, 4.3/4 sec, 9.05/10 sec, 7.54/7 sec, 7.22/7 sec, 5.88/6 sec, 4.68/5 sec, 6.58/6 sec, 5.53/6 sec, 5.39/5 sec, 6.6/7 sec, 3.49/3 sec, 3.1/4 sec, 3.55/3 sec )
[LOG] Nr of iterations: 1401 (8, 5, 7, 67, 10, 162, 95, 178, 144, 57, 5, 4, 5, 42, 6, 148, 88, 176, 138, 56 )
[LOG] Total clause computation time: 38.61/37 sec (0.45/0.45 sec, 0.12/0.12 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.12/0.12 sec, 0.25/0.25 sec, 2.33/2.33 sec, 1.12/1.12 sec, 3.11/3.11 sec, 4.41/4.41 sec, 4.26/4.26 sec, 4.3/4.3 sec, 2.03/2.03 sec, 4.23/4.23 sec, 2.52/2.52 sec, 0.98/0.98 sec, 3.92/3.92 sec, 0.67/0.67 sec, 1.36/1.36 sec, 2.27/2.27 sec )
[LOG] Total clause minimization time: 40.96/43 sec (0.07/0.07 sec, 0.38/0.38 sec, 0.06/0.06 sec, 0.7/0.7 sec, 0.1/0.1 sec, 0.83/0.83 sec, 1.47/1.47 sec, 3.13/3.13 sec, 5.85/5.85 sec, 3.11/3.11 sec, 2.95/2.95 sec, 1.57/1.57 sec, 2.64/2.64 sec, 2.31/2.31 sec, 3/3 sec, 4.38/4.38 sec, 2.66/2.66 sec, 2.79/2.79 sec, 1.69/1.69 sec, 1.27/1.27 sec )
[LOG] Total clause size reduction: 129117 --> 7118 (1701 --> 19, 1016 --> 4, 1158 --> 12, 15180 --> 434, 1638 --> 21, 35259 --> 731, 14946 --> 519, 26196 --> 887, 21021 --> 915, 7560 --> 363, 10 --> 10, 4 --> 4, 9 --> 9, 217 --> 207, 12 --> 12, 625 --> 553, 468 --> 438, 876 --> 781, 858 --> 836, 363 --> 363 )
[LOG] Average clause size reduction: 92.1606 --> 5.08066 (212.625 --> 2.375, 203.2 --> 0.8, 165.429 --> 1.71429, 226.567 --> 6.47761, 163.8 --> 2.1, 217.648 --> 4.51235, 157.326 --> 5.46316, 147.169 --> 4.98315, 145.979 --> 6.35417, 132.632 --> 6.36842, 2 --> 2, 1 --> 1, 1.8 --> 1.8, 5.16667 --> 4.92857, 2 --> 2, 4.22297 --> 3.73649, 5.31818 --> 4.97727, 4.97727 --> 4.4375, 6.21739 --> 6.05797, 6.48214 --> 6.48214 )
[LOG] Overall execution time: 80.21 sec CPU time.
[LOG] Overall execution time: 81 sec real time.
Synthesis time: 80.88 sec (Real time) / 79.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.97 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.49 sec (Real time) / 36.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 2899 9 36 1 2844
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 3429.85 sec CPU time.
[LOG] Relation determinization time: 3437 sec real time.
[LOG] Final circuit size: 26624 new AND gates.
[LOG] Size before ABC: 40020 AND gates.
[LOG] Size after ABC: 26624 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 3428.65/3429 sec (1.06/1 sec, 1.94/2 sec, 0.91/1 sec, 0.96/1 sec, 0.99/1 sec, 2.07/2 sec, 1.85/2 sec, 28.79/29 sec, 157.59/157 sec, 314.42/315 sec, 238.76/239 sec, 217.76/217 sec, 241.16/242 sec, 258.03/258 sec, 227.07/227 sec, 281.31/281 sec, 247.6/248 sec, 416.54/416 sec, 205.49/206 sec, 242.25/242 sec, 149.72/150 sec, 192.38/192 sec )
[LOG] Nr of iterations: 10212 (4, 6, 7, 7, 6, 23, 23, 1170, 1730, 1796, 439, 3, 4, 6, 5, 5, 20, 19, 1148, 1725, 1632, 434 )
[LOG] Total clause computation time: 1779.26/1785 sec (0.62/0.62 sec, 0.95/0.95 sec, 0.46/0.46 sec, 0.6/0.6 sec, 0.48/0.48 sec, 0.9/0.9 sec, 0.85/0.85 sec, 4.92/4.92 sec, 9.1/9.1 sec, 41.92/41.92 sec, 150.51/150.51 sec, 167.69/167.69 sec, 210.87/210.87 sec, 169.57/169.57 sec, 137.77/137.77 sec, 185.63/185.63 sec, 130.46/130.46 sec, 345.79/345.79 sec, 35.73/35.73 sec, 13.79/13.79 sec, 21.8/21.8 sec, 148.85/148.85 sec )
[LOG] Total clause minimization time: 1641.01/1638 sec (0.42/0.42 sec, 0.96/0.96 sec, 0.43/0.43 sec, 0.34/0.34 sec, 0.49/0.49 sec, 1.13/1.13 sec, 0.97/0.97 sec, 23.58/23.58 sec, 147.56/147.56 sec, 270.81/270.81 sec, 87.44/87.44 sec, 50/50 sec, 30.22/30.22 sec, 88.38/88.38 sec, 89.21/89.21 sec, 95.59/95.59 sec, 117.07/117.07 sec, 70.68/70.68 sec, 168.74/168.74 sec, 227.26/227.26 sec, 126.62/126.62 sec, 43.11/43.11 sec )
[LOG] Total clause size reduction: 956873 --> 87043 (915 --> 6, 1500 --> 11, 1404 --> 12, 1920 --> 15, 1085 --> 10, 6798 --> 58, 4290 --> 87, 215096 --> 10053, 299117 --> 15279, 308740 --> 18234, 71832 --> 3389, 6 --> 6, 8 --> 8, 12 --> 12, 6 --> 6, 10 --> 10, 44 --> 36, 71 --> 71, 9741 --> 8702, 15214 --> 13133, 15731 --> 14572, 3333 --> 3333 )
[LOG] Average clause size reduction: 93.7008 --> 8.5236 (228.75 --> 1.5, 250 --> 1.83333, 200.571 --> 1.71429, 274.286 --> 2.14286, 180.833 --> 1.66667, 295.565 --> 2.52174, 186.522 --> 3.78261, 183.843 --> 8.59231, 172.9 --> 8.83179, 171.904 --> 10.1526, 163.626 --> 7.71982, 2 --> 2, 2 --> 2, 2 --> 2, 1.2 --> 1.2, 2 --> 2, 2.2 --> 1.8, 3.73684 --> 3.73684, 8.48519 --> 7.58014, 8.81971 --> 7.61333, 9.63909 --> 8.92892, 7.67972 --> 7.67972 )
[LOG] Overall execution time: 3429.85 sec CPU time.
[LOG] Overall execution time: 3437 sec real time.
Synthesis time: 3437.01 sec (Real time) / 3365.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.07 sec (Real time) / 4.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3940.20 sec (Real time) / 3939.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 26974 11 42 1 26910
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1802.1 sec CPU time.
[LOG] Relation determinization time: 1812 sec real time.
[LOG] Final circuit size: 23737 new AND gates.
[LOG] Size before ABC: 33765 AND gates.
[LOG] Size after ABC: 23737 AND gates.
[LOG] Time for optimizing with ABC: 10 seconds.
[LOG] Total time for all control signals: 1801.13/1801 sec (14.52/15 sec, 50.67/51 sec, 127.22/127 sec, 29.93/30 sec, 139.34/139 sec, 164.91/165 sec, 226.03/226 sec, 57.3/57 sec, 116.12/117 sec, 40.38/40 sec, 54.44/54 sec, 95.17/95 sec, 50.84/51 sec, 97.41/97 sec, 54.84/55 sec, 53.6/53 sec, 38.71/39 sec, 36.26/36 sec, 47.93/48 sec, 42.31/43 sec, 43.55/43 sec, 43.8/44 sec, 34.36/34 sec, 44.9/45 sec, 52.97/53 sec, 43.62/44 sec )
[LOG] Nr of iterations: 10194 (2694, 249, 1757, 12, 247, 191, 264, 67, 94, 7, 9, 14, 7, 1998, 190, 1580, 11, 245, 185, 243, 33, 68, 6, 6, 13, 4 )
[LOG] Total clause computation time: 589.79/590 sec (1.39/1.39 sec, 10.93/10.93 sec, 21.12/21.12 sec, 19.99/19.99 sec, 18.21/18.21 sec, 24.27/24.27 sec, 42.18/42.18 sec, 27.3/27.3 sec, 50.93/50.93 sec, 19.7/19.7 sec, 33.3/33.3 sec, 57.95/57.95 sec, 24.64/24.64 sec, 15.96/15.96 sec, 9.64/9.64 sec, 18.37/18.37 sec, 28.4/28.4 sec, 8.34/8.34 sec, 5.9/5.9 sec, 6.32/6.32 sec, 18.45/18.45 sec, 30.68/30.68 sec, 14.68/14.68 sec, 27.98/27.98 sec, 28.15/28.15 sec, 25.01/25.01 sec )
[LOG] Total clause minimization time: 1201.84/1198 sec (12.81/12.81 sec, 39.45/39.45 sec, 104.75/104.75 sec, 9.68/9.68 sec, 120.61/120.61 sec, 140.23/140.23 sec, 183.27/183.27 sec, 29.64/29.64 sec, 64.8/64.8 sec, 20.4/20.4 sec, 20.86/20.86 sec, 36.93/36.93 sec, 25.91/25.91 sec, 79.8/79.8 sec, 45.03/45.03 sec, 34.16/34.16 sec, 10.23/10.23 sec, 27.74/27.74 sec, 41.94/41.94 sec, 35.81/35.81 sec, 25.02/25.02 sec, 13.01/13.01 sec, 19.62/19.62 sec, 16.85/16.85 sec, 24.75/24.75 sec, 18.54/18.54 sec )
[LOG] Total clause size reduction: 2107556 --> 91454 (1039498 --> 35632, 92504 --> 1115, 635672 --> 17297, 3652 --> 11, 86346 --> 992, 64600 --> 780, 86527 --> 1192, 19338 --> 347, 30504 --> 506, 1158 --> 12, 1512 --> 18, 2457 --> 29, 1080 --> 16, 24069 --> 18210, 714 --> 625, 14666 --> 11781, 11 --> 11, 983 --> 851, 736 --> 677, 1040 --> 865, 129 --> 129, 300 --> 298, 12 --> 12, 12 --> 12, 29 --> 29, 7 --> 7 )
[LOG] Average clause size reduction: 206.745 --> 8.97136 (385.857 --> 13.2264, 371.502 --> 4.47791, 361.794 --> 9.84462, 304.333 --> 0.916667, 349.579 --> 4.01619, 338.22 --> 4.08377, 327.754 --> 4.51515, 288.627 --> 5.1791, 324.511 --> 5.38298, 165.429 --> 1.71429, 168 --> 2, 175.5 --> 2.07143, 154.286 --> 2.28571, 12.0465 --> 9.11411, 3.75789 --> 3.28947, 9.28228 --> 7.45633, 1 --> 1, 4.01224 --> 3.47347, 3.97838 --> 3.65946, 4.27984 --> 3.55967, 3.90909 --> 3.90909, 4.41176 --> 4.38235, 2 --> 2, 2 --> 2, 2.23077 --> 2.23077, 1.75 --> 1.75 )
[LOG] Overall execution time: 1802.11 sec CPU time.
[LOG] Overall execution time: 1812 sec real time.
Synthesis time: 1812.07 sec (Real time) / 1784.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.81 sec (Real time) / 3.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1883.21 sec (Real time) / 1882.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 24154 13 47 1 24081
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 6180.41 sec CPU time.
[LOG] Relation determinization time: 6216 sec real time.
[LOG] Final circuit size: 48720 new AND gates.
[LOG] Size before ABC: 71585 AND gates.
[LOG] Size after ABC: 48720 AND gates.
[LOG] Time for optimizing with ABC: 36 seconds.
[LOG] Total time for all control signals: 6178.54/6178 sec (42.9/43 sec, 136.07/136 sec, 639.98/640 sec, 95.38/95 sec, 368.57/369 sec, 402.23/402 sec, 476.7/477 sec, 605.44/605 sec, 237.98/238 sec, 318.56/318 sec, 159.4/160 sec, 160.25/160 sec, 233.38/233 sec, 192.91/193 sec, 333.21/334 sec, 130.71/130 sec, 176.94/177 sec, 134.81/135 sec, 116.72/117 sec, 117.37/117 sec, 159.09/159 sec, 179.85/180 sec, 109.85/110 sec, 114.19/114 sec, 130.46/131 sec, 119.41/119 sec, 141.87/142 sec, 144.31/144 sec )
[LOG] Nr of iterations: 18519 (5541, 240, 3513, 13, 254, 212, 209, 223, 65, 59, 18, 6, 10, 5, 3566, 210, 3360, 12, 248, 211, 205, 197, 52, 57, 16, 5, 9, 3 )
[LOG] Total clause computation time: 1932.52/1905 sec (2.91/2.91 sec, 36.41/36.41 sec, 72.7/72.7 sec, 59.83/59.83 sec, 79.02/79.02 sec, 112.86/112.86 sec, 105.93/105.93 sec, 120.48/120.48 sec, 117.9/117.9 sec, 162.13/162.13 sec, 75.39/75.39 sec, 83.85/83.85 sec, 122.34/122.34 sec, 95.48/95.48 sec, 33.51/33.51 sec, 19.67/19.67 sec, 37.35/37.35 sec, 88.36/88.36 sec, 16.06/16.06 sec, 15.53/15.53 sec, 15.17/15.17 sec, 15.76/15.76 sec, 54.74/54.74 sec, 77.49/77.49 sec, 76.48/76.48 sec, 62.43/62.43 sec, 88.89/88.89 sec, 83.85/83.85 sec )
[LOG] Total clause minimization time: 4217.73/4242 sec (39.01/39.01 sec, 98.92/98.92 sec, 561.95/561.95 sec, 34.98/34.98 sec, 288.25/288.25 sec, 288.43/288.43 sec, 369.52/369.52 sec, 483.77/483.77 sec, 119.28/119.28 sec, 155.64/155.64 sec, 83.4/83.4 sec, 75.8/75.8 sec, 110.42/110.42 sec, 96.85/96.85 sec, 294.29/294.29 sec, 110.69/110.69 sec, 135.55/135.55 sec, 46.32/46.32 sec, 100.27/100.27 sec, 101.55/101.55 sec, 143.64/143.64 sec, 163.84/163.84 sec, 54.95/54.95 sec, 36.52/36.52 sec, 53.84/53.84 sec, 56.86/56.86 sec, 52.86/52.86 sec, 60.33/60.33 sec )
[LOG] Total clause size reduction: 4451167 --> 197557 (2420980 --> 81365, 101336 --> 1104, 1443432 --> 39392, 4536 --> 12, 101200 --> 1036, 82079 --> 834, 78624 --> 852, 81474 --> 963, 20800 --> 325, 21228 --> 310, 3570 --> 35, 1030 --> 10, 1854 --> 18, 804 --> 7, 46606 --> 38228, 862 --> 760, 36699 --> 28660, 12 --> 12, 996 --> 888, 834 --> 738, 824 --> 720, 790 --> 698, 234 --> 228, 298 --> 297, 32 --> 32, 10 --> 10, 18 --> 18, 5 --> 5 )
[LOG] Average clause size reduction: 240.357 --> 10.6678 (436.921 --> 14.6842, 422.233 --> 4.6, 410.883 --> 11.2132, 348.923 --> 0.923077, 398.425 --> 4.07874, 387.165 --> 3.93396, 376.191 --> 4.07656, 365.354 --> 4.31839, 320 --> 5, 359.797 --> 5.25424, 198.333 --> 1.94444, 171.667 --> 1.66667, 185.4 --> 1.8, 160.8 --> 1.4, 13.0695 --> 10.7201, 4.10476 --> 3.61905, 10.9223 --> 8.52976, 1 --> 1, 4.01613 --> 3.58065, 3.95261 --> 3.49763, 4.01951 --> 3.5122, 4.01015 --> 3.54315, 4.5 --> 4.38462, 5.22807 --> 5.21053, 2 --> 2, 2 --> 2, 2 --> 2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 6180.41 sec CPU time.
[LOG] Overall execution time: 6216 sec real time.
Synthesis time: 6215.65 sec (Real time) / 6122.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.60 sec (Real time) / 8.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4711.91 sec (Real time) / 4710.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 49192 15 52 1 49111
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9886.31 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.13 sec (Real time) / 9869.91 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.15 sec (Real time) / 9809.57 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 21.26 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 1159 new AND gates.
[LOG] Size before ABC: 1411 AND gates.
[LOG] Size after ABC: 1158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.18/22 sec (0.08/0 sec, 0.13/1 sec, 0.08/0 sec, 0.23/0 sec, 0.07/0 sec, 0.08/0 sec, 0.53/1 sec, 1.36/1 sec, 1.81/2 sec, 2.95/3 sec, 2.91/3 sec, 2.42/2 sec, 2.53/3 sec, 3.13/3 sec, 1.39/1 sec, 1.48/2 sec )
[LOG] Nr of iterations: 553 (4, 2, 4, 5, 13, 12, 173, 80, 3, 1, 3, 3, 7, 8, 159, 76 )
[LOG] Total clause computation time: 8.91/11 sec (0.04/0.04 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.13/0.13 sec, 0.63/0.63 sec, 0.67/0.67 sec, 1.44/1.44 sec, 1.42/1.42 sec, 0.73/0.73 sec, 0.91/0.91 sec, 1.49/1.49 sec, 0.69/0.69 sec, 0.46/0.46 sec )
[LOG] Total clause minimization time: 12.22/11 sec (0.04/0.04 sec, 0.1/0.1 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.39/0.39 sec, 0.71/0.71 sec, 1.14/1.14 sec, 1.5/1.5 sec, 1.49/1.49 sec, 1.69/1.69 sec, 1.62/1.62 sec, 1.64/1.64 sec, 0.7/0.7 sec, 1.02/1.02 sec )
[LOG] Total clause size reduction: 51533 --> 2759 (570 --> 6, 201 --> 1, 627 --> 4, 680 --> 8, 2376 --> 30, 1540 --> 38, 33884 --> 997, 10349 --> 399, 6 --> 6, 1 --> 1, 4 --> 4, 5 --> 5, 14 --> 14, 23 --> 23, 881 --> 851, 372 --> 372 )
[LOG] Average clause size reduction: 93.1881 --> 4.98915 (142.5 --> 1.5, 100.5 --> 0.5, 156.75 --> 1, 136 --> 1.6, 182.769 --> 2.30769, 128.333 --> 3.16667, 195.861 --> 5.76301, 129.363 --> 4.9875, 2 --> 2, 1 --> 1, 1.33333 --> 1.33333, 1.66667 --> 1.66667, 2 --> 2, 2.875 --> 2.875, 5.54088 --> 5.3522, 4.89474 --> 4.89474 )
[LOG] Overall execution time: 21.26 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.68 sec (Real time) / 21.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.57 sec (Real time) / 7.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1385 7 31 1 1340
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 308.25 sec CPU time.
[LOG] Relation determinization time: 310 sec real time.
[LOG] Final circuit size: 5858 new AND gates.
[LOG] Size before ABC: 7910 AND gates.
[LOG] Size after ABC: 5858 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 307.79/307 sec (0.52/0 sec, 0.65/1 sec, 0.43/0 sec, 1.76/2 sec, 0.56/0 sec, 8.57/9 sec, 6.93/7 sec, 17.1/17 sec, 33.82/34 sec, 19.84/20 sec, 29.73/29 sec, 19.89/20 sec, 25.91/26 sec, 21.45/22 sec, 27/27 sec, 15.19/15 sec, 21.49/21 sec, 21.34/22 sec, 19.42/19 sec, 16.19/16 sec )
[LOG] Nr of iterations: 2812 (5, 7, 5, 55, 14, 248, 97, 392, 519, 129, 4, 3, 4, 46, 9, 193, 74, 379, 503, 126 )
[LOG] Total clause computation time: 146.05/141 sec (0.22/0.22 sec, 0.31/0.31 sec, 0.24/0.24 sec, 0.33/0.33 sec, 0.28/0.28 sec, 2.7/2.7 sec, 3.34/3.34 sec, 2.91/2.91 sec, 7.89/7.89 sec, 10.18/10.18 sec, 20.68/20.68 sec, 15.18/15.18 sec, 16.6/16.6 sec, 8.91/8.91 sec, 15.29/15.29 sec, 4.79/4.79 sec, 12.75/12.75 sec, 8.33/8.33 sec, 5.74/5.74 sec, 9.38/9.38 sec )
[LOG] Total clause minimization time: 160.59/165 sec (0.28/0.28 sec, 0.33/0.33 sec, 0.17/0.17 sec, 1.42/1.42 sec, 0.27/0.27 sec, 5.83/5.83 sec, 3.54/3.54 sec, 14.06/14.06 sec, 25.76/25.76 sec, 9.55/9.55 sec, 9.03/9.03 sec, 4.7/4.7 sec, 9.29/9.29 sec, 12.51/12.51 sec, 11.69/11.69 sec, 10.36/10.36 sec, 8.69/8.69 sec, 12.9/12.9 sec, 13.48/13.48 sec, 6.73/6.73 sec )
[LOG] Total clause size reduction: 248249 --> 17046 (968 --> 8, 1440 --> 16, 792 --> 8, 12366 --> 309, 2379 --> 33, 53846 --> 1410, 15360 --> 526, 58259 --> 2471, 76664 --> 3599, 17920 --> 913, 8 --> 8, 5 --> 5, 8 --> 8, 240 --> 232, 19 --> 19, 954 --> 856, 352 --> 338, 2348 --> 2042, 3432 --> 3356, 889 --> 889 )
[LOG] Average clause size reduction: 88.282 --> 6.06188 (193.6 --> 1.6, 205.714 --> 2.28571, 158.4 --> 1.6, 224.836 --> 5.61818, 169.929 --> 2.35714, 217.121 --> 5.68548, 158.351 --> 5.42268, 148.62 --> 6.30357, 147.715 --> 6.93449, 138.915 --> 7.07752, 2 --> 2, 1.66667 --> 1.66667, 2 --> 2, 5.21739 --> 5.04348, 2.11111 --> 2.11111, 4.94301 --> 4.43523, 4.75676 --> 4.56757, 6.19525 --> 5.38786, 6.82306 --> 6.67197, 7.05556 --> 7.05556 )
[LOG] Overall execution time: 308.26 sec CPU time.
[LOG] Overall execution time: 310 sec real time.
Synthesis time: 309.54 sec (Real time) / 303.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.17 sec (Real time) / 2.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 202.76 sec (Real time) / 202.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 6143 9 37 1 6087
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9812.90 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9875.24 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9862.69 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
