// Seed: 1315170289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  for (id_8 = id_8 & id_8; 1; id_4 = 1) begin : LABEL_0
    begin : LABEL_0
      integer id_9 = (1'd0);
      `define pp_10 0
    end
    wire id_11;
  end
endmodule
module module_1;
  wire id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
