m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vdifficulty_selector
Z0 !s110 1715289901
!i10b 1
!s100 @EjAB^hYae_U3@@aA]ZE]2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I8z^YGEACccC__U<a6^c`[3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/ADD_Demos/ADD_Final_Project/sim_difficulty_selector
w1715289871
8C:/ADD_Demos/ADD_Final_Project/sim_difficulty_selector/difficulty_selector.v
FC:/ADD_Demos/ADD_Final_Project/sim_difficulty_selector/difficulty_selector.v
!i122 9
L0 1 48
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1715289901.000000
!s107 C:/ADD_Demos/ADD_Final_Project/sim_difficulty_selector/difficulty_selector.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/ADD_Demos/ADD_Final_Project/sim_difficulty_selector/difficulty_selector.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vtestbench_difficulty_selector
R0
!i10b 1
!s100 cS1MLNgF5?<T_WK3:U?@d0
R1
IQ3PDeO`>A^Cn8k_>JDR3U2
R2
R3
w1715212495
8C:/ADD_Demos/ADD_Final_Project/sim_difficulty_selector/testbench_difficulty_selector.v
FC:/ADD_Demos/ADD_Final_Project/sim_difficulty_selector/testbench_difficulty_selector.v
!i122 10
L0 2 29
R4
r1
!s85 0
31
R5
!s107 C:/ADD_Demos/ADD_Final_Project/sim_difficulty_selector/testbench_difficulty_selector.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/ADD_Demos/ADD_Final_Project/sim_difficulty_selector/testbench_difficulty_selector.v|
!i113 1
R6
R7
