// Seed: 4251633324
module module_0 ();
  logic id_1 = id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 ();
  wire id_1;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  assign module_3.id_2 = 0;
  inout wire id_1;
  wire id_5 = id_5;
endmodule
module module_3 (
    input wand id_0,
    input wire id_1,
    output tri id_2,
    output wor id_3,
    input tri id_4,
    input wire id_5,
    output supply0 id_6,
    input wand id_7,
    input wire id_8
);
  wire id_10, id_11;
  nor primCall (id_6, id_11, id_7, id_1, id_0, id_10, id_5, id_4);
  module_2 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
