
manager.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000009c  00800100  00002720  000027b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002720  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000001fc  0080019c  0080019c  00002850  2**0
                  ALLOC
  3 .stab         00008df0  00000000  00000000  00002850  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002515  00000000  00000000  0000b640  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  0000db55  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000db68  2**2
                  CONTENTS, READONLY
  7 .debug_aranges 00000040  00000000  00000000  0000dba8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00000a20  00000000  00000000  0000dbe8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000896  00000000  00000000  0000e608  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000002bd  00000000  00000000  0000ee9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000318  00000000  00000000  0000f15b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 5d 00 	jmp	0xba	; 0xba <__ctors_end>
       4:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
       8:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
       c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      10:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      14:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      18:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      1c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      20:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      24:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      28:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      2c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      30:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      34:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      38:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      3c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      40:	0c 94 7d 0c 	jmp	0x18fa	; 0x18fa <__vector_16>
      44:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      48:	0c 94 c9 0a 	jmp	0x1592	; 0x1592 <__vector_18>
      4c:	0c 94 fe 0a 	jmp	0x15fc	; 0x15fc <__vector_19>
      50:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      54:	0c 94 bd 0b 	jmp	0x177a	; 0x177a <__vector_21>
      58:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      5c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      60:	0c 94 6e 0d 	jmp	0x1adc	; 0x1adc <__vector_24>
      64:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      68:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      6c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      70:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      74:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      78:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      7c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      80:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      84:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      88:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      8c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      90:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      94:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      98:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      9c:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      a0:	0c 94 f8 0e 	jmp	0x1df0	; 0x1df0 <__vector_40>
      a4:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      a8:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      ac:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>
      b0:	0c 94 7a 00 	jmp	0xf4	; 0xf4 <__bad_interrupt>

000000b4 <EE_IdTable>:
      b4:	52 50 55 69 64 00                                   RPUid.

000000ba <__ctors_end>:
      ba:	11 24       	eor	r1, r1
      bc:	1f be       	out	0x3f, r1	; 63
      be:	cf ef       	ldi	r28, 0xFF	; 255
      c0:	d8 e0       	ldi	r29, 0x08	; 8
      c2:	de bf       	out	0x3e, r29	; 62
      c4:	cd bf       	out	0x3d, r28	; 61

000000c6 <__do_copy_data>:
      c6:	11 e0       	ldi	r17, 0x01	; 1
      c8:	a0 e0       	ldi	r26, 0x00	; 0
      ca:	b1 e0       	ldi	r27, 0x01	; 1
      cc:	e0 e2       	ldi	r30, 0x20	; 32
      ce:	f7 e2       	ldi	r31, 0x27	; 39
      d0:	02 c0       	rjmp	.+4      	; 0xd6 <__do_copy_data+0x10>
      d2:	05 90       	lpm	r0, Z+
      d4:	0d 92       	st	X+, r0
      d6:	ac 39       	cpi	r26, 0x9C	; 156
      d8:	b1 07       	cpc	r27, r17
      da:	d9 f7       	brne	.-10     	; 0xd2 <__do_copy_data+0xc>

000000dc <__do_clear_bss>:
      dc:	23 e0       	ldi	r18, 0x03	; 3
      de:	ac e9       	ldi	r26, 0x9C	; 156
      e0:	b1 e0       	ldi	r27, 0x01	; 1
      e2:	01 c0       	rjmp	.+2      	; 0xe6 <.do_clear_bss_start>

000000e4 <.do_clear_bss_loop>:
      e4:	1d 92       	st	X+, r1

000000e6 <.do_clear_bss_start>:
      e6:	a8 39       	cpi	r26, 0x98	; 152
      e8:	b2 07       	cpc	r27, r18
      ea:	e1 f7       	brne	.-8      	; 0xe4 <.do_clear_bss_loop>
      ec:	0e 94 53 01 	call	0x2a6	; 0x2a6 <main>
      f0:	0c 94 8e 13 	jmp	0x271c	; 0x271c <_exit>

000000f4 <__bad_interrupt>:
      f4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000f8 <setup>:
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
      f8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
      fa:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
      fc:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
      fe:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     100:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     102:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     104:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     106:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     108:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     10a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     10c:	53 98       	cbi	0x0a, 3	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     10e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     110:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     112:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     114:	5b 9a       	sbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     116:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     118:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     11a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     11c:	52 9a       	sbi	0x0a, 2	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     11e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     120:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     122:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     124:	5a 9a       	sbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     126:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     128:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     12a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     12c:	3b 9a       	sbi	0x07, 3	; 7
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     12e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     130:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     132:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     134:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     136:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     138:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     13a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     13c:	54 9a       	sbi	0x0a, 4	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     13e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     140:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     142:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     144:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     146:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     148:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     14a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     14c:	55 9a       	sbi	0x0a, 5	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     14e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     150:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     152:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     154:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     156:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     158:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     15a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     15c:	3a 9a       	sbi	0x07, 2	; 7
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     15e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     160:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     162:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     164:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     166:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     168:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     16a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     16c:	57 9a       	sbi	0x0a, 7	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     16e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     170:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     172:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     174:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     176:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     178:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     17a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     17c:	56 9a       	sbi	0x0a, 6	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     17e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     180:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     182:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     184:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     186:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     188:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     18a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     18c:	22 9a       	sbi	0x04, 2	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     18e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     190:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     192:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     194:	2a 9a       	sbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     196:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     198:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     19a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     19c:	20 98       	cbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     19e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     1a0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     1a2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     1a4:	28 9a       	sbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     1a6:	8f bf       	out	0x3f, r24	; 63
    digitalWrite(MGR_nSS, HIGH); 
    pinMode(SHUTDOWN, INPUT);
    digitalWrite(SHUTDOWN, HIGH); // trun on a weak pullup 

    // from rpubus_manager_state.h
    bootloader_address = RPU_HOST_CONNECT; 
     1a8:	80 e3       	ldi	r24, 0x30	; 48
     1aa:	80 93 01 03 	sts	0x0301, r24	; 0x800301 <bootloader_address>
    host_active = 0;
     1ae:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>
    lockout_active = 0;
     1b2:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
    status_byt = 0;
     1b6:	10 92 f0 02 	sts	0x02F0, r1	; 0x8002f0 <status_byt>
    write_rpu_address_to_eeprom = 0;
     1ba:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <write_rpu_address_to_eeprom>
    shutdown_detected = 0;
     1be:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
    shutdown_started = 0;
     1c2:	10 92 f2 02 	sts	0x02F2, r1	; 0x8002f2 <shutdown_started>
    arduino_mode_started =0;
     1c6:	10 92 04 03 	sts	0x0304, r1	; 0x800304 <arduino_mode_started>
    arduino_mode = 0;
     1ca:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
    test_mode_started = 0;
     1ce:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
    test_mode = 0;
     1d2:	10 92 06 03 	sts	0x0306, r1	; 0x800306 <test_mode>
    transceiver_state = 0;
     1d6:	10 92 f4 02 	sts	0x02F4, r1	; 0x8002f4 <transceiver_state>
    
    // from smbus_cmds.h
    smbus_has_numBytes_to_handle = 0;
     1da:	10 92 50 03 	sts	0x0350, r1	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
     1de:	10 92 4f 03 	sts	0x034F, r1	; 0x80034f <smbus_has_numBytes_to_handle>
    
    // from dtr_transmition.h
    uart_previous_byte = 0;
     1e2:	10 92 08 03 	sts	0x0308, r1	; 0x800308 <uart_previous_byte>
    uart_output = 0;
     1e6:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>

    //Timer0 Fast PWM mode, Timer1 & Timer2 Phase Correct PWM mode.
    initTimers();
     1ea:	0e 94 d3 0c 	call	0x19a6	; 0x19a6 <initTimers>

    // Initialize ADC and put in Auto Trigger mode to fetch an array of channels
    init_ADC_single_conversion(EXTERNAL_AVCC); // warning AREF must not be connected to anything
     1ee:	80 e4       	ldi	r24, 0x40	; 64
     1f0:	0e 94 10 0c 	call	0x1820	; 0x1820 <init_ADC_single_conversion>
    enable_ADC_auto_conversion(BURST_MODE);
     1f4:	80 e0       	ldi	r24, 0x00	; 0
     1f6:	0e 94 2b 0c 	call	0x1856	; 0x1856 <enable_ADC_auto_conversion>
    adc_started_at = millis();
     1fa:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     1fe:	60 93 79 03 	sts	0x0379, r22	; 0x800379 <adc_started_at>
     202:	70 93 7a 03 	sts	0x037A, r23	; 0x80037a <adc_started_at+0x1>
     206:	80 93 7b 03 	sts	0x037B, r24	; 0x80037b <adc_started_at+0x2>
     20a:	90 93 7c 03 	sts	0x037C, r25	; 0x80037c <adc_started_at+0x3>

    /* Initialize UART, it returns a pointer to FILE so redirect of stdin and stdout works*/
    stdout = stdin = uartstream0_init(BAUD);
     20e:	60 e9       	ldi	r22, 0x90	; 144
     210:	70 ed       	ldi	r23, 0xD0	; 208
     212:	83 e0       	ldi	r24, 0x03	; 3
     214:	90 e0       	ldi	r25, 0x00	; 0
     216:	0e 94 96 0b 	call	0x172c	; 0x172c <uartstream0_init>
     21a:	90 93 93 03 	sts	0x0393, r25	; 0x800393 <__iob+0x1>
     21e:	80 93 92 03 	sts	0x0392, r24	; 0x800392 <__iob>
     222:	90 93 95 03 	sts	0x0395, r25	; 0x800395 <__iob+0x3>
     226:	80 93 94 03 	sts	0x0394, r24	; 0x800394 <__iob+0x2>

    // can use with a true I2C bus master that does clock stretching and repeated starts 
    twi0_setAddress(I2C0_ADDRESS);
     22a:	89 e2       	ldi	r24, 0x29	; 41
     22c:	0e 94 37 0d 	call	0x1a6e	; 0x1a6e <twi0_setAddress>
    twi0_attachSlaveTxEvent(transmit_i2c_event); // called when I2C slave has been requested to send data
     230:	8a e8       	ldi	r24, 0x8A	; 138
     232:	99 e0       	ldi	r25, 0x09	; 9
     234:	0e 94 59 0d 	call	0x1ab2	; 0x1ab2 <twi0_attachSlaveTxEvent>
    twi0_attachSlaveRxEvent(receive_i2c_event); // called when I2C slave has received data
     238:	8d e4       	ldi	r24, 0x4D	; 77
     23a:	99 e0       	ldi	r25, 0x09	; 9
     23c:	0e 94 54 0d 	call	0x1aa8	; 0x1aa8 <twi0_attachSlaveRxEvent>
    twi0_init(false); // do not use internal pull-up
     240:	80 e0       	ldi	r24, 0x00	; 0
     242:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <twi0_init>

    // with interleaved buffer for use with SMbus bus master that does not like clock-stretching (e.g., R-Pi Zero) 
    twi1_setAddress(I2C1_ADDRESS);
     246:	8a e2       	ldi	r24, 0x2A	; 42
     248:	0e 94 c1 0e 	call	0x1d82	; 0x1d82 <twi1_setAddress>
    twi1_attachSlaveTxEvent(transmit_smbus_event); // called when SMBus slave has been requested to send data
     24c:	86 e1       	ldi	r24, 0x16	; 22
     24e:	9a e0       	ldi	r25, 0x0A	; 10
     250:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <twi1_attachSlaveTxEvent>
    twi1_attachSlaveRxEvent(receive_smbus_event); // called when SMBus slave has received data
     254:	8d e9       	ldi	r24, 0x9D	; 157
     256:	99 e0       	ldi	r25, 0x09	; 9
     258:	0e 94 de 0e 	call	0x1dbc	; 0x1dbc <twi1_attachSlaveRxEvent>
    twi1_init(false); // do not use internal pull-up a Raspberry Pi has them on board
     25c:	80 e0       	ldi	r24, 0x00	; 0
     25e:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <twi1_init>

    sei(); // Enable global interrupts to start TIMER0 and UART
     262:	78 94       	sei
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     264:	2f eb       	ldi	r18, 0xBF	; 191
     266:	84 ed       	ldi	r24, 0xD4	; 212
     268:	91 e0       	ldi	r25, 0x01	; 1
     26a:	21 50       	subi	r18, 0x01	; 1
     26c:	80 40       	sbci	r24, 0x00	; 0
     26e:	90 40       	sbci	r25, 0x00	; 0
     270:	e1 f7       	brne	.-8      	; 0x26a <setup+0x172>
     272:	00 c0       	rjmp	.+0      	; 0x274 <setup+0x17c>
     274:	00 00       	nop
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     276:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     278:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     27a:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     27c:	8f bf       	out	0x3f, r24	; 63

    _delay_ms(50); // wait for UART glitch to clear
    digitalWrite(DTR_DE, HIGH);  // then allow DTR pair driver to enable

    // Use eeprom value for rpu_address if ID was valid    
    if (check_for_eeprom_id())
     27e:	0e 94 48 0a 	call	0x1490	; 0x1490 <check_for_eeprom_id>
     282:	88 23       	and	r24, r24
     284:	29 f0       	breq	.+10     	; 0x290 <setup+0x198>
    {
        rpu_address = eeprom_read_byte((uint8_t*)(EE_RPU_ADDRESS));
     286:	82 e3       	ldi	r24, 0x32	; 50
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	0e 94 41 13 	call	0x2682	; 0x2682 <eeprom_read_byte>
     28e:	01 c0       	rjmp	.+2      	; 0x292 <setup+0x19a>
    }
    else
    {
        rpu_address = RPU_ADDRESS;
     290:	81 e3       	ldi	r24, 0x31	; 49
     292:	80 93 02 03 	sts	0x0302, r24	; 0x800302 <rpu_address>
    }

    // is foreign host in control? (ask over the DTR pair)
    uart_has_TTL = 0;
     296:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
    printf("%c", uart_output); 
#endif
#if defined(HOST_LOCKOUT)
// this will keep the host off the bus until the HOST_LOCKOUT_STATUS bit in status_byt is clear 
// status_byt is zero at this point, but this shows how to set the bit without changing other bits
    status_byt |= (1<<HOST_LOCKOUT_STATUS);
     29a:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     29e:	88 60       	ori	r24, 0x08	; 8
     2a0:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
     2a4:	08 95       	ret

000002a6 <main>:
#endif
}

int main(void)
{
    setup();
     2a6:	0e 94 7c 00 	call	0xf8	; 0xf8 <setup>

    blink_started_at = millis();
     2aa:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     2ae:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     2b2:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     2b6:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     2ba:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>

    while (1) 
    {
        if (!test_mode) 
     2be:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
     2c2:	81 11       	cpse	r24, r1
     2c4:	0a c0       	rjmp	.+20     	; 0x2da <main+0x34>
        {
            blink_on_activate();
     2c6:	0e 94 fe 01 	call	0x3fc	; 0x3fc <blink_on_activate>
            check_Bootload_Time();
     2ca:	0e 94 ad 02 	call	0x55a	; 0x55a <check_Bootload_Time>
            check_DTR();
     2ce:	0e 94 50 03 	call	0x6a0	; 0x6a0 <check_DTR>
            check_lockout();
     2d2:	0e 94 d6 02 	call	0x5ac	; 0x5ac <check_lockout>
            check_shutdown();
     2d6:	0e 94 ff 02 	call	0x5fe	; 0x5fe <check_shutdown>
        }
        if(write_rpu_address_to_eeprom) save_rpu_addr_state();
     2da:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
     2de:	81 11       	cpse	r24, r1
     2e0:	0e 94 1f 0a 	call	0x143e	; 0x143e <save_rpu_addr_state>
        check_uart();
     2e4:	0e 94 0a 04 	call	0x814	; 0x814 <check_uart>
        adc_burst();
     2e8:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <adc_burst>
        if (smbus_has_numBytes_to_handle) handle_smbus_receive();
     2ec:	80 91 4f 03 	lds	r24, 0x034F	; 0x80034f <smbus_has_numBytes_to_handle>
     2f0:	90 91 50 03 	lds	r25, 0x0350	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
     2f4:	89 2b       	or	r24, r25
     2f6:	19 f3       	breq	.-58     	; 0x2be <main+0x18>
     2f8:	0e 94 a6 09 	call	0x134c	; 0x134c <handle_smbus_receive>
     2fc:	e0 cf       	rjmp	.-64     	; 0x2be <main+0x18>

000002fe <connect_normal_mode>:
volatile uint8_t status_byt;

void connect_normal_mode(void)
{
    // connect the local mcu if it has talked to the rpu manager (e.g. got an address)
    if(host_is_foreign)
     2fe:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     302:	88 23       	and	r24, r24
     304:	c1 f0       	breq	.+48     	; 0x336 <connect_normal_mode+0x38>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     306:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     308:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     30a:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     30c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     30e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     310:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     312:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     314:	8f bf       	out	0x3f, r24	; 63
    {
        digitalWrite(RX_DE, LOW); // disallow RX pair driver to enable if FTDI_TX is low
        digitalWrite(RX_nRE, LOW);  // enable RX pair recevior to output to local MCU's RX input
        if(local_mcu_is_rpu_aware)
     316:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <local_mcu_is_rpu_aware>
     31a:	88 23       	and	r24, r24
     31c:	21 f0       	breq	.+8      	; 0x326 <connect_normal_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     31e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     320:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     322:	5d 9a       	sbi	0x0b, 5	; 11
     324:	03 c0       	rjmp	.+6      	; 0x32c <connect_normal_mode+0x2e>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     326:	8f b7       	in	r24, 0x3f	; 63
     328:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     32a:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     32c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     32e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     330:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     332:	42 9a       	sbi	0x08, 2	; 8
     334:	17 c0       	rjmp	.+46     	; 0x364 <connect_normal_mode+0x66>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     336:	8f b7       	in	r24, 0x3f	; 63
     338:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     33a:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     33c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     33e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     340:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     342:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     344:	8f bf       	out	0x3f, r24	; 63
     // connect both the local mcu and host/ftdi uart if mcu is rpu aware, otherwise block MCU from using the TX pair
    else
    {
        digitalWrite(RX_DE, HIGH); // allow RX pair driver to enable if FTDI_TX is low
        digitalWrite(RX_nRE, LOW);  // enable RX pair recevior to output to local MCU's RX input
        if(local_mcu_is_rpu_aware)
     346:	80 91 f6 02 	lds	r24, 0x02F6	; 0x8002f6 <local_mcu_is_rpu_aware>
     34a:	88 23       	and	r24, r24
     34c:	21 f0       	breq	.+8      	; 0x356 <connect_normal_mode+0x58>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     34e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     350:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     352:	5d 9a       	sbi	0x0b, 5	; 11
     354:	03 c0       	rjmp	.+6      	; 0x35c <connect_normal_mode+0x5e>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     356:	8f b7       	in	r24, 0x3f	; 63
     358:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     35a:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     35c:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     35e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     360:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     362:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     364:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     366:	08 95       	ret

00000368 <connect_bootload_mode>:
}

void connect_bootload_mode(void)
{
    // connect the remote host and local mcu
    if (host_is_foreign)
     368:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     36c:	88 23       	and	r24, r24
     36e:	81 f0       	breq	.+32     	; 0x390 <connect_bootload_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     370:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     372:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     374:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     376:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     378:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     37a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     37c:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     37e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     380:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     382:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     384:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     386:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     388:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     38a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     38c:	42 9a       	sbi	0x08, 2	; 8
     38e:	0f c0       	rjmp	.+30     	; 0x3ae <connect_bootload_mode+0x46>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     390:	8f b7       	in	r24, 0x3f	; 63
     392:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     394:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     396:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     398:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     39a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     39c:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     39e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3a0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3a2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3a4:	5d 9a       	sbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3a6:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3a8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3aa:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3ac:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3ae:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     3b0:	08 95       	ret

000003b2 <connect_lockout_mode>:
}

void connect_lockout_mode(void)
{
    // lockout everything
    if (host_is_foreign)
     3b2:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     3b6:	88 23       	and	r24, r24
     3b8:	81 f0       	breq	.+32     	; 0x3da <connect_lockout_mode+0x28>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3ba:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3bc:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3be:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3c0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3c2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3c4:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3c6:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3c8:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3ca:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3cc:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3ce:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3d0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3d2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3d4:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3d6:	42 9a       	sbi	0x08, 2	; 8
     3d8:	0f c0       	rjmp	.+30     	; 0x3f8 <connect_lockout_mode+0x46>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3da:	8f b7       	in	r24, 0x3f	; 63
     3dc:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3de:	43 9a       	sbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3e0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3e2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3e4:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     3e6:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3e8:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3ea:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3ec:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3ee:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3f0:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     3f2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     3f4:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     3f6:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     3f8:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     3fa:	08 95       	ret

000003fc <blink_on_activate>:
    }
}

// blink if the host is active, fast blink if status_byt, slow blink in lockout
void blink_on_activate(void)
{
     3fc:	0f 93       	push	r16
     3fe:	1f 93       	push	r17
    if (shutdown_detected) // do not blink,  power usage needs to be very stable to tell if the host has haulted. 
     400:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <shutdown_detected>
     404:	81 11       	cpse	r24, r1
     406:	a6 c0       	rjmp	.+332    	; 0x554 <__LOCK_REGION_LENGTH__+0x154>
    {
        return;
    }
    
    unsigned long kRuntime = millis() - blink_started_at;
     408:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     40c:	00 91 f8 02 	lds	r16, 0x02F8	; 0x8002f8 <blink_started_at>
     410:	10 91 f9 02 	lds	r17, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     414:	20 91 fa 02 	lds	r18, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     418:	30 91 fb 02 	lds	r19, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     41c:	dc 01       	movw	r26, r24
     41e:	cb 01       	movw	r24, r22
     420:	80 1b       	sub	r24, r16
     422:	91 0b       	sbc	r25, r17
     424:	a2 0b       	sbc	r26, r18
     426:	b3 0b       	sbc	r27, r19
    
    // Remote will start with the lockout bit set so don't blink for that
    if (!(status_byt & ~(1<<HOST_LOCKOUT_STATUS) )) 
     428:	20 91 f0 02 	lds	r18, 0x02F0	; 0x8002f0 <status_byt>
     42c:	27 7f       	andi	r18, 0xF7	; 247
     42e:	09 f0       	breq	.+2      	; 0x432 <__LOCK_REGION_LENGTH__+0x32>
     430:	6d c0       	rjmp	.+218    	; 0x50c <__LOCK_REGION_LENGTH__+0x10c>
    {
        // blink half as fast when host is foreign
        if (host_is_foreign)
     432:	20 91 f7 02 	lds	r18, 0x02F7	; 0x8002f7 <host_is_foreign>
     436:	22 23       	and	r18, r18
     438:	21 f0       	breq	.+8      	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
        {
            kRuntime = kRuntime >> 1;
     43a:	b6 95       	lsr	r27
     43c:	a7 95       	ror	r26
     43e:	97 95       	ror	r25
     440:	87 95       	ror	r24
        }
        
        if ( bootloader_started  && (kRuntime > BLINK_BOOTLD_DELAY) )
     442:	20 91 ef 02 	lds	r18, 0x02EF	; 0x8002ef <bootloader_started>
     446:	22 23       	and	r18, r18
     448:	e9 f0       	breq	.+58     	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
     44a:	8c 34       	cpi	r24, 0x4C	; 76
     44c:	91 05       	cpc	r25, r1
     44e:	a1 05       	cpc	r26, r1
     450:	b1 05       	cpc	r27, r1
     452:	c0 f0       	brcs	.+48     	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     454:	25 9b       	sbis	0x04, 5	; 4
     456:	09 c0       	rjmp	.+18     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     458:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     45a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     45c:	f8 94       	cli
    {
        if (value_for_bit) 
     45e:	95 fd       	sbrc	r25, 5
     460:	02 c0       	rjmp	.+4      	; 0x466 <__LOCK_REGION_LENGTH__+0x66>
        {
            *register_addr |= 1 << bit_offset;
     462:	2d 9a       	sbi	0x05, 5	; 5
     464:	01 c0       	rjmp	.+2      	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     466:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     468:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_BOOTLD_DELAY; 
     46a:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     46e:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     472:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     476:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     47a:	85 5b       	subi	r24, 0xB5	; 181
     47c:	9f 4f       	sbci	r25, 0xFF	; 255
     47e:	af 4f       	sbci	r26, 0xFF	; 255
     480:	bf 4f       	sbci	r27, 0xFF	; 255
     482:	60 c0       	rjmp	.+192    	; 0x544 <__LOCK_REGION_LENGTH__+0x144>
        }
        else if ( lockout_active  && (kRuntime > BLINK_LOCKOUT_DELAY) )
     484:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <lockout_active>
     488:	22 23       	and	r18, r18
     48a:	f1 f0       	breq	.+60     	; 0x4c8 <__LOCK_REGION_LENGTH__+0xc8>
     48c:	81 3d       	cpi	r24, 0xD1	; 209
     48e:	27 e0       	ldi	r18, 0x07	; 7
     490:	92 07       	cpc	r25, r18
     492:	a1 05       	cpc	r26, r1
     494:	b1 05       	cpc	r27, r1
     496:	c0 f0       	brcs	.+48     	; 0x4c8 <__LOCK_REGION_LENGTH__+0xc8>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     498:	25 9b       	sbis	0x04, 5	; 4
     49a:	09 c0       	rjmp	.+18     	; 0x4ae <__LOCK_REGION_LENGTH__+0xae>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     49c:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     49e:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4a0:	f8 94       	cli
    {
        if (value_for_bit) 
     4a2:	95 fd       	sbrc	r25, 5
     4a4:	02 c0       	rjmp	.+4      	; 0x4aa <__LOCK_REGION_LENGTH__+0xaa>
        {
            *register_addr |= 1 << bit_offset;
     4a6:	2d 9a       	sbi	0x05, 5	; 5
     4a8:	01 c0       	rjmp	.+2      	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     4aa:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     4ac:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_LOCKOUT_DELAY; 
     4ae:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     4b2:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     4b6:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     4ba:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     4be:	80 53       	subi	r24, 0x30	; 48
     4c0:	98 4f       	sbci	r25, 0xF8	; 248
     4c2:	af 4f       	sbci	r26, 0xFF	; 255
     4c4:	bf 4f       	sbci	r27, 0xFF	; 255
     4c6:	3e c0       	rjmp	.+124    	; 0x544 <__LOCK_REGION_LENGTH__+0x144>
        }
        else if ( host_active  && (kRuntime > BLINK_ACTIVE_DELAY) )
     4c8:	20 91 03 03 	lds	r18, 0x0303	; 0x800303 <host_active>
     4cc:	22 23       	and	r18, r18
     4ce:	09 f4       	brne	.+2      	; 0x4d2 <__LOCK_REGION_LENGTH__+0xd2>
     4d0:	41 c0       	rjmp	.+130    	; 0x554 <__LOCK_REGION_LENGTH__+0x154>
     4d2:	85 3f       	cpi	r24, 0xF5	; 245
     4d4:	91 40       	sbci	r25, 0x01	; 1
     4d6:	a1 05       	cpc	r26, r1
     4d8:	b1 05       	cpc	r27, r1
     4da:	e0 f1       	brcs	.+120    	; 0x554 <__LOCK_REGION_LENGTH__+0x154>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     4dc:	25 9b       	sbis	0x04, 5	; 4
     4de:	09 c0       	rjmp	.+18     	; 0x4f2 <__LOCK_REGION_LENGTH__+0xf2>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     4e0:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     4e2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4e4:	f8 94       	cli
    {
        if (value_for_bit) 
     4e6:	95 fd       	sbrc	r25, 5
     4e8:	02 c0       	rjmp	.+4      	; 0x4ee <__LOCK_REGION_LENGTH__+0xee>
        {
            *register_addr |= 1 << bit_offset;
     4ea:	2d 9a       	sbi	0x05, 5	; 5
     4ec:	01 c0       	rjmp	.+2      	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     4ee:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     4f0:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_ACTIVE_DELAY; 
     4f2:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     4f6:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     4fa:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     4fe:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     502:	8c 50       	subi	r24, 0x0C	; 12
     504:	9e 4f       	sbci	r25, 0xFE	; 254
     506:	af 4f       	sbci	r26, 0xFF	; 255
     508:	bf 4f       	sbci	r27, 0xFF	; 255
     50a:	1c c0       	rjmp	.+56     	; 0x544 <__LOCK_REGION_LENGTH__+0x144>
        }
        // else spin the loop
    }
    else
    {
        if ( (kRuntime > BLINK_STATUS_DELAY))
     50c:	89 3c       	cpi	r24, 0xC9	; 201
     50e:	91 05       	cpc	r25, r1
     510:	a1 05       	cpc	r26, r1
     512:	b1 05       	cpc	r27, r1
     514:	f8 f0       	brcs	.+62     	; 0x554 <__LOCK_REGION_LENGTH__+0x154>
static inline __attribute__((always_inline))
void digitalToggle(uint8_t pin_num) {
    if (!badPin(pin_num)) 
    {
        // Ckeck if pin is in OUTPUT mode befor changing it
        if( ( ( (*pinMap[pin_num].ddr) >> pinMap[pin_num].bit ) & 1) == OUTPUT )  
     516:	25 9b       	sbis	0x04, 5	; 4
     518:	09 c0       	rjmp	.+18     	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     51a:	93 b1       	in	r25, 0x03	; 3
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     51c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     51e:	f8 94       	cli
    {
        if (value_for_bit) 
     520:	95 fd       	sbrc	r25, 5
     522:	02 c0       	rjmp	.+4      	; 0x528 <__LOCK_REGION_LENGTH__+0x128>
        {
            *register_addr |= 1 << bit_offset;
     524:	2d 9a       	sbi	0x05, 5	; 5
     526:	01 c0       	rjmp	.+2      	; 0x52a <__LOCK_REGION_LENGTH__+0x12a>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     528:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     52a:	8f bf       	out	0x3f, r24	; 63
        {
            digitalToggle(LED_BUILTIN);
            
            // next toggle 
            blink_started_at += BLINK_STATUS_DELAY; 
     52c:	80 91 f8 02 	lds	r24, 0x02F8	; 0x8002f8 <blink_started_at>
     530:	90 91 f9 02 	lds	r25, 0x02F9	; 0x8002f9 <blink_started_at+0x1>
     534:	a0 91 fa 02 	lds	r26, 0x02FA	; 0x8002fa <blink_started_at+0x2>
     538:	b0 91 fb 02 	lds	r27, 0x02FB	; 0x8002fb <blink_started_at+0x3>
     53c:	88 53       	subi	r24, 0x38	; 56
     53e:	9f 4f       	sbci	r25, 0xFF	; 255
     540:	af 4f       	sbci	r26, 0xFF	; 255
     542:	bf 4f       	sbci	r27, 0xFF	; 255
     544:	80 93 f8 02 	sts	0x02F8, r24	; 0x8002f8 <blink_started_at>
     548:	90 93 f9 02 	sts	0x02F9, r25	; 0x8002f9 <blink_started_at+0x1>
     54c:	a0 93 fa 02 	sts	0x02FA, r26	; 0x8002fa <blink_started_at+0x2>
     550:	b0 93 fb 02 	sts	0x02FB, r27	; 0x8002fb <blink_started_at+0x3>
        }
    }
}
     554:	1f 91       	pop	r17
     556:	0f 91       	pop	r16
     558:	08 95       	ret

0000055a <check_Bootload_Time>:

void check_Bootload_Time(void)
{
     55a:	0f 93       	push	r16
     55c:	1f 93       	push	r17
    if (bootloader_started)
     55e:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     562:	88 23       	and	r24, r24
     564:	01 f1       	breq	.+64     	; 0x5a6 <check_Bootload_Time+0x4c>
    {
        unsigned long kRuntime = millis() - bootloader_started_at;
     566:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
        
        if (!arduino_mode && (kRuntime > BOOTLOADER_ACTIVE))
     56a:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     56e:	21 11       	cpse	r18, r1
     570:	1a c0       	rjmp	.+52     	; 0x5a6 <check_Bootload_Time+0x4c>
     572:	00 91 e5 02 	lds	r16, 0x02E5	; 0x8002e5 <bootloader_started_at>
     576:	10 91 e6 02 	lds	r17, 0x02E6	; 0x8002e6 <bootloader_started_at+0x1>
     57a:	20 91 e7 02 	lds	r18, 0x02E7	; 0x8002e7 <bootloader_started_at+0x2>
     57e:	30 91 e8 02 	lds	r19, 0x02E8	; 0x8002e8 <bootloader_started_at+0x3>
     582:	dc 01       	movw	r26, r24
     584:	cb 01       	movw	r24, r22
     586:	80 1b       	sub	r24, r16
     588:	91 0b       	sbc	r25, r17
     58a:	a2 0b       	sbc	r26, r18
     58c:	b3 0b       	sbc	r27, r19
     58e:	89 33       	cpi	r24, 0x39	; 57
     590:	91 4c       	sbci	r25, 0xC1	; 193
     592:	a1 40       	sbci	r26, 0x01	; 1
     594:	b1 05       	cpc	r27, r1
     596:	38 f0       	brcs	.+14     	; 0x5a6 <check_Bootload_Time+0x4c>
        {
            connect_normal_mode();
     598:	0e 94 7f 01 	call	0x2fe	; 0x2fe <connect_normal_mode>
            host_active =1;
     59c:	81 e0       	ldi	r24, 0x01	; 1
     59e:	80 93 03 03 	sts	0x0303, r24	; 0x800303 <host_active>
            bootloader_started = 0;
     5a2:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
        }
    }
}
     5a6:	1f 91       	pop	r17
     5a8:	0f 91       	pop	r16
     5aa:	08 95       	ret

000005ac <check_lockout>:


// lockout needs to happoen for a long enough time to insure bootloading is finished,
void check_lockout(void)
{
     5ac:	0f 93       	push	r16
     5ae:	1f 93       	push	r17
    unsigned long kRuntime = millis() - lockout_started_at;
     5b0:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
    
    if (!arduino_mode && ( lockout_active && (kRuntime > LOCKOUT_DELAY) ))
     5b4:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     5b8:	21 11       	cpse	r18, r1
     5ba:	1e c0       	rjmp	.+60     	; 0x5f8 <check_lockout+0x4c>
     5bc:	20 91 ee 02 	lds	r18, 0x02EE	; 0x8002ee <lockout_active>
     5c0:	22 23       	and	r18, r18
     5c2:	d1 f0       	breq	.+52     	; 0x5f8 <check_lockout+0x4c>
     5c4:	00 91 e9 02 	lds	r16, 0x02E9	; 0x8002e9 <lockout_started_at>
     5c8:	10 91 ea 02 	lds	r17, 0x02EA	; 0x8002ea <lockout_started_at+0x1>
     5cc:	20 91 eb 02 	lds	r18, 0x02EB	; 0x8002eb <lockout_started_at+0x2>
     5d0:	30 91 ec 02 	lds	r19, 0x02EC	; 0x8002ec <lockout_started_at+0x3>
     5d4:	dc 01       	movw	r26, r24
     5d6:	cb 01       	movw	r24, r22
     5d8:	80 1b       	sub	r24, r16
     5da:	91 0b       	sbc	r25, r17
     5dc:	a2 0b       	sbc	r26, r18
     5de:	b3 0b       	sbc	r27, r19
     5e0:	81 3c       	cpi	r24, 0xC1	; 193
     5e2:	94 4d       	sbci	r25, 0xD4	; 212
     5e4:	a1 40       	sbci	r26, 0x01	; 1
     5e6:	b1 05       	cpc	r27, r1
     5e8:	38 f0       	brcs	.+14     	; 0x5f8 <check_lockout+0x4c>
    {
        connect_normal_mode();
     5ea:	0e 94 7f 01 	call	0x2fe	; 0x2fe <connect_normal_mode>

        host_active = 1;
     5ee:	81 e0       	ldi	r24, 0x01	; 1
     5f0:	80 93 03 03 	sts	0x0303, r24	; 0x800303 <host_active>
        lockout_active =0;
     5f4:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
    }
}
     5f8:	1f 91       	pop	r17
     5fa:	0f 91       	pop	r16
     5fc:	08 95       	ret

000005fe <check_shutdown>:


void check_shutdown(void)
{
     5fe:	0f 93       	push	r16
     600:	1f 93       	push	r17
    if (shutdown_started)
     602:	80 91 f2 02 	lds	r24, 0x02F2	; 0x8002f2 <shutdown_started>
     606:	88 23       	and	r24, r24
     608:	19 f1       	breq	.+70     	; 0x650 <check_shutdown+0x52>
    {
        unsigned long kRuntime = millis() - shutdown_started_at;
     60a:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
        
        if ( kRuntime > SHUTDOWN_TIME)
     60e:	00 91 fd 02 	lds	r16, 0x02FD	; 0x8002fd <shutdown_started_at>
     612:	10 91 fe 02 	lds	r17, 0x02FE	; 0x8002fe <shutdown_started_at+0x1>
     616:	20 91 ff 02 	lds	r18, 0x02FF	; 0x8002ff <shutdown_started_at+0x2>
     61a:	30 91 00 03 	lds	r19, 0x0300	; 0x800300 <shutdown_started_at+0x3>
     61e:	dc 01       	movw	r26, r24
     620:	cb 01       	movw	r24, r22
     622:	80 1b       	sub	r24, r16
     624:	91 0b       	sbc	r25, r17
     626:	a2 0b       	sbc	r26, r18
     628:	b3 0b       	sbc	r27, r19
     62a:	89 3e       	cpi	r24, 0xE9	; 233
     62c:	93 40       	sbci	r25, 0x03	; 3
     62e:	a1 05       	cpc	r26, r1
     630:	b1 05       	cpc	r27, r1
     632:	98 f1       	brcs	.+102    	; 0x69a <check_shutdown+0x9c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     634:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     636:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     638:	20 98       	cbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     63a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     63c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     63e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     640:	28 9a       	sbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     642:	8f bf       	out	0x3f, r24	; 63
        {
            pinMode(SHUTDOWN, INPUT);
            digitalWrite(SHUTDOWN, HIGH); // trun on a weak pullup 
            shutdown_started = 0; // set with I2C command 5
     644:	10 92 f2 02 	sts	0x02F2, r1	; 0x8002f2 <shutdown_started>
            shutdown_detected = 1; // clear when reading with I2C command 4
     648:	81 e0       	ldi	r24, 0x01	; 1
     64a:	80 93 f3 02 	sts	0x02F3, r24	; 0x8002f3 <shutdown_detected>
     64e:	25 c0       	rjmp	.+74     	; 0x69a <check_shutdown+0x9c>
        }
    }
    else
        if (!shutdown_detected) 
     650:	80 91 f3 02 	lds	r24, 0x02F3	; 0x8002f3 <shutdown_detected>
     654:	81 11       	cpse	r24, r1
     656:	21 c0       	rjmp	.+66     	; 0x69a <check_shutdown+0x9c>
        { 
            // I2C cmd set shutdown_started =1 and set shutdown_detected = 0
            // but if it is a manual event it can have a debounce time
            if( !digitalRead(SHUTDOWN) ) 
     658:	18 99       	sbic	0x03, 0	; 3
     65a:	1f c0       	rjmp	.+62     	; 0x69a <check_shutdown+0x9c>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     65c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     65e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     660:	20 9a       	sbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     662:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     664:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     666:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     668:	28 98       	cbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     66a:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     66c:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     66e:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     670:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     672:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     674:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     676:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     678:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     67a:	8f bf       	out	0x3f, r24	; 63
            {
                pinMode(SHUTDOWN, OUTPUT);
                digitalWrite(SHUTDOWN, LOW);
                pinMode(LED_BUILTIN, OUTPUT);
                digitalWrite(LED_BUILTIN, HIGH);
                shutdown_detected = 0; // set after SHUTDOWN_TIME timer runs
     67c:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
                shutdown_started = 1; // it is cleared after SHUTDOWN_TIME timer runs
     680:	81 e0       	ldi	r24, 0x01	; 1
     682:	80 93 f2 02 	sts	0x02F2, r24	; 0x8002f2 <shutdown_started>
                shutdown_started_at = millis();
     686:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     68a:	60 93 fd 02 	sts	0x02FD, r22	; 0x8002fd <shutdown_started_at>
     68e:	70 93 fe 02 	sts	0x02FE, r23	; 0x8002fe <shutdown_started_at+0x1>
     692:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <shutdown_started_at+0x2>
     696:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <shutdown_started_at+0x3>
            }
        }
}
     69a:	1f 91       	pop	r17
     69c:	0f 91       	pop	r16
     69e:	08 95       	ret

000006a0 <check_DTR>:

uint8_t uart_previous_byte;

void check_DTR(void)
{
    if (!host_is_foreign) 
     6a0:	80 91 f7 02 	lds	r24, 0x02F7	; 0x8002f7 <host_is_foreign>
     6a4:	81 11       	cpse	r24, r1
     6a6:	b5 c0       	rjmp	.+362    	; 0x812 <check_DTR+0x172>
    {
        if ( !digitalRead(HOST_nRTS) )  // if HOST_nRTS is set (active low) then assume avrdude wants to use the bootloader
     6a8:	4b 99       	sbic	0x09, 3	; 9
     6aa:	56 c0       	rjmp	.+172    	; 0x758 <check_DTR+0xb8>
        {
            if ( !(status_byt & (1<<HOST_LOCKOUT_STATUS)) )
     6ac:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     6b0:	83 fd       	sbrc	r24, 3
     6b2:	af c0       	rjmp	.+350    	; 0x812 <check_DTR+0x172>
            {
                if (digitalRead(HOST_nCTS))
     6b4:	4a 9b       	sbis	0x09, 2	; 9
     6b6:	05 c0       	rjmp	.+10     	; 0x6c2 <check_DTR+0x22>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     6b8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     6ba:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     6bc:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     6be:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     6c0:	08 95       	ret
                { // tell the host that it is OK to use serial
                    digitalWrite(HOST_nCTS, LOW);
                }
                else
                {
                    if ( !(bootloader_started  || lockout_active || host_active || uart_has_TTL) )
     6c2:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     6c6:	81 11       	cpse	r24, r1
     6c8:	a4 c0       	rjmp	.+328    	; 0x812 <check_DTR+0x172>
     6ca:	80 91 ee 02 	lds	r24, 0x02EE	; 0x8002ee <lockout_active>
     6ce:	81 11       	cpse	r24, r1
     6d0:	a0 c0       	rjmp	.+320    	; 0x812 <check_DTR+0x172>
     6d2:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <host_active>
     6d6:	81 11       	cpse	r24, r1
     6d8:	9c c0       	rjmp	.+312    	; 0x812 <check_DTR+0x172>
     6da:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     6de:	81 11       	cpse	r24, r1
     6e0:	98 c0       	rjmp	.+304    	; 0x812 <check_DTR+0x172>
                    {
                        // send the bootload_addres on the DTR pair when nDTR/nRTS becomes active
                        uart_started_at = millis();
     6e2:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     6e6:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
     6ea:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
     6ee:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
     6f2:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
                        uart_output= bootloader_address; // set by I2C, default is RPU_HOST_CONNECT
     6f6:	80 91 01 03 	lds	r24, 0x0301	; 0x800301 <bootloader_address>
     6fa:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
                        printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 )  ); 
     6fe:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     702:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     706:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     70a:	30 e0       	ldi	r19, 0x00	; 0
     70c:	20 95       	com	r18
     70e:	30 95       	com	r19
     710:	2a 70       	andi	r18, 0x0A	; 10
     712:	33 27       	eor	r19, r19
     714:	64 e0       	ldi	r22, 0x04	; 4
     716:	22 0f       	add	r18, r18
     718:	33 1f       	adc	r19, r19
     71a:	6a 95       	dec	r22
     71c:	e1 f7       	brne	.-8      	; 0x716 <check_DTR+0x76>
     71e:	89 2f       	mov	r24, r25
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	80 95       	com	r24
     724:	90 95       	com	r25
     726:	80 75       	andi	r24, 0x50	; 80
     728:	99 27       	eor	r25, r25
     72a:	74 e0       	ldi	r23, 0x04	; 4
     72c:	95 95       	asr	r25
     72e:	87 95       	ror	r24
     730:	7a 95       	dec	r23
     732:	e1 f7       	brne	.-8      	; 0x72c <check_DTR+0x8c>
     734:	82 2b       	or	r24, r18
     736:	93 2b       	or	r25, r19
     738:	9f 93       	push	r25
     73a:	8f 93       	push	r24
     73c:	1f 92       	push	r1
     73e:	4f 93       	push	r20
     740:	86 e1       	ldi	r24, 0x16	; 22
     742:	91 e0       	ldi	r25, 0x01	; 1
     744:	9f 93       	push	r25
     746:	8f 93       	push	r24
     748:	0e 94 9a 10 	call	0x2134	; 0x2134 <printf>
                        uart_has_TTL = 1;
     74c:	81 e0       	ldi	r24, 0x01	; 1
     74e:	80 93 05 03 	sts	0x0305, r24	; 0x800305 <uart_has_TTL>
                        localhost_active = 1;
     752:	80 93 f1 02 	sts	0x02F1, r24	; 0x8002f1 <localhost_active>
     756:	57 c0       	rjmp	.+174    	; 0x806 <check_DTR+0x166>
                }
            }
        }
        else
        {
            if ( host_active && localhost_active && (!uart_has_TTL) && (!bootloader_started) && (!lockout_active) )
     758:	80 91 03 03 	lds	r24, 0x0303	; 0x800303 <host_active>
     75c:	88 23       	and	r24, r24
     75e:	09 f4       	brne	.+2      	; 0x762 <check_DTR+0xc2>
     760:	58 c0       	rjmp	.+176    	; 0x812 <check_DTR+0x172>
     762:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     766:	88 23       	and	r24, r24
     768:	09 f4       	brne	.+2      	; 0x76c <check_DTR+0xcc>
     76a:	53 c0       	rjmp	.+166    	; 0x812 <check_DTR+0x172>
     76c:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     770:	81 11       	cpse	r24, r1
     772:	4f c0       	rjmp	.+158    	; 0x812 <check_DTR+0x172>
     774:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     778:	81 11       	cpse	r24, r1
     77a:	4b c0       	rjmp	.+150    	; 0x812 <check_DTR+0x172>
     77c:	80 91 ee 02 	lds	r24, 0x02EE	; 0x8002ee <lockout_active>
     780:	81 11       	cpse	r24, r1
     782:	47 c0       	rjmp	.+142    	; 0x812 <check_DTR+0x172>
            {
                // send a byte on the DTR pair when FTDI_nDTR is first non-active
                uart_started_at = millis();
     784:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     788:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
     78c:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
     790:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
     794:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
                uart_output= RPU_HOST_DISCONNECT;
     798:	8f ec       	ldi	r24, 0xCF	; 207
     79a:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
                printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
     79e:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     7a2:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     7a6:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     7aa:	30 e0       	ldi	r19, 0x00	; 0
     7ac:	20 95       	com	r18
     7ae:	30 95       	com	r19
     7b0:	2a 70       	andi	r18, 0x0A	; 10
     7b2:	33 27       	eor	r19, r19
     7b4:	84 e0       	ldi	r24, 0x04	; 4
     7b6:	22 0f       	add	r18, r18
     7b8:	33 1f       	adc	r19, r19
     7ba:	8a 95       	dec	r24
     7bc:	e1 f7       	brne	.-8      	; 0x7b6 <check_DTR+0x116>
     7be:	89 2f       	mov	r24, r25
     7c0:	90 e0       	ldi	r25, 0x00	; 0
     7c2:	80 95       	com	r24
     7c4:	90 95       	com	r25
     7c6:	80 75       	andi	r24, 0x50	; 80
     7c8:	99 27       	eor	r25, r25
     7ca:	54 e0       	ldi	r21, 0x04	; 4
     7cc:	95 95       	asr	r25
     7ce:	87 95       	ror	r24
     7d0:	5a 95       	dec	r21
     7d2:	e1 f7       	brne	.-8      	; 0x7cc <check_DTR+0x12c>
     7d4:	82 2b       	or	r24, r18
     7d6:	93 2b       	or	r25, r19
     7d8:	9f 93       	push	r25
     7da:	8f 93       	push	r24
     7dc:	1f 92       	push	r1
     7de:	4f 93       	push	r20
     7e0:	86 e1       	ldi	r24, 0x16	; 22
     7e2:	91 e0       	ldi	r25, 0x01	; 1
     7e4:	9f 93       	push	r25
     7e6:	8f 93       	push	r24
     7e8:	0e 94 9a 10 	call	0x2134	; 0x2134 <printf>
                uart_has_TTL = 1;
     7ec:	81 e0       	ldi	r24, 0x01	; 1
     7ee:	80 93 05 03 	sts	0x0305, r24	; 0x800305 <uart_has_TTL>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     7f2:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     7f4:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     7f6:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     7f8:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(LED_BUILTIN, HIGH);
                localhost_active = 0;
     7fa:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <localhost_active>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     7fe:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     800:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     802:	5a 9a       	sbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     804:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     806:	0f 90       	pop	r0
     808:	0f 90       	pop	r0
     80a:	0f 90       	pop	r0
     80c:	0f 90       	pop	r0
     80e:	0f 90       	pop	r0
     810:	0f 90       	pop	r0
     812:	08 95       	ret

00000814 <check_uart>:

     Both I2C events and nRTS events (e.g., check_DTR) place state changes on 
     the DTR pair. This function drives those state changes.
*/
void check_uart(void)
{
     814:	4f 92       	push	r4
     816:	5f 92       	push	r5
     818:	6f 92       	push	r6
     81a:	7f 92       	push	r7
     81c:	8f 92       	push	r8
     81e:	9f 92       	push	r9
     820:	af 92       	push	r10
     822:	bf 92       	push	r11
     824:	cf 92       	push	r12
     826:	df 92       	push	r13
     828:	ef 92       	push	r14
     82a:	ff 92       	push	r15
     82c:	0f 93       	push	r16
     82e:	1f 93       	push	r17
     830:	cf 93       	push	r28
     832:	df 93       	push	r29
    unsigned long kRuntime = millis() - uart_started_at;
     834:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
 
    if ( uart_has_TTL && (kRuntime > UART_TTL) )
     838:	20 91 05 03 	lds	r18, 0x0305	; 0x800305 <uart_has_TTL>
     83c:	22 23       	and	r18, r18
     83e:	d9 f0       	breq	.+54     	; 0x876 <check_uart+0x62>
     840:	40 90 09 03 	lds	r4, 0x0309	; 0x800309 <uart_started_at>
     844:	50 90 0a 03 	lds	r5, 0x030A	; 0x80030a <uart_started_at+0x1>
     848:	60 90 0b 03 	lds	r6, 0x030B	; 0x80030b <uart_started_at+0x2>
     84c:	70 90 0c 03 	lds	r7, 0x030C	; 0x80030c <uart_started_at+0x3>
     850:	dc 01       	movw	r26, r24
     852:	cb 01       	movw	r24, r22
     854:	84 19       	sub	r24, r4
     856:	95 09       	sbc	r25, r5
     858:	a6 09       	sbc	r26, r6
     85a:	b7 09       	sbc	r27, r7
     85c:	85 3f       	cpi	r24, 0xF5	; 245
     85e:	91 40       	sbci	r25, 0x01	; 1
     860:	a1 05       	cpc	r26, r1
     862:	b1 05       	cpc	r27, r1
     864:	40 f0       	brcs	.+16     	; 0x876 <check_uart+0x62>
    { // perhaps the DTR line is stuck (e.g. pulled low) so may need to time out
        status_byt &= (1<<DTR_READBACK_TIMEOUT);
     866:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     86a:	81 70       	andi	r24, 0x01	; 1
     86c:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
        uart_has_TTL = 0;
     870:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     874:	c9 c1       	rjmp	.+914    	; 0xc08 <__stack+0x309>
    }
    else
    {
        if ( uart0_available() )
     876:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <uart0_available>
     87a:	89 2b       	or	r24, r25
     87c:	09 f4       	brne	.+2      	; 0x880 <check_uart+0x6c>
     87e:	c4 c1       	rjmp	.+904    	; 0xc08 <__stack+0x309>
        {
            uint8_t input;
            input = (uint8_t)(getchar());
     880:	80 91 92 03 	lds	r24, 0x0392	; 0x800392 <__iob>
     884:	90 91 93 03 	lds	r25, 0x0393	; 0x800393 <__iob+0x1>
     888:	0e 94 5c 10 	call	0x20b8	; 0x20b8 <fgetc>
            
            // The test interface can glitch the DTR pair, so a check byte is used to make 
            // sure the data is real and not caused by testing.
            // how the check byte was made:   ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) 
            // do that to the previous input to see if this input is a valid check.
            if (  (input ==  ( (~uart_previous_byte & 0x0A) << 4 | (~uart_previous_byte & 0x50) >> 4 ) )  )
     88c:	60 91 08 03 	lds	r22, 0x0308	; 0x800308 <uart_previous_byte>
     890:	26 2f       	mov	r18, r22
     892:	30 e0       	ldi	r19, 0x00	; 0
     894:	20 95       	com	r18
     896:	30 95       	com	r19
     898:	a9 01       	movw	r20, r18
     89a:	4a 70       	andi	r20, 0x0A	; 10
     89c:	55 27       	eor	r21, r21
     89e:	74 e0       	ldi	r23, 0x04	; 4
     8a0:	44 0f       	add	r20, r20
     8a2:	55 1f       	adc	r21, r21
     8a4:	7a 95       	dec	r23
     8a6:	e1 f7       	brne	.-8      	; 0x8a0 <check_uart+0x8c>
     8a8:	20 75       	andi	r18, 0x50	; 80
     8aa:	33 27       	eor	r19, r19
     8ac:	e4 e0       	ldi	r30, 0x04	; 4
     8ae:	35 95       	asr	r19
     8b0:	27 95       	ror	r18
     8b2:	ea 95       	dec	r30
     8b4:	e1 f7       	brne	.-8      	; 0x8ae <check_uart+0x9a>
     8b6:	24 2b       	or	r18, r20
     8b8:	35 2b       	or	r19, r21
     8ba:	ac 01       	movw	r20, r24
     8bc:	55 27       	eor	r21, r21
     8be:	24 17       	cp	r18, r20
     8c0:	35 07       	cpc	r19, r21
     8c2:	39 f4       	brne	.+14     	; 0x8d2 <check_uart+0xbe>
            {
                input = uart_previous_byte; // replace input with the valid byte. 
                uart_previous_byte = 0; 
     8c4:	10 92 08 03 	sts	0x0308, r1	; 0x800308 <uart_previous_byte>
            

            // was this byte sent with the local DTR pair driver, if so the status_byt may need update
            // and the lockout from a local host needs to be treated differently
            // need to ignore the local host's nRTS if getting control from a remote host
            if ( uart_has_TTL )
     8c8:	80 91 05 03 	lds	r24, 0x0305	; 0x800305 <uart_has_TTL>
     8cc:	81 11       	cpse	r24, r1
     8ce:	04 c0       	rjmp	.+8      	; 0x8d8 <check_uart+0xc4>
     8d0:	0f c0       	rjmp	.+30     	; 0x8f0 <check_uart+0xdc>
                input = uart_previous_byte; // replace input with the valid byte. 
                uart_previous_byte = 0; 
            }
            else
            {
                uart_previous_byte = input; // this byte may be a state change or a glitch
     8d2:	80 93 08 03 	sts	0x0308, r24	; 0x800308 <uart_previous_byte>
                return;
     8d6:	98 c1       	rjmp	.+816    	; 0xc08 <__stack+0x309>
            // was this byte sent with the local DTR pair driver, if so the status_byt may need update
            // and the lockout from a local host needs to be treated differently
            // need to ignore the local host's nRTS if getting control from a remote host
            if ( uart_has_TTL )
            {
                if(input != uart_output) 
     8d8:	80 91 07 03 	lds	r24, 0x0307	; 0x800307 <uart_output>
     8dc:	68 17       	cp	r22, r24
     8de:	29 f0       	breq	.+10     	; 0x8ea <check_uart+0xd6>
                { // sent byte did not match.
                    status_byt &= (1<<DTR_READBACK_NOT_MATCH);
     8e0:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
     8e4:	84 70       	andi	r24, 0x04	; 4
     8e6:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
                }
                uart_has_TTL = 0;
     8ea:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     8ee:	04 c0       	rjmp	.+8      	; 0x8f8 <check_uart+0xe4>
                host_is_foreign = 0;
            }
            else
            {
                if (localhost_active)
     8f0:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     8f4:	88 23       	and	r24, r24
     8f6:	19 f0       	breq	.+6      	; 0x8fe <check_uart+0xea>
                {
                    host_is_foreign = 0; // used to connect the host
     8f8:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <host_is_foreign>
     8fc:	03 c0       	rjmp	.+6      	; 0x904 <__stack+0x5>
                }
                else
                {
                    host_is_foreign = 1; // used to lockout the host
     8fe:	81 e0       	ldi	r24, 0x01	; 1
     900:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <host_is_foreign>
                }
            }

            if (input == RPU_NORMAL_MODE) // end the lockout or bootloader if it was set.
     904:	61 11       	cpse	r22, r1
     906:	27 c0       	rjmp	.+78     	; 0x956 <__stack+0x57>
            { 
                lockout_started_at = millis() - LOCKOUT_DELAY;
     908:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     90c:	dc 01       	movw	r26, r24
     90e:	cb 01       	movw	r24, r22
     910:	80 5c       	subi	r24, 0xC0	; 192
     912:	94 4d       	sbci	r25, 0xD4	; 212
     914:	a1 40       	sbci	r26, 0x01	; 1
     916:	b1 09       	sbc	r27, r1
     918:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <lockout_started_at>
     91c:	90 93 ea 02 	sts	0x02EA, r25	; 0x8002ea <lockout_started_at+0x1>
     920:	a0 93 eb 02 	sts	0x02EB, r26	; 0x8002eb <lockout_started_at+0x2>
     924:	b0 93 ec 02 	sts	0x02EC, r27	; 0x8002ec <lockout_started_at+0x3>
                bootloader_started_at = millis() - BOOTLOADER_ACTIVE;
     928:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     92c:	dc 01       	movw	r26, r24
     92e:	cb 01       	movw	r24, r22
     930:	88 53       	subi	r24, 0x38	; 56
     932:	91 4c       	sbci	r25, 0xC1	; 193
     934:	a1 40       	sbci	r26, 0x01	; 1
     936:	b1 09       	sbc	r27, r1
     938:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <bootloader_started_at>
     93c:	90 93 e6 02 	sts	0x02E6, r25	; 0x8002e6 <bootloader_started_at+0x1>
     940:	a0 93 e7 02 	sts	0x02E7, r26	; 0x8002e7 <bootloader_started_at+0x2>
     944:	b0 93 e8 02 	sts	0x02E8, r27	; 0x8002e8 <bootloader_started_at+0x3>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     948:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     94a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     94c:	2d 98       	cbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     94e:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(LED_BUILTIN, LOW);
                arduino_mode = 0;
     950:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
     954:	32 c1       	rjmp	.+612    	; 0xbba <__stack+0x2bb>
                blink_started_at = millis();
                return;
            }
            if (input == RPU_ARDUINO_MODE) 
     956:	6f 3f       	cpi	r22, 0xFF	; 255
     958:	31 f4       	brne	.+12     	; 0x966 <__stack+0x67>
            {
                arduino_mode_started = 0;
     95a:	10 92 04 03 	sts	0x0304, r1	; 0x800304 <arduino_mode_started>
                arduino_mode = 1;
     95e:	81 e0       	ldi	r24, 0x01	; 1
     960:	80 93 fc 02 	sts	0x02FC, r24	; 0x8002fc <arduino_mode>
                return;
     964:	51 c1       	rjmp	.+674    	; 0xc08 <__stack+0x309>
            }
            if (input == RPU_START_TEST_MODE) 
     966:	61 30       	cpi	r22, 0x01	; 1
     968:	09 f0       	breq	.+2      	; 0x96c <__stack+0x6d>
     96a:	6b c0       	rjmp	.+214    	; 0xa42 <__stack+0x143>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     96c:	f9 b1       	in	r31, 0x09	; 9
     96e:	e9 b1       	in	r30, 0x09	; 9
     970:	56 b1       	in	r21, 0x06	; 6
     972:	49 b1       	in	r20, 0x09	; 9
     974:	39 b1       	in	r19, 0x09	; 9
     976:	89 b1       	in	r24, 0x09	; 9
     978:	29 b1       	in	r18, 0x09	; 9
     97a:	76 b1       	in	r23, 0x06	; 6
            {
                // fill transceiver_state with HOST_nRTS:HOST_nCTS:TX_nRE:TX_DE:DTR_nRE:DTR_DE:RX_nRE:RX_DE
                transceiver_state = (digitalRead(HOST_nRTS)<<7) | (digitalRead(HOST_nCTS)<<6) |  (digitalRead(TX_nRE)<<5) | (digitalRead(TX_DE)<<4) | (digitalRead(DTR_nRE)<<3) | (digitalRead(DTR_DE)<<2) | (digitalRead(RX_nRE)<<1) | (digitalRead(RX_DE));
     97c:	90 e0       	ldi	r25, 0x00	; 0
     97e:	88 0f       	add	r24, r24
     980:	89 2f       	mov	r24, r25
     982:	88 1f       	adc	r24, r24
     984:	99 0b       	sbc	r25, r25
     986:	88 0f       	add	r24, r24
     988:	99 1f       	adc	r25, r25
     98a:	88 0f       	add	r24, r24
     98c:	99 1f       	adc	r25, r25
     98e:	73 fb       	bst	r23, 3
     990:	99 27       	eor	r25, r25
     992:	90 f9       	bld	r25, 0
     994:	89 2b       	or	r24, r25
     996:	f3 fb       	bst	r31, 3
     998:	aa 24       	eor	r10, r10
     99a:	a0 f8       	bld	r10, 0
     99c:	b1 2c       	mov	r11, r1
     99e:	b6 94       	lsr	r11
     9a0:	ba 2c       	mov	r11, r10
     9a2:	aa 24       	eor	r10, r10
     9a4:	b7 94       	ror	r11
     9a6:	a7 94       	ror	r10
     9a8:	a8 2a       	or	r10, r24
     9aa:	e2 fb       	bst	r30, 2
     9ac:	cc 24       	eor	r12, r12
     9ae:	c0 f8       	bld	r12, 0
     9b0:	d1 2c       	mov	r13, r1
     9b2:	d6 e0       	ldi	r29, 0x06	; 6
     9b4:	cc 0c       	add	r12, r12
     9b6:	dd 1c       	adc	r13, r13
     9b8:	da 95       	dec	r29
     9ba:	e1 f7       	brne	.-8      	; 0x9b4 <__stack+0xb5>
     9bc:	ca 28       	or	r12, r10
     9be:	52 fb       	bst	r21, 2
     9c0:	ee 24       	eor	r14, r14
     9c2:	e0 f8       	bld	r14, 0
     9c4:	f1 2c       	mov	r15, r1
     9c6:	15 e0       	ldi	r17, 0x05	; 5
     9c8:	ee 0c       	add	r14, r14
     9ca:	ff 1c       	adc	r15, r15
     9cc:	1a 95       	dec	r17
     9ce:	e1 f7       	brne	.-8      	; 0x9c8 <__stack+0xc9>
     9d0:	ec 28       	or	r14, r12
     9d2:	45 fb       	bst	r20, 5
     9d4:	00 27       	eor	r16, r16
     9d6:	00 f9       	bld	r16, 0
     9d8:	10 e0       	ldi	r17, 0x00	; 0
     9da:	84 e0       	ldi	r24, 0x04	; 4
     9dc:	00 0f       	add	r16, r16
     9de:	11 1f       	adc	r17, r17
     9e0:	8a 95       	dec	r24
     9e2:	e1 f7       	brne	.-8      	; 0x9dc <__stack+0xdd>
     9e4:	0e 29       	or	r16, r14
     9e6:	36 fb       	bst	r19, 6
     9e8:	33 27       	eor	r19, r19
     9ea:	30 f9       	bld	r19, 0
     9ec:	c3 2f       	mov	r28, r19
     9ee:	80 e0       	ldi	r24, 0x00	; 0
     9f0:	d8 2f       	mov	r29, r24
     9f2:	93 e0       	ldi	r25, 0x03	; 3
     9f4:	cc 0f       	add	r28, r28
     9f6:	dd 1f       	adc	r29, r29
     9f8:	9a 95       	dec	r25
     9fa:	e1 f7       	brne	.-8      	; 0x9f4 <__stack+0xf5>
     9fc:	c0 2b       	or	r28, r16
     9fe:	24 fb       	bst	r18, 4
     a00:	88 24       	eor	r8, r8
     a02:	80 f8       	bld	r8, 0
     a04:	91 2c       	mov	r9, r1
     a06:	88 0c       	add	r8, r8
     a08:	99 1c       	adc	r9, r9
     a0a:	8c 2a       	or	r8, r28
     a0c:	80 92 f4 02 	sts	0x02F4, r8	; 0x8002f4 <transceiver_state>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a10:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a12:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     a14:	42 9a       	sbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a16:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a18:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a1a:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a1c:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a1e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a20:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a22:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a24:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a26:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a28:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a2a:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     a2c:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a2e:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a30:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a32:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a34:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a36:	8f bf       	out	0x3f, r24	; 63
                // DTR_nRE active would block uart from seeing RPU_END_TEST_MODE
                digitalWrite(DTR_DE, LOW); 
                digitalWrite(RX_nRE, HIGH);
                digitalWrite(RX_DE, LOW);

                test_mode_started = 0;
     a38:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
                test_mode = 1;
     a3c:	60 93 06 03 	sts	0x0306, r22	; 0x800306 <test_mode>
                return;
     a40:	e3 c0       	rjmp	.+454    	; 0xc08 <__stack+0x309>
            }
            if (input == RPU_END_TEST_MODE) 
     a42:	6e 3f       	cpi	r22, 0xFE	; 254
     a44:	09 f0       	breq	.+2      	; 0xa48 <__stack+0x149>
     a46:	76 c0       	rjmp	.+236    	; 0xb34 <__stack+0x235>
            {
                // recover transceiver controls
                digitalWrite(HOST_nRTS, ( (transceiver_state>>7) & 0x01) );
     a48:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a4c:	88 1f       	adc	r24, r24
     a4e:	88 27       	eor	r24, r24
     a50:	88 1f       	adc	r24, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a52:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a54:	f8 94       	cli
    {
        if (value_for_bit) 
     a56:	88 23       	and	r24, r24
     a58:	11 f0       	breq	.+4      	; 0xa5e <__stack+0x15f>
        {
            *register_addr |= 1 << bit_offset;
     a5a:	5b 9a       	sbi	0x0b, 3	; 11
     a5c:	01 c0       	rjmp	.+2      	; 0xa60 <__stack+0x161>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a5e:	5b 98       	cbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a60:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     a62:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a66:	86 fb       	bst	r24, 6
     a68:	88 27       	eor	r24, r24
     a6a:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a6c:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a6e:	f8 94       	cli
    {
        if (value_for_bit) 
     a70:	88 23       	and	r24, r24
     a72:	11 f0       	breq	.+4      	; 0xa78 <__stack+0x179>
        {
            *register_addr |= 1 << bit_offset;
     a74:	5a 9a       	sbi	0x0b, 2	; 11
     a76:	01 c0       	rjmp	.+2      	; 0xa7a <__stack+0x17b>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a78:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a7a:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     a7c:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a80:	85 fb       	bst	r24, 5
     a82:	88 27       	eor	r24, r24
     a84:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a86:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a88:	f8 94       	cli
    {
        if (value_for_bit) 
     a8a:	88 23       	and	r24, r24
     a8c:	11 f0       	breq	.+4      	; 0xa92 <__stack+0x193>
        {
            *register_addr |= 1 << bit_offset;
     a8e:	42 9a       	sbi	0x08, 2	; 8
     a90:	01 c0       	rjmp	.+2      	; 0xa94 <__stack+0x195>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     a92:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a94:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     a96:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     a9a:	82 95       	swap	r24
     a9c:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     a9e:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     aa0:	f8 94       	cli
    {
        if (value_for_bit) 
     aa2:	88 23       	and	r24, r24
     aa4:	11 f0       	breq	.+4      	; 0xaaa <__stack+0x1ab>
        {
            *register_addr |= 1 << bit_offset;
     aa6:	5d 9a       	sbi	0x0b, 5	; 11
     aa8:	01 c0       	rjmp	.+2      	; 0xaac <__stack+0x1ad>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     aaa:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     aac:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     aae:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     ab2:	83 fb       	bst	r24, 3
     ab4:	88 27       	eor	r24, r24
     ab6:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ab8:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     aba:	f8 94       	cli
    {
        if (value_for_bit) 
     abc:	88 23       	and	r24, r24
     abe:	11 f0       	breq	.+4      	; 0xac4 <__stack+0x1c5>
        {
            *register_addr |= 1 << bit_offset;
     ac0:	5e 9a       	sbi	0x0b, 6	; 11
     ac2:	01 c0       	rjmp	.+2      	; 0xac6 <__stack+0x1c7>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ac4:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ac6:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ac8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     aca:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     acc:	59 9a       	sbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ace:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ad0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ad2:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ad4:	51 98       	cbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ad6:	8f bf       	out	0x3f, r24	; 63
                // DTR_nRE is always active... but
                digitalWrite(DTR_nRE, ( (transceiver_state>>3) & 0x01) );
                // the I2C command fnEndTestMode() sets the DTR_TXD pin and turns on the UART... but
                digitalWrite(DTR_TXD,HIGH); // strong pullup
                pinMode(DTR_TXD,INPUT); // the DTR pair driver will see a weak pullup when UART starts
                UCSR0B |= (1<<RXEN0)|(1<<TXEN0); // turn on UART
     ad8:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     adc:	88 61       	ori	r24, 0x18	; 24
     ade:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     ae2:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     ae6:	82 fb       	bst	r24, 2
     ae8:	88 27       	eor	r24, r24
     aea:	80 f9       	bld	r24, 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     aec:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     aee:	f8 94       	cli
    {
        if (value_for_bit) 
     af0:	88 23       	and	r24, r24
     af2:	11 f0       	breq	.+4      	; 0xaf8 <__stack+0x1f9>
        {
            *register_addr |= 1 << bit_offset;
     af4:	5f 9a       	sbi	0x0b, 7	; 11
     af6:	01 c0       	rjmp	.+2      	; 0xafa <__stack+0x1fb>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     af8:	5f 98       	cbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     afa:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     afc:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b00:	86 95       	lsr	r24
     b02:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b04:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b06:	f8 94       	cli
    {
        if (value_for_bit) 
     b08:	88 23       	and	r24, r24
     b0a:	11 f0       	breq	.+4      	; 0xb10 <__stack+0x211>
        {
            *register_addr |= 1 << bit_offset;
     b0c:	5c 9a       	sbi	0x0b, 4	; 11
     b0e:	01 c0       	rjmp	.+2      	; 0xb12 <__stack+0x213>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b10:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b12:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     b14:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
     b18:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b1a:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b1c:	f8 94       	cli
    {
        if (value_for_bit) 
     b1e:	88 23       	and	r24, r24
     b20:	11 f0       	breq	.+4      	; 0xb26 <__stack+0x227>
        {
            *register_addr |= 1 << bit_offset;
     b22:	43 9a       	sbi	0x08, 3	; 8
     b24:	01 c0       	rjmp	.+2      	; 0xb28 <__stack+0x229>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b26:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b28:	9f bf       	out	0x3f, r25	; 63
                digitalWrite(DTR_DE, ( (transceiver_state>>2) & 0x01) );
                digitalWrite(RX_nRE, ( (transceiver_state>>1) & 0x01) );
                digitalWrite(RX_DE, ( (transceiver_state) & 0x01) );

                test_mode_started = 0;
     b2a:	10 92 ed 02 	sts	0x02ED, r1	; 0x8002ed <test_mode_started>
                test_mode = 0;
     b2e:	10 92 06 03 	sts	0x0306, r1	; 0x800306 <test_mode>
                return;
     b32:	6a c0       	rjmp	.+212    	; 0xc08 <__stack+0x309>
            }
            if (input == rpu_address) // that is my local address
     b34:	80 91 02 03 	lds	r24, 0x0302	; 0x800302 <rpu_address>
     b38:	68 13       	cpse	r22, r24
     b3a:	2a c0       	rjmp	.+84     	; 0xb90 <__stack+0x291>
            {
                connect_bootload_mode();
     b3c:	0e 94 b4 01 	call	0x368	; 0x368 <connect_bootload_mode>

                // start the bootloader
                bootloader_started = 1;
     b40:	81 e0       	ldi	r24, 0x01	; 1
     b42:	80 93 ef 02 	sts	0x02EF, r24	; 0x8002ef <bootloader_started>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b46:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b48:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     b4a:	2a 98       	cbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b4c:	8f bf       	out	0x3f, r24	; 63
     b4e:	8f e5       	ldi	r24, 0x5F	; 95
     b50:	9a ee       	ldi	r25, 0xEA	; 234
     b52:	01 97       	sbiw	r24, 0x01	; 1
     b54:	f1 f7       	brne	.-4      	; 0xb52 <__stack+0x253>
     b56:	00 c0       	rjmp	.+0      	; 0xb58 <__stack+0x259>
     b58:	00 00       	nop
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     b5a:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b5c:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     b5e:	2a 9a       	sbi	0x05, 2	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b60:	8f bf       	out	0x3f, r24	; 63
                digitalWrite(MGR_nSS, LOW);   // nSS goes through a open collector buffer to nRESET
                _delay_ms(20);  // hold reset low for a short time 
                digitalWrite(MGR_nSS, HIGH); // this will release the buffer with open colllector on MCU nRESET.
                local_mcu_is_rpu_aware = 0; // after a reset it may be loaded with new software
     b62:	10 92 f6 02 	sts	0x02F6, r1	; 0x8002f6 <local_mcu_is_rpu_aware>
                blink_started_at = millis();
     b66:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     b6a:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     b6e:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     b72:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     b76:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>
                bootloader_started_at = millis();
     b7a:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     b7e:	60 93 e5 02 	sts	0x02E5, r22	; 0x8002e5 <bootloader_started_at>
     b82:	70 93 e6 02 	sts	0x02E6, r23	; 0x8002e6 <bootloader_started_at+0x1>
     b86:	80 93 e7 02 	sts	0x02E7, r24	; 0x8002e7 <bootloader_started_at+0x2>
     b8a:	90 93 e8 02 	sts	0x02E8, r25	; 0x8002e8 <bootloader_started_at+0x3>
                return;
     b8e:	3c c0       	rjmp	.+120    	; 0xc08 <__stack+0x309>
            }
            if (input <= 0x7F) // values > 0x80 are for a host disconnect e.g. the bitwise negation of an RPU_ADDRESS
     b90:	67 fd       	sbrc	r22, 7
     b92:	1e c0       	rjmp	.+60     	; 0xbd0 <__stack+0x2d1>
            {  
                lockout_active =1;
     b94:	81 e0       	ldi	r24, 0x01	; 1
     b96:	80 93 ee 02 	sts	0x02EE, r24	; 0x8002ee <lockout_active>
                bootloader_started = 0;
     b9a:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
                host_active =0;
     b9e:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>

                connect_lockout_mode();
     ba2:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <connect_lockout_mode>

                lockout_started_at = millis();
     ba6:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     baa:	60 93 e9 02 	sts	0x02E9, r22	; 0x8002e9 <lockout_started_at>
     bae:	70 93 ea 02 	sts	0x02EA, r23	; 0x8002ea <lockout_started_at+0x1>
     bb2:	80 93 eb 02 	sts	0x02EB, r24	; 0x8002eb <lockout_started_at+0x2>
     bb6:	90 93 ec 02 	sts	0x02EC, r25	; 0x8002ec <lockout_started_at+0x3>
                blink_started_at = millis();
     bba:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     bbe:	60 93 f8 02 	sts	0x02F8, r22	; 0x8002f8 <blink_started_at>
     bc2:	70 93 f9 02 	sts	0x02F9, r23	; 0x8002f9 <blink_started_at+0x1>
     bc6:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <blink_started_at+0x2>
     bca:	90 93 fb 02 	sts	0x02FB, r25	; 0x8002fb <blink_started_at+0x3>
                return;
     bce:	1c c0       	rjmp	.+56     	; 0xc08 <__stack+0x309>
            }
            if (input > 0x7F) // RPU_HOST_DISCONNECT is the bitwise negation of an RPU_ADDRESS it will be > 0x80 (seen as a uint8_t)
            { 
                host_is_foreign = 0;
     bd0:	10 92 f7 02 	sts	0x02F7, r1	; 0x8002f7 <host_is_foreign>
                lockout_active =0;
     bd4:	10 92 ee 02 	sts	0x02EE, r1	; 0x8002ee <lockout_active>
                host_active =0;
     bd8:	10 92 03 03 	sts	0x0303, r1	; 0x800303 <host_active>
                bootloader_started = 0;
     bdc:	10 92 ef 02 	sts	0x02EF, r1	; 0x8002ef <bootloader_started>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     be0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     be2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     be4:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     be6:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     be8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     bea:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     bec:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     bee:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     bf0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     bf2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     bf4:	5c 9a       	sbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     bf6:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     bf8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     bfa:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     bfc:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     bfe:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     c00:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     c02:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     c04:	42 9a       	sbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     c06:	8f bf       	out	0x3f, r24	; 63
            }
            // nothing can get past this point.
            return;
        }
    }
     c08:	df 91       	pop	r29
     c0a:	cf 91       	pop	r28
     c0c:	1f 91       	pop	r17
     c0e:	0f 91       	pop	r16
     c10:	ff 90       	pop	r15
     c12:	ef 90       	pop	r14
     c14:	df 90       	pop	r13
     c16:	cf 90       	pop	r12
     c18:	bf 90       	pop	r11
     c1a:	af 90       	pop	r10
     c1c:	9f 90       	pop	r9
     c1e:	8f 90       	pop	r8
     c20:	7f 90       	pop	r7
     c22:	6f 90       	pop	r6
     c24:	5f 90       	pop	r5
     c26:	4f 90       	pop	r4
     c28:	08 95       	ret

00000c2a <fnWtMgrAddr>:
}

// I2C_COMMAND_TO_SET_RPU_ADDRESS
void fnWtMgrAddr(uint8_t* i2cBuffer)
{
    rpu_address = i2cBuffer[1];
     c2a:	fc 01       	movw	r30, r24
     c2c:	81 81       	ldd	r24, Z+1	; 0x01
     c2e:	80 93 02 03 	sts	0x0302, r24	; 0x800302 <rpu_address>
    write_rpu_address_to_eeprom = 1;
     c32:	81 e0       	ldi	r24, 0x01	; 1
     c34:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
     c38:	08 95       	ret

00000c3a <fnRdBootldAddr>:

// I2C_COMMAND_TO_READ_ADDRESS_SENT_ON_ACTIVE_DTR
void fnRdBootldAddr(uint8_t* i2cBuffer)
{
    // replace data[1] with address sent when HOST_nRTS toggles
    i2cBuffer[1] = bootloader_address;
     c3a:	20 91 01 03 	lds	r18, 0x0301	; 0x800301 <bootloader_address>
     c3e:	fc 01       	movw	r30, r24
     c40:	21 83       	std	Z+1, r18	; 0x01
     c42:	08 95       	ret

00000c44 <fnWtBootldAddr>:

// I2C_COMMAND_TO_SET_ADDRESS_SENT_ON_ACTIVE_DTR
void fnWtBootldAddr(uint8_t* i2cBuffer)
{
    // set the byte that is sent when HOST_nRTS toggles
    bootloader_address = i2cBuffer[1];
     c44:	fc 01       	movw	r30, r24
     c46:	81 81       	ldd	r24, Z+1	; 0x01
     c48:	80 93 01 03 	sts	0x0301, r24	; 0x800301 <bootloader_address>
     c4c:	08 95       	ret

00000c4e <fnRdShtdnDtct>:

// I2C_COMMAND_TO_READ_SW_SHUTDOWN_DETECTED
void fnRdShtdnDtct(uint8_t* i2cBuffer)
{
    // when ICP1 pin is pulled  down the host (e.g. R-Pi Zero) should be set up to hault
    i2cBuffer[1] = shutdown_detected;
     c4e:	20 91 f3 02 	lds	r18, 0x02F3	; 0x8002f3 <shutdown_detected>
     c52:	fc 01       	movw	r30, r24
     c54:	21 83       	std	Z+1, r18	; 0x01
    // reading clears this flag that was set in check_shutdown() but it is up to the I2C master to do somthing about it.
    shutdown_detected = 0;
     c56:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
     c5a:	08 95       	ret

00000c5c <fnRdStatus>:
}

// I2C_COMMAND_TO_READ_STATUS
void fnRdStatus(uint8_t* i2cBuffer)
{
    i2cBuffer[1] = status_byt;
     c5c:	20 91 f0 02 	lds	r18, 0x02F0	; 0x8002f0 <status_byt>
     c60:	fc 01       	movw	r30, r24
     c62:	21 83       	std	Z+1, r18	; 0x01
     c64:	08 95       	ret

00000c66 <fnWtStatus>:
}

// I2C_COMMAND_TO_SET_STATUS
void fnWtStatus(uint8_t* i2cBuffer)
{
    status_byt = i2cBuffer[1];
     c66:	fc 01       	movw	r30, r24
     c68:	81 81       	ldd	r24, Z+1	; 0x01
     c6a:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
     c6e:	08 95       	ret

00000c70 <fnRdArduinMode>:
}

// I2C command to read arduino_mode
void fnRdArduinMode(uint8_t* i2cBuffer)
{
    i2cBuffer[1] = arduino_mode;
     c70:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <arduino_mode>
     c74:	fc 01       	movw	r30, r24
     c76:	21 83       	std	Z+1, r18	; 0x01
     c78:	08 95       	ret

00000c7a <fnRdTimedAccumAltI>:
    i2cBuffer[2] =  adc_buffer & 0xFF; 
}

// I2C command to read timed accumulation of analog channel ALT_I
void fnRdTimedAccumAltI(uint8_t* i2cBuffer)
{
     c7a:	fc 01       	movw	r30, r24
    // there are four bytes in the unsigned long accumulate_alt_ti
    i2cBuffer[1] =  (accumulate_alt_ti>>24) & 0xFF; // high byte. Mask is for clarity, the compiler should optimize it out
     c7c:	80 91 74 03 	lds	r24, 0x0374	; 0x800374 <accumulate_alt_ti+0x3>
     c80:	81 83       	std	Z+1, r24	; 0x01
    i2cBuffer[2] =  (accumulate_alt_ti>>16) & 0xFF;
     c82:	80 91 73 03 	lds	r24, 0x0373	; 0x800373 <accumulate_alt_ti+0x2>
     c86:	82 83       	std	Z+2, r24	; 0x02
    i2cBuffer[3] =  (accumulate_alt_ti>>8) & 0xFF;
     c88:	80 91 72 03 	lds	r24, 0x0372	; 0x800372 <accumulate_alt_ti+0x1>
     c8c:	83 83       	std	Z+3, r24	; 0x03
    i2cBuffer[4] =  accumulate_alt_ti & 0xFF; // low byte. Again Mask should optimize out
     c8e:	80 91 71 03 	lds	r24, 0x0371	; 0x800371 <accumulate_alt_ti>
     c92:	84 83       	std	Z+4, r24	; 0x04
     c94:	08 95       	ret

00000c96 <fnRdTimedAccumPwrI>:
}

// I2C command to read timed accumulation of analog channel PWR_I
void fnRdTimedAccumPwrI(uint8_t* i2cBuffer)
{
     c96:	fc 01       	movw	r30, r24
    // there are four bytes in the unsigned long accumulate_alt_ti
    i2cBuffer[1] =  (accumulate_pwr_ti>>24) & 0xFF;
     c98:	80 91 78 03 	lds	r24, 0x0378	; 0x800378 <accumulate_pwr_ti+0x3>
     c9c:	81 83       	std	Z+1, r24	; 0x01
    i2cBuffer[2] =  (accumulate_pwr_ti>>16) & 0xFF;
     c9e:	80 91 77 03 	lds	r24, 0x0377	; 0x800377 <accumulate_pwr_ti+0x2>
     ca2:	82 83       	std	Z+2, r24	; 0x02
    i2cBuffer[3] =  (accumulate_pwr_ti>>8) & 0xFF;
     ca4:	80 91 76 03 	lds	r24, 0x0376	; 0x800376 <accumulate_pwr_ti+0x1>
     ca8:	83 83       	std	Z+3, r24	; 0x03
    i2cBuffer[4] =  accumulate_pwr_ti & 0xFF;
     caa:	80 91 75 03 	lds	r24, 0x0375	; 0x800375 <accumulate_pwr_ti>
     cae:	84 83       	std	Z+4, r24	; 0x04
     cb0:	08 95       	ret

00000cb2 <fnNull>:
    }
}

/* Dummy function */
void fnNull(uint8_t* i2cBuffer)
{
     cb2:	08 95       	ret

00000cb4 <fnRdMgrAddr>:
  *    the manager broadcast the bootload address when the host serial is active (e.g., nRTS) 
  *    all managers lockout serial except the address to bootload and the host */

// I2C_COMMAND_TO_READ_RPU_ADDRESS and set RPU_NORMAL_MODE
void fnRdMgrAddr(uint8_t* i2cBuffer)
{
     cb4:	cf 93       	push	r28
    i2cBuffer[1] = rpu_address; // '1' is 0x31
     cb6:	20 91 02 03 	lds	r18, 0x0302	; 0x800302 <rpu_address>
     cba:	fc 01       	movw	r30, r24
     cbc:	21 83       	std	Z+1, r18	; 0x01
    local_mcu_is_rpu_aware =1; 
     cbe:	c1 e0       	ldi	r28, 0x01	; 1
     cc0:	c0 93 f6 02 	sts	0x02F6, r28	; 0x8002f6 <local_mcu_is_rpu_aware>
    
    // end the local mcu lockout. 
    if (localhost_active) 
     cc4:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <localhost_active>
     cc8:	88 23       	and	r24, r24
     cca:	b1 f1       	breq	.+108    	; 0xd38 <fnRdMgrAddr+0x84>
    {
        // If the local host is active then broadcast on DTR pair
        uart_started_at = millis();
     ccc:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     cd0:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
     cd4:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
     cd8:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
     cdc:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
        uart_output = RPU_NORMAL_MODE;
     ce0:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>
        printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
     ce4:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     ce8:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     cec:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     cf0:	30 e0       	ldi	r19, 0x00	; 0
     cf2:	20 95       	com	r18
     cf4:	30 95       	com	r19
     cf6:	2a 70       	andi	r18, 0x0A	; 10
     cf8:	33 27       	eor	r19, r19
     cfa:	64 e0       	ldi	r22, 0x04	; 4
     cfc:	22 0f       	add	r18, r18
     cfe:	33 1f       	adc	r19, r19
     d00:	6a 95       	dec	r22
     d02:	e1 f7       	brne	.-8      	; 0xcfc <fnRdMgrAddr+0x48>
     d04:	89 2f       	mov	r24, r25
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	80 95       	com	r24
     d0a:	90 95       	com	r25
     d0c:	80 75       	andi	r24, 0x50	; 80
     d0e:	99 27       	eor	r25, r25
     d10:	74 e0       	ldi	r23, 0x04	; 4
     d12:	95 95       	asr	r25
     d14:	87 95       	ror	r24
     d16:	7a 95       	dec	r23
     d18:	e1 f7       	brne	.-8      	; 0xd12 <fnRdMgrAddr+0x5e>
     d1a:	82 2b       	or	r24, r18
     d1c:	93 2b       	or	r25, r19
     d1e:	9f 93       	push	r25
     d20:	8f 93       	push	r24
     d22:	1f 92       	push	r1
     d24:	4f 93       	push	r20
     d26:	86 e1       	ldi	r24, 0x16	; 22
     d28:	91 e0       	ldi	r25, 0x01	; 1
     d2a:	9f 93       	push	r25
     d2c:	8f 93       	push	r24
     d2e:	0e 94 9a 10 	call	0x2134	; 0x2134 <printf>
        uart_has_TTL = 1; // causes host_is_foreign to be false
     d32:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
     d36:	39 c0       	rjmp	.+114    	; 0xdaa <fnRdMgrAddr+0xf6>
    }
    else 
        if (bootloader_started)
     d38:	80 91 ef 02 	lds	r24, 0x02EF	; 0x8002ef <bootloader_started>
     d3c:	88 23       	and	r24, r24
     d3e:	e1 f1       	breq	.+120    	; 0xdb8 <fnRdMgrAddr+0x104>
        {
            // If the bootloader_started has not timed out yet broadcast on DTR pair
            uart_started_at = millis();
     d40:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     d44:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
     d48:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
     d4c:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
     d50:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_NORMAL_MODE;
     d54:	10 92 07 03 	sts	0x0307, r1	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
     d58:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
     d5c:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
     d60:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
     d64:	30 e0       	ldi	r19, 0x00	; 0
     d66:	20 95       	com	r18
     d68:	30 95       	com	r19
     d6a:	2a 70       	andi	r18, 0x0A	; 10
     d6c:	33 27       	eor	r19, r19
     d6e:	84 e0       	ldi	r24, 0x04	; 4
     d70:	22 0f       	add	r18, r18
     d72:	33 1f       	adc	r19, r19
     d74:	8a 95       	dec	r24
     d76:	e1 f7       	brne	.-8      	; 0xd70 <fnRdMgrAddr+0xbc>
     d78:	89 2f       	mov	r24, r25
     d7a:	90 e0       	ldi	r25, 0x00	; 0
     d7c:	80 95       	com	r24
     d7e:	90 95       	com	r25
     d80:	80 75       	andi	r24, 0x50	; 80
     d82:	99 27       	eor	r25, r25
     d84:	54 e0       	ldi	r21, 0x04	; 4
     d86:	95 95       	asr	r25
     d88:	87 95       	ror	r24
     d8a:	5a 95       	dec	r21
     d8c:	e1 f7       	brne	.-8      	; 0xd86 <fnRdMgrAddr+0xd2>
     d8e:	82 2b       	or	r24, r18
     d90:	93 2b       	or	r25, r19
     d92:	9f 93       	push	r25
     d94:	8f 93       	push	r24
     d96:	1f 92       	push	r1
     d98:	4f 93       	push	r20
     d9a:	86 e1       	ldi	r24, 0x16	; 22
     d9c:	91 e0       	ldi	r25, 0x01	; 1
     d9e:	9f 93       	push	r25
     da0:	8f 93       	push	r24
     da2:	0e 94 9a 10 	call	0x2134	; 0x2134 <printf>
            uart_has_TTL = 0; // causes host_is_foreign to be true, so local DTR/RTS is not accepted
     da6:	10 92 05 03 	sts	0x0305, r1	; 0x800305 <uart_has_TTL>
     daa:	0f 90       	pop	r0
     dac:	0f 90       	pop	r0
     dae:	0f 90       	pop	r0
     db0:	0f 90       	pop	r0
     db2:	0f 90       	pop	r0
     db4:	0f 90       	pop	r0
     db6:	20 c0       	rjmp	.+64     	; 0xdf8 <fnRdMgrAddr+0x144>
        } 
        else
        {
            lockout_started_at = millis() - LOCKOUT_DELAY;
     db8:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     dbc:	dc 01       	movw	r26, r24
     dbe:	cb 01       	movw	r24, r22
     dc0:	80 5c       	subi	r24, 0xC0	; 192
     dc2:	94 4d       	sbci	r25, 0xD4	; 212
     dc4:	a1 40       	sbci	r26, 0x01	; 1
     dc6:	b1 09       	sbc	r27, r1
     dc8:	80 93 e9 02 	sts	0x02E9, r24	; 0x8002e9 <lockout_started_at>
     dcc:	90 93 ea 02 	sts	0x02EA, r25	; 0x8002ea <lockout_started_at+0x1>
     dd0:	a0 93 eb 02 	sts	0x02EB, r26	; 0x8002eb <lockout_started_at+0x2>
     dd4:	b0 93 ec 02 	sts	0x02EC, r27	; 0x8002ec <lockout_started_at+0x3>
            bootloader_started_at = millis() - BOOTLOADER_ACTIVE;
     dd8:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
     ddc:	dc 01       	movw	r26, r24
     dde:	cb 01       	movw	r24, r22
     de0:	88 53       	subi	r24, 0x38	; 56
     de2:	91 4c       	sbci	r25, 0xC1	; 193
     de4:	a1 40       	sbci	r26, 0x01	; 1
     de6:	b1 09       	sbc	r27, r1
     de8:	80 93 e5 02 	sts	0x02E5, r24	; 0x8002e5 <bootloader_started_at>
     dec:	90 93 e6 02 	sts	0x02E6, r25	; 0x8002e6 <bootloader_started_at+0x1>
     df0:	a0 93 e7 02 	sts	0x02E7, r26	; 0x8002e7 <bootloader_started_at+0x2>
     df4:	b0 93 e8 02 	sts	0x02E8, r27	; 0x8002e8 <bootloader_started_at+0x3>
        }
}
     df8:	cf 91       	pop	r28
     dfa:	08 95       	ret

00000dfc <fnRdAdcAltI>:
/********* POWER MANAGER ***********
  *  for ALT_I, ALT_V, PWR_I, PWR_V reading     */

// I2C command to read analog channel 0
void fnRdAdcAltI(uint8_t* i2cBuffer)
{
     dfc:	cf 93       	push	r28
     dfe:	df 93       	push	r29
     e00:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(ALT_I);
     e02:	80 e0       	ldi	r24, 0x00	; 0
     e04:	0e 94 51 0c 	call	0x18a2	; 0x18a2 <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF; // high byte. Mask is for clarity, the compiler should optimize it out
     e08:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF; // low byte. Again Mask should optimize out
     e0a:	8a 83       	std	Y+2, r24	; 0x02
}
     e0c:	df 91       	pop	r29
     e0e:	cf 91       	pop	r28
     e10:	08 95       	ret

00000e12 <fnRdAdcAltV>:

// I2C command to read analog channel 1
void fnRdAdcAltV(uint8_t* i2cBuffer)
{
     e12:	cf 93       	push	r28
     e14:	df 93       	push	r29
     e16:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(ALT_V);
     e18:	81 e0       	ldi	r24, 0x01	; 1
     e1a:	0e 94 51 0c 	call	0x18a2	; 0x18a2 <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF;
     e1e:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF;
     e20:	8a 83       	std	Y+2, r24	; 0x02
}
     e22:	df 91       	pop	r29
     e24:	cf 91       	pop	r28
     e26:	08 95       	ret

00000e28 <fnRdAdcPwrI>:

// I2C command to read analog channel 6
void fnRdAdcPwrI(uint8_t* i2cBuffer)
{
     e28:	cf 93       	push	r28
     e2a:	df 93       	push	r29
     e2c:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(PWR_I);
     e2e:	86 e0       	ldi	r24, 0x06	; 6
     e30:	0e 94 51 0c 	call	0x18a2	; 0x18a2 <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF;
     e34:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF;
     e36:	8a 83       	std	Y+2, r24	; 0x02
}
     e38:	df 91       	pop	r29
     e3a:	cf 91       	pop	r28
     e3c:	08 95       	ret

00000e3e <fnRdAdcPwrV>:

// I2C command to read analog channel 7
void fnRdAdcPwrV(uint8_t* i2cBuffer)
{
     e3e:	cf 93       	push	r28
     e40:	df 93       	push	r29
     e42:	ec 01       	movw	r28, r24
    uint16_t adc_buffer = analogRead(PWR_V);
     e44:	87 e0       	ldi	r24, 0x07	; 7
     e46:	0e 94 51 0c 	call	0x18a2	; 0x18a2 <analogRead>
    i2cBuffer[1] =  (adc_buffer>>8) & 0xFF;
     e4a:	99 83       	std	Y+1, r25	; 0x01
    i2cBuffer[2] =  adc_buffer & 0xFF; 
     e4c:	8a 83       	std	Y+2, r24	; 0x02
}
     e4e:	df 91       	pop	r29
     e50:	cf 91       	pop	r28
     e52:	08 95       	ret

00000e54 <fnRdXcvrCntlInTestMode>:
    }
}

// I2C command to read transceiver control bits
void fnRdXcvrCntlInTestMode(uint8_t* i2cBuffer)
{
     e54:	7f 92       	push	r7
     e56:	8f 92       	push	r8
     e58:	9f 92       	push	r9
     e5a:	af 92       	push	r10
     e5c:	bf 92       	push	r11
     e5e:	cf 92       	push	r12
     e60:	df 92       	push	r13
     e62:	ef 92       	push	r14
     e64:	ff 92       	push	r15
     e66:	0f 93       	push	r16
     e68:	1f 93       	push	r17
     e6a:	cf 93       	push	r28
     e6c:	df 93       	push	r29
    if (test_mode)
     e6e:	e0 91 06 03 	lds	r30, 0x0306	; 0x800306 <test_mode>
     e72:	ee 23       	and	r30, r30
     e74:	09 f4       	brne	.+2      	; 0xe78 <fnRdXcvrCntlInTestMode+0x24>
     e76:	55 c0       	rjmp	.+170    	; 0xf22 <fnRdXcvrCntlInTestMode+0xce>
static inline __attribute__((always_inline))
bool digitalRead(uint8_t pin_num) 
{
    if (!badPin(pin_num)) 
    {
        return (*pinMap[pin_num].pin >> pinMap[pin_num].bit) & 1;
     e78:	e9 b1       	in	r30, 0x09	; 9
     e7a:	b9 b1       	in	r27, 0x09	; 9
     e7c:	f6 b1       	in	r31, 0x06	; 6
     e7e:	79 b0       	in	r7, 0x09	; 9
     e80:	a9 b0       	in	r10, 0x09	; 9
     e82:	09 b1       	in	r16, 0x09	; 9
     e84:	b9 b0       	in	r11, 0x09	; 9
     e86:	c6 b1       	in	r28, 0x06	; 6
    {
        i2cBuffer[1] = ( (digitalRead(HOST_nRTS)<<7) | (digitalRead(HOST_nCTS)<<6) | (digitalRead(TX_nRE)<<5) | (digitalRead(TX_DE)<<4) | (digitalRead(DTR_nRE)<<3) | (digitalRead(DTR_DE)<<2) | (digitalRead(RX_nRE)<<1) | (digitalRead(RX_DE)) ); 
     e88:	10 e0       	ldi	r17, 0x00	; 0
     e8a:	00 0f       	add	r16, r16
     e8c:	01 2f       	mov	r16, r17
     e8e:	00 1f       	adc	r16, r16
     e90:	11 0b       	sbc	r17, r17
     e92:	00 0f       	add	r16, r16
     e94:	11 1f       	adc	r17, r17
     e96:	00 0f       	add	r16, r16
     e98:	11 1f       	adc	r17, r17
     e9a:	c3 fb       	bst	r28, 3
     e9c:	cc 27       	eor	r28, r28
     e9e:	c0 f9       	bld	r28, 0
     ea0:	ac 2f       	mov	r26, r28
     ea2:	a0 2b       	or	r26, r16
     ea4:	e3 fb       	bst	r30, 3
     ea6:	88 24       	eor	r8, r8
     ea8:	80 f8       	bld	r8, 0
     eaa:	91 2c       	mov	r9, r1
     eac:	e4 01       	movw	r28, r8
     eae:	d6 95       	lsr	r29
     eb0:	dc 2f       	mov	r29, r28
     eb2:	cc 27       	eor	r28, r28
     eb4:	d7 95       	ror	r29
     eb6:	c7 95       	ror	r28
     eb8:	ca 2b       	or	r28, r26
     eba:	b2 fb       	bst	r27, 2
     ebc:	cc 24       	eor	r12, r12
     ebe:	c0 f8       	bld	r12, 0
     ec0:	d1 2c       	mov	r13, r1
     ec2:	d6 01       	movw	r26, r12
     ec4:	56 e0       	ldi	r21, 0x06	; 6
     ec6:	aa 0f       	add	r26, r26
     ec8:	bb 1f       	adc	r27, r27
     eca:	5a 95       	dec	r21
     ecc:	e1 f7       	brne	.-8      	; 0xec6 <fnRdXcvrCntlInTestMode+0x72>
     ece:	ac 2b       	or	r26, r28
     ed0:	f2 fb       	bst	r31, 2
     ed2:	ee 24       	eor	r14, r14
     ed4:	e0 f8       	bld	r14, 0
     ed6:	f1 2c       	mov	r15, r1
     ed8:	f7 01       	movw	r30, r14
     eda:	65 e0       	ldi	r22, 0x05	; 5
     edc:	ee 0f       	add	r30, r30
     ede:	ff 1f       	adc	r31, r31
     ee0:	6a 95       	dec	r22
     ee2:	e1 f7       	brne	.-8      	; 0xedc <fnRdXcvrCntlInTestMode+0x88>
     ee4:	ea 2b       	or	r30, r26
     ee6:	75 fa       	bst	r7, 5
     ee8:	66 27       	eor	r22, r22
     eea:	60 f9       	bld	r22, 0
     eec:	70 e0       	ldi	r23, 0x00	; 0
     eee:	f4 e0       	ldi	r31, 0x04	; 4
     ef0:	66 0f       	add	r22, r22
     ef2:	77 1f       	adc	r23, r23
     ef4:	fa 95       	dec	r31
     ef6:	e1 f7       	brne	.-8      	; 0xef0 <fnRdXcvrCntlInTestMode+0x9c>
     ef8:	6e 2b       	or	r22, r30
     efa:	a6 fa       	bst	r10, 6
     efc:	44 27       	eor	r20, r20
     efe:	40 f9       	bld	r20, 0
     f00:	50 e0       	ldi	r21, 0x00	; 0
     f02:	a3 e0       	ldi	r26, 0x03	; 3
     f04:	44 0f       	add	r20, r20
     f06:	55 1f       	adc	r21, r21
     f08:	aa 95       	dec	r26
     f0a:	e1 f7       	brne	.-8      	; 0xf04 <fnRdXcvrCntlInTestMode+0xb0>
     f0c:	46 2b       	or	r20, r22
     f0e:	b4 fa       	bst	r11, 4
     f10:	22 27       	eor	r18, r18
     f12:	20 f9       	bld	r18, 0
     f14:	30 e0       	ldi	r19, 0x00	; 0
     f16:	22 0f       	add	r18, r18
     f18:	33 1f       	adc	r19, r19
     f1a:	24 2b       	or	r18, r20
     f1c:	fc 01       	movw	r30, r24
     f1e:	21 83       	std	Z+1, r18	; 0x01
     f20:	02 c0       	rjmp	.+4      	; 0xf26 <fnRdXcvrCntlInTestMode+0xd2>
    }
    else 
    {
        i2cBuffer[1] = 0; 
     f22:	fc 01       	movw	r30, r24
     f24:	11 82       	std	Z+1, r1	; 0x01
    }
}
     f26:	df 91       	pop	r29
     f28:	cf 91       	pop	r28
     f2a:	1f 91       	pop	r17
     f2c:	0f 91       	pop	r16
     f2e:	ff 90       	pop	r15
     f30:	ef 90       	pop	r14
     f32:	df 90       	pop	r13
     f34:	cf 90       	pop	r12
     f36:	bf 90       	pop	r11
     f38:	af 90       	pop	r10
     f3a:	9f 90       	pop	r9
     f3c:	8f 90       	pop	r8
     f3e:	7f 90       	pop	r7
     f40:	08 95       	ret

00000f42 <fnWtXcvrCntlInTestMode>:

// I2C command to write transceiver control bits
void fnWtXcvrCntlInTestMode(uint8_t* i2cBuffer)
{
     f42:	cf 93       	push	r28
     f44:	df 93       	push	r29
     f46:	fc 01       	movw	r30, r24
    if (test_mode)
     f48:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
     f4c:	88 23       	and	r24, r24
     f4e:	09 f4       	brne	.+2      	; 0xf52 <fnWtXcvrCntlInTestMode+0x10>
     f50:	6e c0       	rjmp	.+220    	; 0x102e <fnWtXcvrCntlInTestMode+0xec>
    {
        // mask the needed bit and shift it to position zero so digitalWrite can move it to where it needs to go.
        digitalWrite(HOST_nRTS, ( (i2cBuffer[1] & (1<<7))>>7 ) );
     f52:	81 81       	ldd	r24, Z+1	; 0x01
     f54:	88 1f       	adc	r24, r24
     f56:	88 27       	eor	r24, r24
     f58:	88 1f       	adc	r24, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     f5a:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f5c:	f8 94       	cli
    {
        if (value_for_bit) 
     f5e:	88 23       	and	r24, r24
     f60:	11 f0       	breq	.+4      	; 0xf66 <fnWtXcvrCntlInTestMode+0x24>
        {
            *register_addr |= 1 << bit_offset;
     f62:	5b 9a       	sbi	0x0b, 3	; 11
     f64:	01 c0       	rjmp	.+2      	; 0xf68 <fnWtXcvrCntlInTestMode+0x26>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     f66:	5b 98       	cbi	0x0b, 3	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f68:	9f bf       	out	0x3f, r25	; 63
        digitalWrite(HOST_nCTS, ( (i2cBuffer[1] & (1<<6))>>6 ) );
     f6a:	81 81       	ldd	r24, Z+1	; 0x01
     f6c:	86 fb       	bst	r24, 6
     f6e:	88 27       	eor	r24, r24
     f70:	80 f9       	bld	r24, 0
     f72:	c8 2f       	mov	r28, r24
     f74:	80 e0       	ldi	r24, 0x00	; 0
     f76:	d8 2f       	mov	r29, r24
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     f78:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f7a:	f8 94       	cli
    {
        if (value_for_bit) 
     f7c:	cd 2b       	or	r28, r29
     f7e:	11 f0       	breq	.+4      	; 0xf84 <fnWtXcvrCntlInTestMode+0x42>
        {
            *register_addr |= 1 << bit_offset;
     f80:	5a 9a       	sbi	0x0b, 2	; 11
     f82:	01 c0       	rjmp	.+2      	; 0xf86 <fnWtXcvrCntlInTestMode+0x44>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     f84:	5a 98       	cbi	0x0b, 2	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f86:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(TX_nRE, ( (i2cBuffer[1] & (1<<5))>>5 ) );
     f88:	81 81       	ldd	r24, Z+1	; 0x01
     f8a:	85 fb       	bst	r24, 5
     f8c:	aa 27       	eor	r26, r26
     f8e:	a0 f9       	bld	r26, 0
     f90:	b0 e0       	ldi	r27, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     f92:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f94:	f8 94       	cli
    {
        if (value_for_bit) 
     f96:	ab 2b       	or	r26, r27
     f98:	11 f0       	breq	.+4      	; 0xf9e <fnWtXcvrCntlInTestMode+0x5c>
        {
            *register_addr |= 1 << bit_offset;
     f9a:	42 9a       	sbi	0x08, 2	; 8
     f9c:	01 c0       	rjmp	.+2      	; 0xfa0 <fnWtXcvrCntlInTestMode+0x5e>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     f9e:	42 98       	cbi	0x08, 2	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     fa0:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(TX_DE, ( (i2cBuffer[1] & (1<<4))>>4 ) );
     fa2:	81 81       	ldd	r24, Z+1	; 0x01
     fa4:	84 fb       	bst	r24, 4
     fa6:	66 27       	eor	r22, r22
     fa8:	60 f9       	bld	r22, 0
     faa:	70 e0       	ldi	r23, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     fac:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     fae:	f8 94       	cli
    {
        if (value_for_bit) 
     fb0:	67 2b       	or	r22, r23
     fb2:	11 f0       	breq	.+4      	; 0xfb8 <fnWtXcvrCntlInTestMode+0x76>
        {
            *register_addr |= 1 << bit_offset;
     fb4:	5d 9a       	sbi	0x0b, 5	; 11
     fb6:	01 c0       	rjmp	.+2      	; 0xfba <fnWtXcvrCntlInTestMode+0x78>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     fb8:	5d 98       	cbi	0x0b, 5	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     fba:	8f bf       	out	0x3f, r24	; 63
        digitalWrite(DTR_nRE, ( (i2cBuffer[1] & (1<<3))>>3 ) ); // setting this will blind others state change but I need it for testing
     fbc:	81 81       	ldd	r24, Z+1	; 0x01
     fbe:	83 fb       	bst	r24, 3
     fc0:	44 27       	eor	r20, r20
     fc2:	40 f9       	bld	r20, 0
     fc4:	50 e0       	ldi	r21, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     fc6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     fc8:	f8 94       	cli
    {
        if (value_for_bit) 
     fca:	45 2b       	or	r20, r21
     fcc:	11 f0       	breq	.+4      	; 0xfd2 <fnWtXcvrCntlInTestMode+0x90>
        {
            *register_addr |= 1 << bit_offset;
     fce:	5e 9a       	sbi	0x0b, 6	; 11
     fd0:	01 c0       	rjmp	.+2      	; 0xfd4 <fnWtXcvrCntlInTestMode+0x92>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     fd2:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     fd4:	8f bf       	out	0x3f, r24	; 63
        if ( (i2cBuffer[1] & (1<<2))>>2 ) // enabling the dtr driver in testmode needs to cause a transcever load on the dtr pair
     fd6:	81 81       	ldd	r24, Z+1	; 0x01
     fd8:	82 ff       	sbrs	r24, 2
     fda:	11 c0       	rjmp	.+34     	; 0xffe <fnWtXcvrCntlInTestMode+0xbc>
        {
            UCSR0B &= ~( (1<<RXEN0)|(1<<TXEN0) ); // turn off UART 
     fdc:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
     fe0:	87 7e       	andi	r24, 0xE7	; 231
     fe2:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     fe6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     fe8:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     fea:	51 9a       	sbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     fec:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     fee:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ff0:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
     ff2:	59 98       	cbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ff4:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
     ff6:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     ff8:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
     ffa:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     ffc:	8f bf       	out	0x3f, r24	; 63
            pinMode(DTR_TXD,OUTPUT);
            digitalWrite(DTR_TXD,LOW); // the DTR pair will be driven and load the transceiver 
            digitalWrite(DTR_DE,  1); 
        }
        digitalWrite(RX_nRE, ( (i2cBuffer[1] & (1<<1))>>1 ) );
     ffe:	81 81       	ldd	r24, Z+1	; 0x01
    1000:	81 fb       	bst	r24, 1
    1002:	22 27       	eor	r18, r18
    1004:	20 f9       	bld	r18, 0
    1006:	30 e0       	ldi	r19, 0x00	; 0
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1008:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    100a:	f8 94       	cli
    {
        if (value_for_bit) 
    100c:	23 2b       	or	r18, r19
    100e:	11 f0       	breq	.+4      	; 0x1014 <fnWtXcvrCntlInTestMode+0xd2>
        {
            *register_addr |= 1 << bit_offset;
    1010:	5c 9a       	sbi	0x0b, 4	; 11
    1012:	01 c0       	rjmp	.+2      	; 0x1016 <fnWtXcvrCntlInTestMode+0xd4>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1014:	5c 98       	cbi	0x0b, 4	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1016:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
    1018:	81 81       	ldd	r24, Z+1	; 0x01
    101a:	81 70       	andi	r24, 0x01	; 1
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    101c:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    101e:	f8 94       	cli
    {
        if (value_for_bit) 
    1020:	88 23       	and	r24, r24
    1022:	11 f0       	breq	.+4      	; 0x1028 <fnWtXcvrCntlInTestMode+0xe6>
        {
            *register_addr |= 1 << bit_offset;
    1024:	43 9a       	sbi	0x08, 3	; 8
    1026:	01 c0       	rjmp	.+2      	; 0x102a <fnWtXcvrCntlInTestMode+0xe8>
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1028:	43 98       	cbi	0x08, 3	; 8
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    102a:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
    102c:	01 c0       	rjmp	.+2      	; 0x1030 <fnWtXcvrCntlInTestMode+0xee>
        digitalWrite(RX_DE,  (i2cBuffer[1] & 1) );
    }
    else 
    {
        i2cBuffer[1] = 0; 
    102e:	11 82       	std	Z+1, r1	; 0x01
    }
}
    1030:	df 91       	pop	r29
    1032:	cf 91       	pop	r28
    1034:	08 95       	ret

00001036 <fnWtShtdnDtct>:

// I2C_COMMAND_TO_SET_SW_FOR_SHUTDOWN
void fnWtShtdnDtct(uint8_t* i2cBuffer)
{
    // pull ICP1 pin low to hault the host (e.g. Pi Zero on RPUpi)
    if (i2cBuffer[1] == 1)
    1036:	fc 01       	movw	r30, r24
    1038:	81 81       	ldd	r24, Z+1	; 0x01
    103a:	81 30       	cpi	r24, 0x01	; 1
    103c:	f1 f4       	brne	.+60     	; 0x107a <fnWtShtdnDtct+0x44>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    103e:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1040:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1042:	20 9a       	sbi	0x04, 0	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1044:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1046:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1048:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    104a:	28 98       	cbi	0x05, 0	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    104c:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    104e:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1050:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    1052:	25 9a       	sbi	0x04, 5	; 4
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1054:	9f bf       	out	0x3f, r25	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1056:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1058:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    105a:	2d 9a       	sbi	0x05, 5	; 5
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    105c:	9f bf       	out	0x3f, r25	; 63
    {
        pinMode(SHUTDOWN, OUTPUT);
        digitalWrite(SHUTDOWN, LOW);
        pinMode(LED_BUILTIN, OUTPUT);
        digitalWrite(LED_BUILTIN, HIGH);
        shutdown_started = 1; // it is cleared in check_shutdown()
    105e:	80 93 f2 02 	sts	0x02F2, r24	; 0x8002f2 <shutdown_started>
        shutdown_detected = 0; // it is set in check_shutdown()
    1062:	10 92 f3 02 	sts	0x02F3, r1	; 0x8002f3 <shutdown_detected>
        shutdown_started_at = millis();
    1066:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
    106a:	60 93 fd 02 	sts	0x02FD, r22	; 0x8002fd <shutdown_started_at>
    106e:	70 93 fe 02 	sts	0x02FE, r23	; 0x8002fe <shutdown_started_at+0x1>
    1072:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <shutdown_started_at+0x2>
    1076:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <shutdown_started_at+0x3>
    107a:	08 95       	ret

0000107c <fnWtArduinMode>:
/********* PIONT TO POINT MODE ***********
  *    arduino_mode LOCKOUT_DELAY and BOOTLOADER_ACTIVE last forever when the host RTS toggles   */

// I2C command to set arduino_mode
void fnWtArduinMode(uint8_t* i2cBuffer)
{
    107c:	cf 93       	push	r28
    if (i2cBuffer[1] == 1)
    107e:	fc 01       	movw	r30, r24
    1080:	c1 81       	ldd	r28, Z+1	; 0x01
    1082:	c1 30       	cpi	r28, 0x01	; 1
    1084:	09 f0       	breq	.+2      	; 0x1088 <fnWtArduinMode+0xc>
    1086:	45 c0       	rjmp	.+138    	; 0x1112 <fnWtArduinMode+0x96>
    {
        if (!arduino_mode_started)
    1088:	20 91 04 03 	lds	r18, 0x0304	; 0x800304 <arduino_mode_started>
    108c:	21 11       	cpse	r18, r1
    108e:	41 c0       	rjmp	.+130    	; 0x1112 <fnWtArduinMode+0x96>
        {
            uart_started_at = millis();
    1090:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
    1094:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
    1098:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
    109c:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
    10a0:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_ARDUINO_MODE;
    10a4:	8f ef       	ldi	r24, 0xFF	; 255
    10a6:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    10aa:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    10ae:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    10b2:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    10b6:	30 e0       	ldi	r19, 0x00	; 0
    10b8:	20 95       	com	r18
    10ba:	30 95       	com	r19
    10bc:	2a 70       	andi	r18, 0x0A	; 10
    10be:	33 27       	eor	r19, r19
    10c0:	84 e0       	ldi	r24, 0x04	; 4
    10c2:	22 0f       	add	r18, r18
    10c4:	33 1f       	adc	r19, r19
    10c6:	8a 95       	dec	r24
    10c8:	e1 f7       	brne	.-8      	; 0x10c2 <fnWtArduinMode+0x46>
    10ca:	89 2f       	mov	r24, r25
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	80 95       	com	r24
    10d0:	90 95       	com	r25
    10d2:	80 75       	andi	r24, 0x50	; 80
    10d4:	99 27       	eor	r25, r25
    10d6:	54 e0       	ldi	r21, 0x04	; 4
    10d8:	95 95       	asr	r25
    10da:	87 95       	ror	r24
    10dc:	5a 95       	dec	r21
    10de:	e1 f7       	brne	.-8      	; 0x10d8 <fnWtArduinMode+0x5c>
    10e0:	82 2b       	or	r24, r18
    10e2:	93 2b       	or	r25, r19
    10e4:	9f 93       	push	r25
    10e6:	8f 93       	push	r24
    10e8:	1f 92       	push	r1
    10ea:	4f 93       	push	r20
    10ec:	86 e1       	ldi	r24, 0x16	; 22
    10ee:	91 e0       	ldi	r25, 0x01	; 1
    10f0:	9f 93       	push	r25
    10f2:	8f 93       	push	r24
    10f4:	0e 94 9a 10 	call	0x2134	; 0x2134 <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    10f8:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
            arduino_mode_started = 1; // it is cleared by check_uart where arduino_mode is set
    10fc:	c0 93 04 03 	sts	0x0304, r28	; 0x800304 <arduino_mode_started>
            arduino_mode = 0; // system wide state is set by check_uart when RPU_ARDUINO_MODE seen
    1100:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <arduino_mode>
    1104:	0f 90       	pop	r0
    1106:	0f 90       	pop	r0
    1108:	0f 90       	pop	r0
    110a:	0f 90       	pop	r0
    110c:	0f 90       	pop	r0
    110e:	0f 90       	pop	r0
    1110:	02 c0       	rjmp	.+4      	; 0x1116 <fnWtArduinMode+0x9a>
        } 
        else
        {
            i2cBuffer[1] = 0; // repeated commands are ignored until check_uart is done
    1112:	fc 01       	movw	r30, r24
    1114:	11 82       	std	Z+1, r1	; 0x01
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 0; // ignore everything but the command
    }
}
    1116:	cf 91       	pop	r28
    1118:	08 95       	ret

0000111a <fnStartTestMode>:
/********* TEST MODE ***********
  *    trancever control for testing      */

// I2C command to start test_mode
void fnStartTestMode(uint8_t* i2cBuffer)
{
    111a:	cf 93       	push	r28
    111c:	fc 01       	movw	r30, r24
    if (i2cBuffer[1] == 1)
    111e:	c1 81       	ldd	r28, Z+1	; 0x01
    1120:	c1 30       	cpi	r28, 0x01	; 1
    1122:	09 f0       	breq	.+2      	; 0x1126 <fnStartTestMode+0xc>
    1124:	48 c0       	rjmp	.+144    	; 0x11b6 <fnStartTestMode+0x9c>
    {
        if (!test_mode_started && !test_mode)
    1126:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <test_mode_started>
    112a:	81 11       	cpse	r24, r1
    112c:	42 c0       	rjmp	.+132    	; 0x11b2 <fnStartTestMode+0x98>
    112e:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    1132:	81 11       	cpse	r24, r1
    1134:	3e c0       	rjmp	.+124    	; 0x11b2 <fnStartTestMode+0x98>
        {
            uart_started_at = millis();
    1136:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
    113a:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
    113e:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
    1142:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
    1146:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_START_TEST_MODE;
    114a:	c0 93 07 03 	sts	0x0307, r28	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    114e:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    1152:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    1156:	40 91 07 03 	lds	r20, 0x0307	; 0x800307 <uart_output>
    115a:	30 e0       	ldi	r19, 0x00	; 0
    115c:	20 95       	com	r18
    115e:	30 95       	com	r19
    1160:	2a 70       	andi	r18, 0x0A	; 10
    1162:	33 27       	eor	r19, r19
    1164:	84 e0       	ldi	r24, 0x04	; 4
    1166:	22 0f       	add	r18, r18
    1168:	33 1f       	adc	r19, r19
    116a:	8a 95       	dec	r24
    116c:	e1 f7       	brne	.-8      	; 0x1166 <fnStartTestMode+0x4c>
    116e:	89 2f       	mov	r24, r25
    1170:	90 e0       	ldi	r25, 0x00	; 0
    1172:	80 95       	com	r24
    1174:	90 95       	com	r25
    1176:	80 75       	andi	r24, 0x50	; 80
    1178:	99 27       	eor	r25, r25
    117a:	54 e0       	ldi	r21, 0x04	; 4
    117c:	95 95       	asr	r25
    117e:	87 95       	ror	r24
    1180:	5a 95       	dec	r21
    1182:	e1 f7       	brne	.-8      	; 0x117c <fnStartTestMode+0x62>
    1184:	82 2b       	or	r24, r18
    1186:	93 2b       	or	r25, r19
    1188:	9f 93       	push	r25
    118a:	8f 93       	push	r24
    118c:	1f 92       	push	r1
    118e:	4f 93       	push	r20
    1190:	86 e1       	ldi	r24, 0x16	; 22
    1192:	91 e0       	ldi	r25, 0x01	; 1
    1194:	9f 93       	push	r25
    1196:	8f 93       	push	r24
    1198:	0e 94 9a 10 	call	0x2134	; 0x2134 <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    119c:	c0 93 05 03 	sts	0x0305, r28	; 0x800305 <uart_has_TTL>
            test_mode_started = 1; // it is cleared by check_uart where test_mode is set
    11a0:	c0 93 ed 02 	sts	0x02ED, r28	; 0x8002ed <test_mode_started>
    11a4:	0f 90       	pop	r0
    11a6:	0f 90       	pop	r0
    11a8:	0f 90       	pop	r0
    11aa:	0f 90       	pop	r0
    11ac:	0f 90       	pop	r0
    11ae:	0f 90       	pop	r0
    11b0:	04 c0       	rjmp	.+8      	; 0x11ba <fnStartTestMode+0xa0>
        } 
        else
        {
            i2cBuffer[1] = 2; // repeated commands are ignored until check_uart is done
    11b2:	82 e0       	ldi	r24, 0x02	; 2
    11b4:	01 c0       	rjmp	.+2      	; 0x11b8 <fnStartTestMode+0x9e>
        }
    }
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 3; // ignore everything but the command
    11b6:	83 e0       	ldi	r24, 0x03	; 3
    11b8:	81 83       	std	Z+1, r24	; 0x01
    }
}
    11ba:	cf 91       	pop	r28
    11bc:	08 95       	ret

000011be <fnEndTestMode>:

// I2C command to end test_mode
void fnEndTestMode(uint8_t* i2cBuffer)
{
    11be:	1f 93       	push	r17
    11c0:	cf 93       	push	r28
    11c2:	df 93       	push	r29
    11c4:	ec 01       	movw	r28, r24
    if (i2cBuffer[1] == 1)
    11c6:	19 81       	ldd	r17, Y+1	; 0x01
    11c8:	11 30       	cpi	r17, 0x01	; 1
    11ca:	09 f0       	breq	.+2      	; 0x11ce <fnEndTestMode+0x10>
    11cc:	61 c0       	rjmp	.+194    	; 0x1290 <fnEndTestMode+0xd2>
    {
        if (!test_mode_started && test_mode)
    11ce:	80 91 ed 02 	lds	r24, 0x02ED	; 0x8002ed <test_mode_started>
    11d2:	81 11       	cpse	r24, r1
    11d4:	5d c0       	rjmp	.+186    	; 0x1290 <fnEndTestMode+0xd2>
    11d6:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <test_mode>
    11da:	88 23       	and	r24, r24
    11dc:	09 f4       	brne	.+2      	; 0x11e0 <fnEndTestMode+0x22>
    11de:	58 c0       	rjmp	.+176    	; 0x1290 <fnEndTestMode+0xd2>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11e0:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11e2:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    11e4:	59 9a       	sbi	0x0b, 1	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11e6:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11e8:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11ea:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    11ec:	51 98       	cbi	0x0a, 1	; 10
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11ee:	8f bf       	out	0x3f, r24	; 63
        {
            digitalWrite(DTR_TXD,HIGH); // strong pullup
            pinMode(DTR_TXD,INPUT); // the DTR pair driver will see a weak pullup when UART starts
            UCSR0B |= (1<<RXEN0)|(1<<TXEN0); // turn on UART
    11f0:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    11f4:	88 61       	ori	r24, 0x18	; 24
    11f6:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    11fa:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11fc:	f8 94       	cli
    {
        if (value_for_bit) 
        {
            *register_addr |= 1 << bit_offset;
    11fe:	5f 9a       	sbi	0x0b, 7	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1200:	8f bf       	out	0x3f, r24	; 63
static inline __attribute__((always_inline))
void bitWrite(volatile uint8_t* register_addr, uint8_t bit_offset, bool value_for_bit) 
{
    // Although I/O Registers 0x20 and 0x5F, e.g. PORTn and DDRn should not need 
    // atomic change control it does not harm.
    ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    1202:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1204:	f8 94       	cli
        {
            *register_addr |= 1 << bit_offset;
        } 
        else 
        {
            *register_addr &= ~(1 << bit_offset);
    1206:	5e 98       	cbi	0x0b, 6	; 11
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1208:	8f bf       	out	0x3f, r24	; 63
            digitalWrite(DTR_DE, HIGH); //DTR transceiver may have been turned off during the test
            digitalWrite(DTR_nRE, LOW); 
            uart_started_at = millis();
    120a:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
    120e:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <uart_started_at>
    1212:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <uart_started_at+0x1>
    1216:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <uart_started_at+0x2>
    121a:	90 93 0c 03 	sts	0x030C, r25	; 0x80030c <uart_started_at+0x3>
            uart_output = RPU_END_TEST_MODE;
    121e:	8e ef       	ldi	r24, 0xFE	; 254
    1220:	80 93 07 03 	sts	0x0307, r24	; 0x800307 <uart_output>
            printf("%c%c", uart_output, ( (~uart_output & 0x0A) << 4 | (~uart_output & 0x50) >> 4 ) ); 
    1224:	20 91 07 03 	lds	r18, 0x0307	; 0x800307 <uart_output>
    1228:	80 91 07 03 	lds	r24, 0x0307	; 0x800307 <uart_output>
    122c:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <uart_output>
    1230:	30 e0       	ldi	r19, 0x00	; 0
    1232:	20 95       	com	r18
    1234:	30 95       	com	r19
    1236:	2a 70       	andi	r18, 0x0A	; 10
    1238:	33 27       	eor	r19, r19
    123a:	a9 01       	movw	r20, r18
    123c:	24 e0       	ldi	r18, 0x04	; 4
    123e:	44 0f       	add	r20, r20
    1240:	55 1f       	adc	r21, r21
    1242:	2a 95       	dec	r18
    1244:	e1 f7       	brne	.-8      	; 0x123e <fnEndTestMode+0x80>
    1246:	28 2f       	mov	r18, r24
    1248:	30 e0       	ldi	r19, 0x00	; 0
    124a:	20 95       	com	r18
    124c:	30 95       	com	r19
    124e:	20 75       	andi	r18, 0x50	; 80
    1250:	33 27       	eor	r19, r19
    1252:	64 e0       	ldi	r22, 0x04	; 4
    1254:	35 95       	asr	r19
    1256:	27 95       	ror	r18
    1258:	6a 95       	dec	r22
    125a:	e1 f7       	brne	.-8      	; 0x1254 <fnEndTestMode+0x96>
    125c:	24 2b       	or	r18, r20
    125e:	35 2b       	or	r19, r21
    1260:	3f 93       	push	r19
    1262:	2f 93       	push	r18
    1264:	1f 92       	push	r1
    1266:	9f 93       	push	r25
    1268:	86 e1       	ldi	r24, 0x16	; 22
    126a:	91 e0       	ldi	r25, 0x01	; 1
    126c:	9f 93       	push	r25
    126e:	8f 93       	push	r24
    1270:	0e 94 9a 10 	call	0x2134	; 0x2134 <printf>
            uart_has_TTL = 1; // causes host_is_foreign to be false
    1274:	10 93 05 03 	sts	0x0305, r17	; 0x800305 <uart_has_TTL>
            test_mode_started = 1; // it is cleared by check_uart where test_mode is also cleared
    1278:	10 93 ed 02 	sts	0x02ED, r17	; 0x8002ed <test_mode_started>
            i2cBuffer[1] = transceiver_state; // replace the data byte with the transceiver_state.
    127c:	80 91 f4 02 	lds	r24, 0x02F4	; 0x8002f4 <transceiver_state>
    1280:	89 83       	std	Y+1, r24	; 0x01
    1282:	0f 90       	pop	r0
    1284:	0f 90       	pop	r0
    1286:	0f 90       	pop	r0
    1288:	0f 90       	pop	r0
    128a:	0f 90       	pop	r0
    128c:	0f 90       	pop	r0
    128e:	01 c0       	rjmp	.+2      	; 0x1292 <fnEndTestMode+0xd4>
        } 
        else
        {
            i2cBuffer[1] = 0; // repeated commands are ignored until check_uart is done
    1290:	19 82       	std	Y+1, r1	; 0x01
    else 
    {
        // read the local address to send a byte on DTR for RPU_NORMAL_MODE
        i2cBuffer[1] = 0; // ignore everything but the command
    }
}
    1292:	df 91       	pop	r29
    1294:	cf 91       	pop	r28
    1296:	1f 91       	pop	r17
    1298:	08 95       	ret

0000129a <receive_i2c_event>:
uint8_t i2c0Buffer[I2C_BUFFER_LENGTH];
uint8_t i2c0BufferLength = 0;

// called when I2C data is received. 
void receive_i2c_event(uint8_t* inBytes, int numBytes) 
{
    129a:	ac 01       	movw	r20, r24
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnNull, fnNull, fnNull, fnNull}
    };

    // i2c will echo's back what was sent (plus modifications) with transmit event
    uint8_t i;
    for(i = 0; i < numBytes; ++i)
    129c:	90 e0       	ldi	r25, 0x00	; 0
    129e:	29 2f       	mov	r18, r25
    12a0:	30 e0       	ldi	r19, 0x00	; 0
    12a2:	26 17       	cp	r18, r22
    12a4:	37 07       	cpc	r19, r23
    12a6:	54 f4       	brge	.+20     	; 0x12bc <receive_i2c_event+0x22>
    {
        i2c0Buffer[i] = inBytes[i];    
    12a8:	fa 01       	movw	r30, r20
    12aa:	e2 0f       	add	r30, r18
    12ac:	f3 1f       	adc	r31, r19
    12ae:	80 81       	ld	r24, Z
    12b0:	f9 01       	movw	r30, r18
    12b2:	e3 5f       	subi	r30, 0xF3	; 243
    12b4:	fc 4f       	sbci	r31, 0xFC	; 252
    12b6:	80 83       	st	Z, r24
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnNull, fnNull, fnNull, fnNull}
    };

    // i2c will echo's back what was sent (plus modifications) with transmit event
    uint8_t i;
    for(i = 0; i < numBytes; ++i)
    12b8:	9f 5f       	subi	r25, 0xFF	; 255
    12ba:	f1 cf       	rjmp	.-30     	; 0x129e <receive_i2c_event+0x4>
    {
        i2c0Buffer[i] = inBytes[i];    
    }
    if(i < I2C_BUFFER_LENGTH) i2c0Buffer[i+1] = 0; // room for null
    12bc:	90 32       	cpi	r25, 0x20	; 32
    12be:	20 f4       	brcc	.+8      	; 0x12c8 <receive_i2c_event+0x2e>
    12c0:	f9 01       	movw	r30, r18
    12c2:	e3 5f       	subi	r30, 0xF3	; 243
    12c4:	fc 4f       	sbci	r31, 0xFC	; 252
    12c6:	11 82       	std	Z+1, r1	; 0x01
    i2c0BufferLength = numBytes;
    12c8:	60 93 9c 01 	sts	0x019C, r22	; 0x80019c <__data_end>

    // my i2c commands size themselfs with data, so at least two bytes (e.g., cmd + one_data_byte)
    if(i2c0BufferLength <= 1) 
    12cc:	62 30       	cpi	r22, 0x02	; 2
    12ce:	10 f4       	brcc	.+4      	; 0x12d4 <receive_i2c_event+0x3a>
    {
        i2c0Buffer[0] = 0xFF; // error code for small size.
    12d0:	8f ef       	ldi	r24, 0xFF	; 255
    12d2:	0d c0       	rjmp	.+26     	; 0x12ee <receive_i2c_event+0x54>
        return; // not valid, do nothing just echo.
    }

    // mask the group bits (4..7) so they are alone then roll those bits to the left so they can be used as an index.
    uint8_t group;
    group = (i2c0Buffer[0] & 0xF0) >> 4;
    12d4:	80 91 0d 03 	lds	r24, 0x030D	; 0x80030d <i2c0Buffer>
    12d8:	e8 2f       	mov	r30, r24
    12da:	e2 95       	swap	r30
    12dc:	ef 70       	andi	r30, 0x0F	; 15
     if(group >= GROUP) 
    12de:	e4 30       	cpi	r30, 0x04	; 4
    12e0:	10 f0       	brcs	.+4      	; 0x12e6 <receive_i2c_event+0x4c>
     {
         i2c0Buffer[0] = 0xFE; // error code for bad group.
    12e2:	8e ef       	ldi	r24, 0xFE	; 254
    12e4:	04 c0       	rjmp	.+8      	; 0x12ee <receive_i2c_event+0x54>
        return; 
     }

    // mask the command bits (0..3) so they can be used as an index.
    uint8_t command;
    command = i2c0Buffer[0] & 0x0F;
    12e6:	8f 70       	andi	r24, 0x0F	; 15
    if(command >= MGR_CMDS) 
    12e8:	88 30       	cpi	r24, 0x08	; 8
    12ea:	20 f0       	brcs	.+8      	; 0x12f4 <receive_i2c_event+0x5a>
    {
        i2c0Buffer[0] = 0xFD; // error code for bad command.
    12ec:	8d ef       	ldi	r24, 0xFD	; 253
    12ee:	80 93 0d 03 	sts	0x030D, r24	; 0x80030d <i2c0Buffer>
        return; // not valid, do nothing but echo error code.
    12f2:	08 95       	ret
    }

    /* Call the command function and return */
    (* pf[group][command])(i2c0Buffer);
    12f4:	98 e0       	ldi	r25, 0x08	; 8
    12f6:	e9 9f       	mul	r30, r25
    12f8:	f0 01       	movw	r30, r0
    12fa:	11 24       	eor	r1, r1
    12fc:	e8 0f       	add	r30, r24
    12fe:	f1 1d       	adc	r31, r1
    1300:	ee 0f       	add	r30, r30
    1302:	ff 1f       	adc	r31, r31
    1304:	e5 5e       	subi	r30, 0xE5	; 229
    1306:	fe 4f       	sbci	r31, 0xFE	; 254
    1308:	01 90       	ld	r0, Z+
    130a:	f0 81       	ld	r31, Z
    130c:	e0 2d       	mov	r30, r0
    130e:	8d e0       	ldi	r24, 0x0D	; 13
    1310:	93 e0       	ldi	r25, 0x03	; 3
    1312:	09 94       	ijmp

00001314 <transmit_i2c_event>:
}

void transmit_i2c_event(void) 
{
    // respond with an echo of the last message sent
    uint8_t return_code = twi0_transmit(i2c0Buffer, i2c0BufferLength);
    1314:	60 91 9c 01 	lds	r22, 0x019C	; 0x80019c <__data_end>
    1318:	8d e0       	ldi	r24, 0x0D	; 13
    131a:	93 e0       	ldi	r25, 0x03	; 3
    131c:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <twi0_transmit>
    if (return_code != 0)
    1320:	88 23       	and	r24, r24
    1322:	29 f0       	breq	.+10     	; 0x132e <transmit_i2c_event+0x1a>
        status_byt &= (1<<DTR_I2C_TRANSMIT_FAIL);
    1324:	80 91 f0 02 	lds	r24, 0x02F0	; 0x8002f0 <status_byt>
    1328:	82 70       	andi	r24, 0x02	; 2
    132a:	80 93 f0 02 	sts	0x02F0, r24	; 0x8002f0 <status_byt>
    132e:	08 95       	ret

00001330 <fnRdMgrAddrQuietly>:
}

// I2C_COMMAND_TO_READ_RPU_ADDRESS
void fnRdMgrAddrQuietly(uint8_t* i2cBuffer)
{
    i2cBuffer[1] = rpu_address; // '1' is 0x31
    1330:	20 91 02 03 	lds	r18, 0x0302	; 0x800302 <rpu_address>
    1334:	fc 01       	movw	r30, r24
    1336:	21 83       	std	Z+1, r18	; 0x01
    1338:	08 95       	ret

0000133a <receive_smbus_event>:
// called when SMBus slave has received data
// minimize clock streatching for R-Pi. 
// use smbus_has_numBytes_to_handle as smbus flag to run handle routine outside ISR
void receive_smbus_event(uint8_t* inBytes, int numBytes)
{
    inBytes_to_handle = inBytes;
    133a:	90 93 4e 03 	sts	0x034E, r25	; 0x80034e <inBytes_to_handle+0x1>
    133e:	80 93 4d 03 	sts	0x034D, r24	; 0x80034d <inBytes_to_handle>
    smbus_has_numBytes_to_handle = numBytes;
    1342:	70 93 50 03 	sts	0x0350, r23	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
    1346:	60 93 4f 03 	sts	0x034F, r22	; 0x80034f <smbus_has_numBytes_to_handle>
    134a:	08 95       	ret

0000134c <handle_smbus_receive>:
        {fnWtArduinMode, fnRdArduinMode, fnNull, fnNull, fnNull, fnNull, fnNull, fnNull},
        {fnRdAdcAltI, fnRdAdcAltV, fnRdAdcPwrI, fnRdAdcPwrV, fnRdTimedAccumAltI, fnRdTimedAccumPwrI, fnNull, fnNull},
        {fnStartTestMode, fnEndTestMode, fnRdXcvrCntlInTestMode, fnWtXcvrCntlInTestMode, fnNull, fnNull, fnNull, fnNull}
    };

    int numBytes = smbus_has_numBytes_to_handle; // place value on stack so it will go away when done.
    134c:	20 91 4f 03 	lds	r18, 0x034F	; 0x80034f <smbus_has_numBytes_to_handle>
    1350:	30 91 50 03 	lds	r19, 0x0350	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
    smbus_has_numBytes_to_handle = 0; 
    1354:	10 92 50 03 	sts	0x0350, r1	; 0x800350 <smbus_has_numBytes_to_handle+0x1>
    1358:	10 92 4f 03 	sts	0x034F, r1	; 0x80034f <smbus_has_numBytes_to_handle>
    135c:	e0 91 4d 03 	lds	r30, 0x034D	; 0x80034d <inBytes_to_handle>
    1360:	f0 91 4e 03 	lds	r31, 0x034E	; 0x80034e <inBytes_to_handle+0x1>
    // read_i2c_block_data has a single command byte in its data set
    // it will write i2c address, the command* byte, and then cause a repeated start
    // followed by the i2c address (again) and then reading** the data
    // * clock stretching occures during the receive (so handle was done to move this code outside the ISR)
    // ** and the transmit events
    if( (numBytes == 1)  )
    1364:	21 30       	cpi	r18, 0x01	; 1
    1366:	31 05       	cpc	r19, r1
    1368:	11 f0       	breq	.+4      	; 0x136e <handle_smbus_receive+0x22>
        }
        return; // done. Even if command does not match.
    }
    for(i = 0; i < numBytes; ++i)
    {
        smbusBuffer[i] = inBytes_to_handle[i];    
    136a:	40 e0       	ldi	r20, 0x00	; 0
    136c:	23 c0       	rjmp	.+70     	; 0x13b4 <handle_smbus_receive+0x68>
    // * clock stretching occures during the receive (so handle was done to move this code outside the ISR)
    // ** and the transmit events
    if( (numBytes == 1)  )
    {
        // transmit event is set up to work from an old buffer, the data it needs is in the current buffer. 
        if ( (inBytes_to_handle[0] == smbusBuffer[0]) && (!transmit_data_ready) )
    136e:	90 81       	ld	r25, Z
    1370:	80 91 2d 03 	lds	r24, 0x032D	; 0x80032d <smbusBuffer>
    1374:	98 13       	cpse	r25, r24
    1376:	59 c0       	rjmp	.+178    	; 0x142a <handle_smbus_receive+0xde>
    1378:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <transmit_data_ready>
    137c:	81 11       	cpse	r24, r1
    137e:	55 c0       	rjmp	.+170    	; 0x142a <handle_smbus_receive+0xde>
        {
            for(i = 0; i < smbusBufferLength; ++i)
    1380:	80 91 9f 01 	lds	r24, 0x019F	; 0x80019f <smbusBufferLength>
    1384:	ad e2       	ldi	r26, 0x2D	; 45
    1386:	b3 e0       	ldi	r27, 0x03	; 3
    1388:	e1 e5       	ldi	r30, 0x51	; 81
    138a:	f3 e0       	ldi	r31, 0x03	; 3
    138c:	90 e0       	ldi	r25, 0x00	; 0
    138e:	98 17       	cp	r25, r24
    1390:	21 f0       	breq	.+8      	; 0x139a <handle_smbus_receive+0x4e>
            {
                smbus_oldBuffer[i] = smbusBuffer[i];
    1392:	2d 91       	ld	r18, X+
    1394:	21 93       	st	Z+, r18
    if( (numBytes == 1)  )
    {
        // transmit event is set up to work from an old buffer, the data it needs is in the current buffer. 
        if ( (inBytes_to_handle[0] == smbusBuffer[0]) && (!transmit_data_ready) )
        {
            for(i = 0; i < smbusBufferLength; ++i)
    1396:	9f 5f       	subi	r25, 0xFF	; 255
    1398:	fa cf       	rjmp	.-12     	; 0x138e <handle_smbus_receive+0x42>
            {
                smbus_oldBuffer[i] = smbusBuffer[i];
            }
            if(i < SMBUS_BUFFER_LENGTH) smbus_oldBuffer[i+1] = 0; // room for null
    139a:	80 32       	cpi	r24, 0x20	; 32
    139c:	28 f4       	brcc	.+10     	; 0x13a8 <handle_smbus_receive+0x5c>
    139e:	e8 2f       	mov	r30, r24
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	ef 5a       	subi	r30, 0xAF	; 175
    13a4:	fc 4f       	sbci	r31, 0xFC	; 252
    13a6:	11 82       	std	Z+1, r1	; 0x01
            smbus_oldBufferLength = smbusBufferLength;
    13a8:	80 93 9e 01 	sts	0x019E, r24	; 0x80019e <smbus_oldBufferLength>
            transmit_data_ready = 1;
    13ac:	81 e0       	ldi	r24, 0x01	; 1
    13ae:	80 93 9d 01 	sts	0x019D, r24	; 0x80019d <transmit_data_ready>
    13b2:	08 95       	ret
        }
        return; // done. Even if command does not match.
    }
    for(i = 0; i < numBytes; ++i)
    13b4:	84 2f       	mov	r24, r20
    13b6:	90 e0       	ldi	r25, 0x00	; 0
    13b8:	82 17       	cp	r24, r18
    13ba:	93 07       	cpc	r25, r19
    13bc:	54 f4       	brge	.+20     	; 0x13d2 <handle_smbus_receive+0x86>
    {
        smbusBuffer[i] = inBytes_to_handle[i];    
    13be:	df 01       	movw	r26, r30
    13c0:	a8 0f       	add	r26, r24
    13c2:	b9 1f       	adc	r27, r25
    13c4:	5c 91       	ld	r21, X
    13c6:	dc 01       	movw	r26, r24
    13c8:	a3 5d       	subi	r26, 0xD3	; 211
    13ca:	bc 4f       	sbci	r27, 0xFC	; 252
    13cc:	5c 93       	st	X, r21
            smbus_oldBufferLength = smbusBufferLength;
            transmit_data_ready = 1;
        }
        return; // done. Even if command does not match.
    }
    for(i = 0; i < numBytes; ++i)
    13ce:	4f 5f       	subi	r20, 0xFF	; 255
    13d0:	f1 cf       	rjmp	.-30     	; 0x13b4 <handle_smbus_receive+0x68>
    {
        smbusBuffer[i] = inBytes_to_handle[i];    
    }
    if(i < SMBUS_BUFFER_LENGTH) smbusBuffer[i+1] = 0; // room for null
    13d2:	40 32       	cpi	r20, 0x20	; 32
    13d4:	20 f4       	brcc	.+8      	; 0x13de <handle_smbus_receive+0x92>
    13d6:	fc 01       	movw	r30, r24
    13d8:	e3 5d       	subi	r30, 0xD3	; 211
    13da:	fc 4f       	sbci	r31, 0xFC	; 252
    13dc:	11 82       	std	Z+1, r1	; 0x01
    smbusBufferLength = numBytes;
    13de:	20 93 9f 01 	sts	0x019F, r18	; 0x80019f <smbusBufferLength>

    // an read_i2c_block_data has a command byte 
    if( !(smbusBufferLength > 0) ) 
    13e2:	21 11       	cpse	r18, r1
    13e4:	02 c0       	rjmp	.+4      	; 0x13ea <handle_smbus_receive+0x9e>
    {
        smbusBuffer[0] = 0xFF; // error code for small size.
    13e6:	8f ef       	ldi	r24, 0xFF	; 255
    13e8:	0d c0       	rjmp	.+26     	; 0x1404 <handle_smbus_receive+0xb8>
        return; // not valid, do nothing just echo an error code.
    }

    // mask the group bits (4..7) so they are alone then roll those bits to the left so they can be used as an index.
    uint8_t group;
    group = (smbusBuffer[0] & 0xF0) >> 4;
    13ea:	80 91 2d 03 	lds	r24, 0x032D	; 0x80032d <smbusBuffer>
    13ee:	e8 2f       	mov	r30, r24
    13f0:	e2 95       	swap	r30
    13f2:	ef 70       	andi	r30, 0x0F	; 15
    if(group >= GROUP) 
    13f4:	e4 30       	cpi	r30, 0x04	; 4
    13f6:	10 f0       	brcs	.+4      	; 0x13fc <handle_smbus_receive+0xb0>
    {
        smbusBuffer[0] = 0xFE; // error code for bad group.
    13f8:	8e ef       	ldi	r24, 0xFE	; 254
    13fa:	04 c0       	rjmp	.+8      	; 0x1404 <handle_smbus_receive+0xb8>
        return; 
    }

    // mask the command bits (0..3) so they can be used as an index.
    uint8_t command;
    command = smbusBuffer[0] & 0x0F;
    13fc:	8f 70       	andi	r24, 0x0F	; 15
    if(command >= MGR_CMDS) 
    13fe:	88 30       	cpi	r24, 0x08	; 8
    1400:	20 f0       	brcs	.+8      	; 0x140a <handle_smbus_receive+0xbe>
    {
        smbusBuffer[0] = 0xFD; // error code for bad command.
    1402:	8d ef       	ldi	r24, 0xFD	; 253
    1404:	80 93 2d 03 	sts	0x032D, r24	; 0x80032d <smbusBuffer>
        return; // not valid, do nothing but echo error code.
    1408:	08 95       	ret
    }

    // Call the i2c command function and return
    (* pf[group][command])(smbusBuffer);
    140a:	98 e0       	ldi	r25, 0x08	; 8
    140c:	e9 9f       	mul	r30, r25
    140e:	f0 01       	movw	r30, r0
    1410:	11 24       	eor	r1, r1
    1412:	e8 0f       	add	r30, r24
    1414:	f1 1d       	adc	r31, r1
    1416:	ee 0f       	add	r30, r30
    1418:	ff 1f       	adc	r31, r31
    141a:	e5 5a       	subi	r30, 0xA5	; 165
    141c:	fe 4f       	sbci	r31, 0xFE	; 254
    141e:	01 90       	ld	r0, Z+
    1420:	f0 81       	ld	r31, Z
    1422:	e0 2d       	mov	r30, r0
    1424:	8d e2       	ldi	r24, 0x2D	; 45
    1426:	93 e0       	ldi	r25, 0x03	; 3
    1428:	09 94       	ijmp
    142a:	08 95       	ret

0000142c <transmit_smbus_event>:

// called when SMBus slave has been requested to send data
void transmit_smbus_event(void) 
{
    // For SMBus echo the old data from the previous I2C receive event
    twi1_transmit(smbus_oldBuffer, smbus_oldBufferLength);
    142c:	60 91 9e 01 	lds	r22, 0x019E	; 0x80019e <smbus_oldBufferLength>
    1430:	81 e5       	ldi	r24, 0x51	; 81
    1432:	93 e0       	ldi	r25, 0x03	; 3
    1434:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <twi1_transmit>
    transmit_data_ready = 0;
    1438:	10 92 9d 01 	sts	0x019D, r1	; 0x80019d <transmit_data_ready>
    143c:	08 95       	ret

0000143e <save_rpu_addr_state>:
    'd',
    '\0' // null term
};

void save_rpu_addr_state(void)
{
    143e:	cf 93       	push	r28
    if (eeprom_is_ready())
    1440:	f9 99       	sbic	0x1f, 1	; 31
    1442:	24 c0       	rjmp	.+72     	; 0x148c <save_rpu_addr_state+0x4e>
    {
        // up to first EE_RPU_IDMAX states may be used for writhing an ID to the EEPROM
        if ( (write_rpu_address_to_eeprom >= 1) && (write_rpu_address_to_eeprom <= EE_RPU_IDMAX) )
    1444:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    1448:	9f ef       	ldi	r25, 0xFF	; 255
    144a:	98 0f       	add	r25, r24
    144c:	9a 30       	cpi	r25, 0x0A	; 10
    144e:	90 f4       	brcc	.+36     	; 0x1474 <save_rpu_addr_state+0x36>
        { // write "RPUadpt\0" at address EE_RPU_ID
            uint8_t value = pgm_read_byte(&EE_IdTable[write_rpu_address_to_eeprom-1]);
    1450:	90 e0       	ldi	r25, 0x00	; 0
    1452:	fc 01       	movw	r30, r24
    1454:	ed 54       	subi	r30, 0x4D	; 77
    1456:	ff 4f       	sbci	r31, 0xFF	; 255
    1458:	c4 91       	lpm	r28, Z
            eeprom_write_byte( (uint8_t *)((write_rpu_address_to_eeprom-1)+EE_RPU_ID), value);
    145a:	6c 2f       	mov	r22, r28
    145c:	87 96       	adiw	r24, 0x27	; 39
    145e:	0e 94 49 13 	call	0x2692	; 0x2692 <eeprom_write_byte>
            
            if (value == '\0') 
    1462:	c1 11       	cpse	r28, r1
    1464:	02 c0       	rjmp	.+4      	; 0x146a <save_rpu_addr_state+0x2c>
            {
                write_rpu_address_to_eeprom = 11;
    1466:	8b e0       	ldi	r24, 0x0B	; 11
    1468:	03 c0       	rjmp	.+6      	; 0x1470 <save_rpu_addr_state+0x32>
            }
            else
            {
                write_rpu_address_to_eeprom += 1;
    146a:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    146e:	8f 5f       	subi	r24, 0xFF	; 255
    1470:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <write_rpu_address_to_eeprom>
            }
        }
        
        if ( (write_rpu_address_to_eeprom == 11) )
    1474:	80 91 f5 02 	lds	r24, 0x02F5	; 0x8002f5 <write_rpu_address_to_eeprom>
    1478:	8b 30       	cpi	r24, 0x0B	; 11
    147a:	41 f4       	brne	.+16     	; 0x148c <save_rpu_addr_state+0x4e>
        { // write the rpu address to eeprom address EE_RPU_ADDRESS 
            uint8_t value = rpu_address;
            eeprom_write_byte( (uint8_t *)(EE_RPU_ADDRESS), value);
    147c:	60 91 02 03 	lds	r22, 0x0302	; 0x800302 <rpu_address>
    1480:	82 e3       	ldi	r24, 0x32	; 50
    1482:	90 e0       	ldi	r25, 0x00	; 0
    1484:	0e 94 49 13 	call	0x2692	; 0x2692 <eeprom_write_byte>
            write_rpu_address_to_eeprom = 0;
    1488:	10 92 f5 02 	sts	0x02F5, r1	; 0x8002f5 <write_rpu_address_to_eeprom>
        }
    }
}
    148c:	cf 91       	pop	r28
    148e:	08 95       	ret

00001490 <check_for_eeprom_id>:

// check if eeprom ID is valid
uint8_t check_for_eeprom_id(void)
{
    1490:	1f 93       	push	r17
    1492:	cf 93       	push	r28
    1494:	df 93       	push	r29
    1496:	c8 e2       	ldi	r28, 0x28	; 40
    1498:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t EE_id_valid = 0;
    for(uint8_t i = 0; i <EE_RPU_IDMAX; i++)
    {
        uint8_t id = pgm_read_byte(&EE_IdTable[i]);
    149a:	fe 01       	movw	r30, r28
    149c:	e4 57       	subi	r30, 0x74	; 116
    149e:	ff 4f       	sbci	r31, 0xFF	; 255
    14a0:	14 91       	lpm	r17, Z
        uint8_t ee_id = eeprom_read_byte((uint8_t*)(i+EE_RPU_ID)); 
    14a2:	ce 01       	movw	r24, r28
    14a4:	0e 94 41 13 	call	0x2682	; 0x2682 <eeprom_read_byte>
        if (id != ee_id) 
    14a8:	18 13       	cpse	r17, r24
    14aa:	06 c0       	rjmp	.+12     	; 0x14b8 <check_for_eeprom_id+0x28>
        {
            EE_id_valid = 0;
            break;
        }
        
        if (id == '\0') 
    14ac:	11 23       	and	r17, r17
    14ae:	31 f0       	breq	.+12     	; 0x14bc <check_for_eeprom_id+0x2c>
    14b0:	21 96       	adiw	r28, 0x01	; 1

// check if eeprom ID is valid
uint8_t check_for_eeprom_id(void)
{
    uint8_t EE_id_valid = 0;
    for(uint8_t i = 0; i <EE_RPU_IDMAX; i++)
    14b2:	c2 33       	cpi	r28, 0x32	; 50
    14b4:	d1 05       	cpc	r29, r1
    14b6:	89 f7       	brne	.-30     	; 0x149a <check_for_eeprom_id+0xa>
    {
        uint8_t id = pgm_read_byte(&EE_IdTable[i]);
        uint8_t ee_id = eeprom_read_byte((uint8_t*)(i+EE_RPU_ID)); 
        if (id != ee_id) 
        {
            EE_id_valid = 0;
    14b8:	80 e0       	ldi	r24, 0x00	; 0
    14ba:	01 c0       	rjmp	.+2      	; 0x14be <check_for_eeprom_id+0x2e>
            break;
        }
        
        if (id == '\0') 
        {
            EE_id_valid = 1;
    14bc:	81 e0       	ldi	r24, 0x01	; 1
            break;
        }
    }
    return EE_id_valid;
}
    14be:	df 91       	pop	r29
    14c0:	cf 91       	pop	r28
    14c2:	1f 91       	pop	r17
    14c4:	08 95       	ret

000014c6 <adc_burst>:
// high side curr sense for pwr_i is from 0.068 ohm, the adc reads 512 with 0.735 Amp
// sampling data for an hour should give 735mAHr
// ref_extern_avcc = 5.0; accumulate_pwr_ti = 512*(100 smp per Sec) * 3600 ( Sec per Hr)
// accumulate_pwr_ti*((ref_extern_avcc)/1024.0)/(0.068*50.0)/360 is in mAHr 
void adc_burst(void)
{
    14c6:	0f 93       	push	r16
    14c8:	1f 93       	push	r17
    unsigned long kRuntime= millis() - adc_started_at;
    14ca:	0e 94 c7 0c 	call	0x198e	; 0x198e <millis>
    if ((kRuntime) > ((unsigned long)ADC_DELAY_MILSEC))
    14ce:	00 91 79 03 	lds	r16, 0x0379	; 0x800379 <adc_started_at>
    14d2:	10 91 7a 03 	lds	r17, 0x037A	; 0x80037a <adc_started_at+0x1>
    14d6:	20 91 7b 03 	lds	r18, 0x037B	; 0x80037b <adc_started_at+0x2>
    14da:	30 91 7c 03 	lds	r19, 0x037C	; 0x80037c <adc_started_at+0x3>
    14de:	dc 01       	movw	r26, r24
    14e0:	cb 01       	movw	r24, r22
    14e2:	80 1b       	sub	r24, r16
    14e4:	91 0b       	sbc	r25, r17
    14e6:	a2 0b       	sbc	r26, r18
    14e8:	b3 0b       	sbc	r27, r19
    14ea:	0b 97       	sbiw	r24, 0x0b	; 11
    14ec:	a1 05       	cpc	r26, r1
    14ee:	b1 05       	cpc	r27, r1
    14f0:	08 f4       	brcc	.+2      	; 0x14f4 <adc_burst+0x2e>
    14f2:	4c c0       	rjmp	.+152    	; 0x158c <adc_burst+0xc6>
    {
        accumulate_alt_ti += analogRead(ALT_I);
    14f4:	80 e0       	ldi	r24, 0x00	; 0
    14f6:	0e 94 51 0c 	call	0x18a2	; 0x18a2 <analogRead>
    14fa:	09 2e       	mov	r0, r25
    14fc:	00 0c       	add	r0, r0
    14fe:	aa 0b       	sbc	r26, r26
    1500:	bb 0b       	sbc	r27, r27
    1502:	40 91 71 03 	lds	r20, 0x0371	; 0x800371 <accumulate_alt_ti>
    1506:	50 91 72 03 	lds	r21, 0x0372	; 0x800372 <accumulate_alt_ti+0x1>
    150a:	60 91 73 03 	lds	r22, 0x0373	; 0x800373 <accumulate_alt_ti+0x2>
    150e:	70 91 74 03 	lds	r23, 0x0374	; 0x800374 <accumulate_alt_ti+0x3>
    1512:	84 0f       	add	r24, r20
    1514:	95 1f       	adc	r25, r21
    1516:	a6 1f       	adc	r26, r22
    1518:	b7 1f       	adc	r27, r23
    151a:	80 93 71 03 	sts	0x0371, r24	; 0x800371 <accumulate_alt_ti>
    151e:	90 93 72 03 	sts	0x0372, r25	; 0x800372 <accumulate_alt_ti+0x1>
    1522:	a0 93 73 03 	sts	0x0373, r26	; 0x800373 <accumulate_alt_ti+0x2>
    1526:	b0 93 74 03 	sts	0x0374, r27	; 0x800374 <accumulate_alt_ti+0x3>
        accumulate_pwr_ti += analogRead(PWR_I);
    152a:	86 e0       	ldi	r24, 0x06	; 6
    152c:	0e 94 51 0c 	call	0x18a2	; 0x18a2 <analogRead>
    1530:	09 2e       	mov	r0, r25
    1532:	00 0c       	add	r0, r0
    1534:	aa 0b       	sbc	r26, r26
    1536:	bb 0b       	sbc	r27, r27
    1538:	40 91 75 03 	lds	r20, 0x0375	; 0x800375 <accumulate_pwr_ti>
    153c:	50 91 76 03 	lds	r21, 0x0376	; 0x800376 <accumulate_pwr_ti+0x1>
    1540:	60 91 77 03 	lds	r22, 0x0377	; 0x800377 <accumulate_pwr_ti+0x2>
    1544:	70 91 78 03 	lds	r23, 0x0378	; 0x800378 <accumulate_pwr_ti+0x3>
    1548:	84 0f       	add	r24, r20
    154a:	95 1f       	adc	r25, r21
    154c:	a6 1f       	adc	r26, r22
    154e:	b7 1f       	adc	r27, r23
    1550:	80 93 75 03 	sts	0x0375, r24	; 0x800375 <accumulate_pwr_ti>
    1554:	90 93 76 03 	sts	0x0376, r25	; 0x800376 <accumulate_pwr_ti+0x1>
    1558:	a0 93 77 03 	sts	0x0377, r26	; 0x800377 <accumulate_pwr_ti+0x2>
    155c:	b0 93 78 03 	sts	0x0378, r27	; 0x800378 <accumulate_pwr_ti+0x3>
        enable_ADC_auto_conversion(BURST_MODE);
    1560:	80 e0       	ldi	r24, 0x00	; 0
    1562:	0e 94 2b 0c 	call	0x1856	; 0x1856 <enable_ADC_auto_conversion>
        adc_started_at += ADC_DELAY_MILSEC; 
    1566:	80 91 79 03 	lds	r24, 0x0379	; 0x800379 <adc_started_at>
    156a:	90 91 7a 03 	lds	r25, 0x037A	; 0x80037a <adc_started_at+0x1>
    156e:	a0 91 7b 03 	lds	r26, 0x037B	; 0x80037b <adc_started_at+0x2>
    1572:	b0 91 7c 03 	lds	r27, 0x037C	; 0x80037c <adc_started_at+0x3>
    1576:	0a 96       	adiw	r24, 0x0a	; 10
    1578:	a1 1d       	adc	r26, r1
    157a:	b1 1d       	adc	r27, r1
    157c:	80 93 79 03 	sts	0x0379, r24	; 0x800379 <adc_started_at>
    1580:	90 93 7a 03 	sts	0x037A, r25	; 0x80037a <adc_started_at+0x1>
    1584:	a0 93 7b 03 	sts	0x037B, r26	; 0x80037b <adc_started_at+0x2>
    1588:	b0 93 7c 03 	sts	0x037C, r27	; 0x80037c <adc_started_at+0x3>
    } 
}
    158c:	1f 91       	pop	r17
    158e:	0f 91       	pop	r16
    1590:	08 95       	ret

00001592 <__vector_18>:
}

#if defined(AT90_UART) || defined(ATMEGA_USART) || defined(ATMEGA_USART0) 

ISR(UART0_RECEIVE_INTERRUPT)
{
    1592:	1f 92       	push	r1
    1594:	0f 92       	push	r0
    1596:	0f b6       	in	r0, 0x3f	; 63
    1598:	0f 92       	push	r0
    159a:	11 24       	eor	r1, r1
    159c:	2f 93       	push	r18
    159e:	3f 93       	push	r19
    15a0:	4f 93       	push	r20
    15a2:	5f 93       	push	r21
    15a4:	8f 93       	push	r24
    15a6:	9f 93       	push	r25
    15a8:	ef 93       	push	r30
    15aa:	ff 93       	push	r31
    uint8_t data;
    uint8_t usr;
    uint8_t lastRxError;
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
    15ac:	20 91 c0 00 	lds	r18, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
    data = UART0_DATA;
    15b0:	30 91 c6 00 	lds	r19, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
#if defined( AT90_UART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#elif defined( ATMEGA_USART0 )
    lastRxError = (usr & ((1<<FE0)|(1<<DOR0)) );
    15b4:	28 71       	andi	r18, 0x18	; 24
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & ((1<<FE)|(1<<DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART0_RxHead + 1) & UART_RX0_BUFFER_MASK;
    15b6:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <UART0_RxHead>
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	01 96       	adiw	r24, 0x01	; 1
    15be:	8f 71       	andi	r24, 0x1F	; 31
    15c0:	99 27       	eor	r25, r25
    
    if ( tmphead == UART0_RxTail ) {
    15c2:	40 91 a1 01 	lds	r20, 0x01A1	; 0x8001a1 <UART0_RxTail>
    15c6:	50 e0       	ldi	r21, 0x00	; 0
    15c8:	84 17       	cp	r24, r20
    15ca:	95 07       	cpc	r25, r21
    15cc:	39 f0       	breq	.+14     	; 0x15dc <__vector_18+0x4a>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    } else {
        /* store new index */
        UART0_RxHead = tmphead;
    15ce:	80 93 a2 01 	sts	0x01A2, r24	; 0x8001a2 <UART0_RxHead>
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    15d2:	fc 01       	movw	r30, r24
    15d4:	eb 55       	subi	r30, 0x5B	; 91
    15d6:	fe 4f       	sbci	r31, 0xFE	; 254
    15d8:	30 83       	st	Z, r19
    15da:	01 c0       	rjmp	.+2      	; 0x15de <__vector_18+0x4c>
    /* calculate buffer index */ 
    tmphead = ( UART0_RxHead + 1) & UART_RX0_BUFFER_MASK;
    
    if ( tmphead == UART0_RxTail ) {
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
    15dc:	22 e0       	ldi	r18, 0x02	; 2
        /* store new index */
        UART0_RxHead = tmphead;
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
    }
    UART0_LastRxError = lastRxError;   
    15de:	20 93 a0 01 	sts	0x01A0, r18	; 0x8001a0 <UART0_LastRxError>
}
    15e2:	ff 91       	pop	r31
    15e4:	ef 91       	pop	r30
    15e6:	9f 91       	pop	r25
    15e8:	8f 91       	pop	r24
    15ea:	5f 91       	pop	r21
    15ec:	4f 91       	pop	r20
    15ee:	3f 91       	pop	r19
    15f0:	2f 91       	pop	r18
    15f2:	0f 90       	pop	r0
    15f4:	0f be       	out	0x3f, r0	; 63
    15f6:	0f 90       	pop	r0
    15f8:	1f 90       	pop	r1
    15fa:	18 95       	reti

000015fc <__vector_19>:


ISR(UART0_TRANSMIT_INTERRUPT)
{
    15fc:	1f 92       	push	r1
    15fe:	0f 92       	push	r0
    1600:	0f b6       	in	r0, 0x3f	; 63
    1602:	0f 92       	push	r0
    1604:	11 24       	eor	r1, r1
    1606:	8f 93       	push	r24
    1608:	9f 93       	push	r25
    160a:	ef 93       	push	r30
    160c:	ff 93       	push	r31
    uint16_t tmptail;

    if ( UART0_TxHead != UART0_TxTail) {
    160e:	90 91 a4 01 	lds	r25, 0x01A4	; 0x8001a4 <UART0_TxHead>
    1612:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <UART0_TxTail>
    1616:	98 17       	cp	r25, r24
    1618:	79 f0       	breq	.+30     	; 0x1638 <__vector_19+0x3c>
        /* calculate and store new buffer index */
        tmptail = (UART0_TxTail + 1) & UART_TX0_BUFFER_MASK;
    161a:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <UART0_TxTail>
    161e:	90 e0       	ldi	r25, 0x00	; 0
    1620:	01 96       	adiw	r24, 0x01	; 1
    1622:	8f 71       	andi	r24, 0x1F	; 31
    1624:	99 27       	eor	r25, r25
        UART0_TxTail = tmptail;
    1626:	80 93 a3 01 	sts	0x01A3, r24	; 0x8001a3 <UART0_TxTail>
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
    162a:	fc 01       	movw	r30, r24
    162c:	eb 53       	subi	r30, 0x3B	; 59
    162e:	fe 4f       	sbci	r31, 0xFE	; 254
    1630:	80 81       	ld	r24, Z
    1632:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
    1636:	05 c0       	rjmp	.+10     	; 0x1642 <__vector_19+0x46>
    } else {
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~(1<<UART0_UDRIE);
    1638:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    163c:	8f 7d       	andi	r24, 0xDF	; 223
    163e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    }
}
    1642:	ff 91       	pop	r31
    1644:	ef 91       	pop	r30
    1646:	9f 91       	pop	r25
    1648:	8f 91       	pop	r24
    164a:	0f 90       	pop	r0
    164c:	0f be       	out	0x3f, r0	; 63
    164e:	0f 90       	pop	r0
    1650:	1f 90       	pop	r1
    1652:	18 95       	reti

00001654 <uart0_init>:
          UART0_CONTROL = _BV(RXEN0) | _BV(TXEN0); // enable TX and RX glitch free
          UCSR0C = (1<<UCSZ00) | (1<<UCSZ01); // control frame format
          UBRR0L = (uint8_t)( (F_CPU + BAUD * 4L) / (BAUD * 8L) - 1 );
    */
    
    UART0_TxHead = 0;
    1654:	10 92 a4 01 	sts	0x01A4, r1	; 0x8001a4 <UART0_TxHead>
    UART0_TxTail = 0;
    1658:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <UART0_TxTail>
    UART0_RxHead = 0;
    165c:	10 92 a2 01 	sts	0x01A2, r1	; 0x8001a2 <UART0_RxHead>
    UART0_RxTail = 0;
    1660:	10 92 a1 01 	sts	0x01A1, r1	; 0x8001a1 <UART0_RxTail>
    if ( baudrate & 0x8000 ) {
        UART0_STATUS = (1<<U2X);  //Enable 2x speed
        baudrate &= ~0x8000;
    }
#elif defined ( ATMEGA_USART0 )
    if ( baudrate & 0x8000 ) {
    1664:	97 ff       	sbrs	r25, 7
    1666:	04 c0       	rjmp	.+8      	; 0x1670 <uart0_init+0x1c>
        UART0_STATUS = (1<<U2X0);  //Enable 2x speed
    1668:	22 e0       	ldi	r18, 0x02	; 2
    166a:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7e00c0>
        baudrate &= ~0x8000;
    166e:	9f 77       	andi	r25, 0x7F	; 127
    UBRRH = (uint8_t)(baudrate>>8);
    UBRRL = (uint8_t) baudrate;

#elif defined ( ATMEGA_USART0 )
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = (1<<RXCIE0)|(1<<RXEN0)|(1<<TXEN0);
    1670:	28 e9       	ldi	r18, 0x98	; 152
    1672:	20 93 c1 00 	sts	0x00C1, r18	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>

    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
#ifdef URSEL0
    UCSR0C = (1<<URSEL0)|(3<<UCSZ00);
#else
    UCSR0C = (3<<UCSZ00);
    1676:	26 e0       	ldi	r18, 0x06	; 6
    1678:	20 93 c2 00 	sts	0x00C2, r18	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
#endif /* defined( ATMEGA_USART0 ) */

    /* Set ATMEGA_USART0 baud rate */
    UBRR0H = (uint8_t)(baudrate>>8);
    167c:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
    UBRR0L = (uint8_t) baudrate;
    1680:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
    1684:	08 95       	ret

00001686 <uart0_getc>:
uint16_t uart0_getc(void)
{
    uint16_t tmptail;
    uint8_t data;

    if ( UART0_RxHead == UART0_RxTail ) {
    1686:	90 91 a2 01 	lds	r25, 0x01A2	; 0x8001a2 <UART0_RxHead>
    168a:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <UART0_RxTail>
    168e:	98 17       	cp	r25, r24
    1690:	a1 f0       	breq	.+40     	; 0x16ba <uart0_getc+0x34>
        return UART_NO_DATA;   /* no data available */
    }

    /* calculate /store buffer index */
    tmptail = (UART0_RxTail + 1) & UART_RX0_BUFFER_MASK;
    1692:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <UART0_RxTail>
    1696:	90 e0       	ldi	r25, 0x00	; 0
    1698:	01 96       	adiw	r24, 0x01	; 1
    169a:	8f 71       	andi	r24, 0x1F	; 31
    169c:	99 27       	eor	r25, r25
    UART0_RxTail = tmptail;
    169e:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <UART0_RxTail>

    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
    16a2:	fc 01       	movw	r30, r24
    16a4:	eb 55       	subi	r30, 0x5B	; 91
    16a6:	fe 4f       	sbci	r31, 0xFE	; 254
    16a8:	20 81       	ld	r18, Z

    return (UART0_LastRxError << 8) + data;
    16aa:	80 91 a0 01 	lds	r24, 0x01A0	; 0x8001a0 <UART0_LastRxError>
    16ae:	90 e0       	ldi	r25, 0x00	; 0
    16b0:	98 2f       	mov	r25, r24
    16b2:	88 27       	eor	r24, r24
    16b4:	82 0f       	add	r24, r18
    16b6:	91 1d       	adc	r25, r1
    16b8:	08 95       	ret
{
    uint16_t tmptail;
    uint8_t data;

    if ( UART0_RxHead == UART0_RxTail ) {
        return UART_NO_DATA;   /* no data available */
    16ba:	80 e0       	ldi	r24, 0x00	; 0
    16bc:	91 e0       	ldi	r25, 0x01	; 1
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];

    return (UART0_LastRxError << 8) + data;

} /* uart0_getc */
    16be:	08 95       	ret

000016c0 <uart0_putc>:

void uart0_putc(uint8_t data)
{
    uint16_t tmphead;

    tmphead  = (UART0_TxHead + 1) & UART_TX0_BUFFER_MASK;
    16c0:	20 91 a4 01 	lds	r18, 0x01A4	; 0x8001a4 <UART0_TxHead>
    16c4:	30 e0       	ldi	r19, 0x00	; 0
    16c6:	2f 5f       	subi	r18, 0xFF	; 255
    16c8:	3f 4f       	sbci	r19, 0xFF	; 255
    16ca:	2f 71       	andi	r18, 0x1F	; 31
    16cc:	33 27       	eor	r19, r19

    while ( tmphead == UART0_TxTail ) {
    16ce:	40 91 a3 01 	lds	r20, 0x01A3	; 0x8001a3 <UART0_TxTail>
    16d2:	50 e0       	ldi	r21, 0x00	; 0
    16d4:	24 17       	cp	r18, r20
    16d6:	35 07       	cpc	r19, r21
    16d8:	d1 f3       	breq	.-12     	; 0x16ce <uart0_putc+0xe>
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
    16da:	f9 01       	movw	r30, r18
    16dc:	eb 53       	subi	r30, 0x3B	; 59
    16de:	fe 4f       	sbci	r31, 0xFE	; 254
    16e0:	80 83       	st	Z, r24
    UART0_TxHead = tmphead;
    16e2:	20 93 a4 01 	sts	0x01A4, r18	; 0x8001a4 <UART0_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL    |= (1<<UART0_UDRIE);
    16e6:	80 91 c1 00 	lds	r24, 0x00C1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    16ea:	80 62       	ori	r24, 0x20	; 32
    16ec:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    16f0:	08 95       	ret

000016f2 <uartstream0_putchar>:
	return &uartstream0_f;
}	

static int uartstream0_putchar(char c, FILE *stream)
{
	uart0_putc((uint8_t) c);
    16f2:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <uart0_putc>
	return 0;
}
    16f6:	80 e0       	ldi	r24, 0x00	; 0
    16f8:	90 e0       	ldi	r25, 0x00	; 0
    16fa:	08 95       	ret

000016fc <uart0_available>:
} /* uart0_flush */

/* number of bytes available in the receive buffer */
uint16_t uart0_available(void)
{
    return (UART_RX0_BUFFER_SIZE + UART0_RxHead - UART0_RxTail) & UART_RX0_BUFFER_MASK;
    16fc:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <UART0_RxHead>
    1700:	20 91 a1 01 	lds	r18, 0x01A1	; 0x8001a1 <UART0_RxTail>
    1704:	90 e0       	ldi	r25, 0x00	; 0
    1706:	80 96       	adiw	r24, 0x20	; 32
    1708:	82 1b       	sub	r24, r18
    170a:	91 09       	sbc	r25, r1
} /* uart0_available */
    170c:	8f 71       	andi	r24, 0x1F	; 31
    170e:	99 27       	eor	r25, r25
    1710:	08 95       	ret

00001712 <uartstream0_getchar>:
}

static int uartstream0_getchar(FILE *stream)
{
	uint16_t res;
	while( !(uart0_available()) );  // wait for input
    1712:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <uart0_available>
    1716:	89 2b       	or	r24, r25
    1718:	e1 f3       	breq	.-8      	; 0x1712 <uartstream0_getchar>
    res = uart0_getc();
    171a:	0e 94 43 0b 	call	0x1686	; 0x1686 <uart0_getc>
    if(res == '\r') res = '\n';
    171e:	8d 30       	cpi	r24, 0x0D	; 13
    1720:	91 05       	cpc	r25, r1
    1722:	11 f4       	brne	.+4      	; 0x1728 <uartstream0_getchar+0x16>
    1724:	8a e0       	ldi	r24, 0x0A	; 10
    1726:	90 e0       	ldi	r25, 0x00	; 0
	return (int) (res & 0xFF);
}
    1728:	99 27       	eor	r25, r25
    172a:	08 95       	ret

0000172c <uartstream0_init>:
// Stream declaration for stdio
static FILE uartstream0_f = FDEV_SETUP_STREAM(uartstream0_putchar, uartstream0_getchar, _FDEV_SETUP_RW);

/* Initialize the file handle, return the file handle  */
FILE *uartstream0_init(uint32_t baudrate)
{
    172c:	0f 93       	push	r16
    172e:	1f 93       	push	r17
    1730:	8b 01       	movw	r16, r22
    1732:	9c 01       	movw	r18, r24
	uart0_init(UART_BAUD_SELECT(baudrate, F_CPU));
    1734:	dc 01       	movw	r26, r24
    1736:	cb 01       	movw	r24, r22
    1738:	80 5a       	subi	r24, 0xA0	; 160
    173a:	9c 41       	sbci	r25, 0x1C	; 28
    173c:	a9 4e       	sbci	r26, 0xE9	; 233
    173e:	bf 4f       	sbci	r27, 0xFF	; 255
    1740:	bc 01       	movw	r22, r24
    1742:	cd 01       	movw	r24, r26
    1744:	43 e0       	ldi	r20, 0x03	; 3
    1746:	66 0f       	add	r22, r22
    1748:	77 1f       	adc	r23, r23
    174a:	88 1f       	adc	r24, r24
    174c:	99 1f       	adc	r25, r25
    174e:	4a 95       	dec	r20
    1750:	d1 f7       	brne	.-12     	; 0x1746 <uartstream0_init+0x1a>
    1752:	a9 01       	movw	r20, r18
    1754:	98 01       	movw	r18, r16
    1756:	e4 e0       	ldi	r30, 0x04	; 4
    1758:	22 0f       	add	r18, r18
    175a:	33 1f       	adc	r19, r19
    175c:	44 1f       	adc	r20, r20
    175e:	55 1f       	adc	r21, r21
    1760:	ea 95       	dec	r30
    1762:	d1 f7       	brne	.-12     	; 0x1758 <uartstream0_init+0x2c>
    1764:	0e 94 3a 10 	call	0x2074	; 0x2074 <__udivmodsi4>
    1768:	c9 01       	movw	r24, r18
    176a:	01 97       	sbiw	r24, 0x01	; 1
    176c:	0e 94 2a 0b 	call	0x1654	; 0x1654 <uart0_init>
	return &uartstream0_f;
}	
    1770:	80 e0       	ldi	r24, 0x00	; 0
    1772:	91 e0       	ldi	r25, 0x01	; 1
    1774:	1f 91       	pop	r17
    1776:	0f 91       	pop	r16
    1778:	08 95       	ret

0000177a <__vector_21>:
volatile uint8_t analog_reference;

static uint8_t free_running;

// Interrupt service routine for enable_ADC_auto_conversion
ISR(ADC_vect){
    177a:	1f 92       	push	r1
    177c:	0f 92       	push	r0
    177e:	0f b6       	in	r0, 0x3f	; 63
    1780:	0f 92       	push	r0
    1782:	11 24       	eor	r1, r1
    1784:	2f 93       	push	r18
    1786:	8f 93       	push	r24
    1788:	9f 93       	push	r25
    178a:	ef 93       	push	r30
    178c:	ff 93       	push	r31
    // ADCL contain lower 8 bits, ADCH upper (two bits)
    // Must read ADCL first (news ADC is now defined for this)
    adc[adc_channel] = ADC;
    178e:	e0 91 7d 03 	lds	r30, 0x037D	; 0x80037d <adc_channel>
    1792:	f0 e0       	ldi	r31, 0x00	; 0
    1794:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
    1798:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
    179c:	ee 0f       	add	r30, r30
    179e:	ff 1f       	adc	r31, r31
    17a0:	e1 58       	subi	r30, 0x81	; 129
    17a2:	fc 4f       	sbci	r31, 0xFC	; 252
    17a4:	91 83       	std	Z+1, r25	; 0x01
    17a6:	80 83       	st	Z, r24
    //adc[adc_channel] = ADCL | (ADCH << 8);
    
    ++adc_channel;
    17a8:	80 91 7d 03 	lds	r24, 0x037D	; 0x80037d <adc_channel>
    17ac:	8f 5f       	subi	r24, 0xFF	; 255
    17ae:	80 93 7d 03 	sts	0x037D, r24	; 0x80037d <adc_channel>
    
    // skip since only ch 0,1,6,7: ALT_I,ALT_V,PWR_I,PWR_V are used for analog input
    if (adc_channel == 2)
    17b2:	80 91 7d 03 	lds	r24, 0x037D	; 0x80037d <adc_channel>
    17b6:	82 30       	cpi	r24, 0x02	; 2
    17b8:	19 f4       	brne	.+6      	; 0x17c0 <__vector_21+0x46>
    {
        adc_channel = 6;
    17ba:	86 e0       	ldi	r24, 0x06	; 6
    17bc:	80 93 7d 03 	sts	0x037D, r24	; 0x80037d <adc_channel>
    }
    
    if (adc_channel >= ADC_CHANNELS) 
    17c0:	80 91 7d 03 	lds	r24, 0x037D	; 0x80037d <adc_channel>
    17c4:	88 30       	cpi	r24, 0x08	; 8
    17c6:	b0 f4       	brcc	.+44     	; 0x17f4 <__vector_21+0x7a>

    }

#if defined(ADMUX)
    // clear the mux to select the next channel to do conversion without changing the reference
    ADMUX &= ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    17c8:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
    17cc:	80 7f       	andi	r24, 0xF0	; 240
    17ce:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
        
    // use a stack register to reset the referance, most likly it is not changed and fliping the hardware bit would mess up the reading.
    ADMUX = ( (ADMUX & ~(ADREFSMASK) & ~(1<<ADLAR) ) | analog_reference ) + adc_channel;
    17d2:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
    17d6:	20 91 7e 03 	lds	r18, 0x037E	; 0x80037e <analog_reference>
    17da:	90 91 7d 03 	lds	r25, 0x037D	; 0x80037d <adc_channel>
    17de:	8f 71       	andi	r24, 0x1F	; 31
    17e0:	82 2b       	or	r24, r18
    17e2:	89 0f       	add	r24, r25
    17e4:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
#else
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

    // set ADSC in ADCSRA, ADC Start Conversion
    ADCSRA |= (1<<ADSC);
    17e8:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    17ec:	80 64       	ori	r24, 0x40	; 64
    17ee:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    17f2:	0c c0       	rjmp	.+24     	; 0x180c <__vector_21+0x92>
        adc_channel = 6;
    }
    
    if (adc_channel >= ADC_CHANNELS) 
    {
        adc_channel = 0;
    17f4:	10 92 7d 03 	sts	0x037D, r1	; 0x80037d <adc_channel>
        adc[ADC_CHANNELS] = 0x7FFF; // mark to notify that burst is done
    17f8:	8f ef       	ldi	r24, 0xFF	; 255
    17fa:	9f e7       	ldi	r25, 0x7F	; 127
    17fc:	90 93 90 03 	sts	0x0390, r25	; 0x800390 <adc+0x11>
    1800:	80 93 8f 03 	sts	0x038F, r24	; 0x80038f <adc+0x10>
        if (!free_running)
    1804:	80 91 e5 01 	lds	r24, 0x01E5	; 0x8001e5 <free_running>
    1808:	81 11       	cpse	r24, r1
    180a:	de cf       	rjmp	.-68     	; 0x17c8 <__vector_21+0x4e>
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

    // set ADSC in ADCSRA, ADC Start Conversion
    ADCSRA |= (1<<ADSC);
}
    180c:	ff 91       	pop	r31
    180e:	ef 91       	pop	r30
    1810:	9f 91       	pop	r25
    1812:	8f 91       	pop	r24
    1814:	2f 91       	pop	r18
    1816:	0f 90       	pop	r0
    1818:	0f be       	out	0x3f, r0	; 63
    181a:	0f 90       	pop	r0
    181c:	1f 90       	pop	r1
    181e:	18 95       	reti

00001820 <init_ADC_single_conversion>:
void init_ADC_single_conversion(uint8_t reference)
{
    // The user must select the reference they want to initialization the ADC with, 
    // it should not be automagic. Smoke will get let out if AREF is connected to
    // another source while AVCC is selected. AREF should not be run to a pin.
    analog_reference = reference;
    1820:	80 93 7e 03 	sts	0x037E, r24	; 0x80037e <analog_reference>
    free_running = 0;
    1824:	10 92 e5 01 	sts	0x01E5, r1	; 0x8001e5 <free_running>

#if defined(ADMUX)
    // clear the channel select MUX
    uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    1828:	ec e7       	ldi	r30, 0x7C	; 124
    182a:	f0 e0       	ldi	r31, 0x00	; 0
    182c:	90 81       	ld	r25, Z

    // clear the reference bits REFS0, REFS1[,REFS2]
    local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    
    // select the reference so it has time to stabalize.
    ADMUX = local_ADMUX | reference ;
    182e:	90 73       	andi	r25, 0x30	; 48
    1830:	89 2b       	or	r24, r25
    1832:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		ADCSRA |= (1<<ADPS2);
		ADCSRA |= (1<<ADPS1);
		ADCSRA |= (1<<ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		ADCSRA |= (1<<ADPS2);
    1834:	ea e7       	ldi	r30, 0x7A	; 122
    1836:	f0 e0       	ldi	r31, 0x00	; 0
    1838:	80 81       	ld	r24, Z
    183a:	84 60       	ori	r24, 0x04	; 4
    183c:	80 83       	st	Z, r24
		ADCSRA |= (1<<ADPS1);
    183e:	80 81       	ld	r24, Z
    1840:	82 60       	ori	r24, 0x02	; 2
    1842:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS0);
    1844:	80 81       	ld	r24, Z
    1846:	8e 7f       	andi	r24, 0xFE	; 254
    1848:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS2);
		ADCSRA &= ~(1<<ADPS1);
        ADCSRA |= (1<<ADPS0);
	#endif
	// enable a2d conversions
	ADCSRA |= (1<<ADEN);
    184a:	80 81       	ld	r24, Z
    184c:	80 68       	ori	r24, 0x80	; 128
    184e:	80 83       	st	Z, r24
#else
#   error missing ADCSRA register which is used to set the prescaler range
#endif
    ADC_auto_conversion = 0;
    1850:	10 92 91 03 	sts	0x0391, r1	; 0x800391 <ADC_auto_conversion>
    1854:	08 95       	ret

00001856 <enable_ADC_auto_conversion>:

/* This changes the ADC to Auto Trigger mode. It will take readings on each 
    channel and hold them in an array. The array value is accessed by reading from adc[]  */
void enable_ADC_auto_conversion(uint8_t free_run)
{
    adc_channel = 0;
    1856:	10 92 7d 03 	sts	0x037D, r1	; 0x80037d <adc_channel>
    adc[ADC_CHANNELS] = 0x00;
    185a:	10 92 90 03 	sts	0x0390, r1	; 0x800390 <adc+0x11>
    185e:	10 92 8f 03 	sts	0x038F, r1	; 0x80038f <adc+0x10>
    free_running = free_run;
    1862:	80 93 e5 01 	sts	0x01E5, r24	; 0x8001e5 <free_running>
    //      EXTERNAL_AREF 0
    //      EXTERNAL_AVCC (1<<REFS0)
    //      INTERNAL_1V1 (1<<REFS1) | (1<<REFS0)
#if defined(ADMUX)
    // clear the channel select MUX
    uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    1866:	ec e7       	ldi	r30, 0x7C	; 124
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	80 81       	ld	r24, Z

    // clear the reference bits REFS0, REFS1[,REFS2]
    local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    
    // select the reference so it has time to stabalize.
    ADMUX = local_ADMUX | analog_reference ;
    186c:	90 91 7e 03 	lds	r25, 0x037E	; 0x80037e <analog_reference>
    1870:	80 73       	andi	r24, 0x30	; 48
    1872:	89 2b       	or	r24, r25
    1874:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		ADCSRA |= (1<<ADPS2);
		ADCSRA |= (1<<ADPS1);
		ADCSRA |= (1<<ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		ADCSRA |= (1<<ADPS2);
    1876:	ea e7       	ldi	r30, 0x7A	; 122
    1878:	f0 e0       	ldi	r31, 0x00	; 0
    187a:	80 81       	ld	r24, Z
    187c:	84 60       	ori	r24, 0x04	; 4
    187e:	80 83       	st	Z, r24
		ADCSRA |= (1<<ADPS1);
    1880:	80 81       	ld	r24, Z
    1882:	82 60       	ori	r24, 0x02	; 2
    1884:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS0);
    1886:	80 81       	ld	r24, Z
    1888:	8e 7f       	andi	r24, 0xFE	; 254
    188a:	80 83       	st	Z, r24
		ADCSRA &= ~(1<<ADPS1);
        ADCSRA |= (1<<ADPS0);
	#endif
    
	// Power up the ADC and set it for a single conversion with interrupts enabled
    ADCSRA = ( (ADCSRA | (1<<ADEN) ) & ~(1<<ADATE) ) | (1 << ADIE);
    188c:	80 81       	ld	r24, Z
    188e:	87 75       	andi	r24, 0x57	; 87
    1890:	88 68       	ori	r24, 0x88	; 136
    1892:	80 83       	st	Z, r24

    // Start an ADC Conversion 
    ADCSRA |= (1<<ADSC);
    1894:	80 81       	ld	r24, Z
    1896:	80 64       	ori	r24, 0x40	; 64
    1898:	80 83       	st	Z, r24
#else
#   error missing ADCSRA register which has ADSC bit that is used to start a conversion
#endif
    ADC_auto_conversion =1;
    189a:	81 e0       	ldi	r24, 0x01	; 1
    189c:	80 93 91 03 	sts	0x0391, r24	; 0x800391 <ADC_auto_conversion>
    18a0:	08 95       	ret

000018a2 <analogRead>:


// Use the ADC channel number only (not the pin number)
int analogRead(uint8_t channel)
{
    if (ADC_auto_conversion)
    18a2:	90 91 91 03 	lds	r25, 0x0391	; 0x800391 <ADC_auto_conversion>
    18a6:	99 23       	and	r25, r25
    18a8:	61 f0       	breq	.+24     	; 0x18c2 <analogRead+0x20>
    {
        ATOMIC_BLOCK ( ATOMIC_RESTORESTATE )
    18aa:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    18ac:	f8 94       	cli
        {
            // this moves two byes one at a time, so the ISR could change it durring the move
            return adc[channel];
    18ae:	e8 2f       	mov	r30, r24
    18b0:	f0 e0       	ldi	r31, 0x00	; 0
    18b2:	ee 0f       	add	r30, r30
    18b4:	ff 1f       	adc	r31, r31
    18b6:	e1 58       	subi	r30, 0x81	; 129
    18b8:	fc 4f       	sbci	r31, 0xFC	; 252
    18ba:	80 81       	ld	r24, Z
    18bc:	91 81       	ldd	r25, Z+1	; 0x01
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    18be:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    18c0:	08 95       	ret
        ADCSRB = (ADCSRB & ~(1 << MUX5)) | (((channel >> 3) & 0x01) << MUX5);
#endif
      
#if defined(ADMUX)
        // clear the channel select MUX, ADLAR is not changed (0 is the default).
        uint8_t local_ADMUX = ADMUX & ~(1<<MUX3) & ~(1<<MUX2) & ~(1<<MUX1) & ~(1<<MUX0);
    18c2:	20 91 7c 00 	lds	r18, 0x007C	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>

        // clear the reference bits REFS0, REFS1[,REFS2]
        local_ADMUX = (local_ADMUX & ~(ADREFSMASK));
    18c6:	20 73       	andi	r18, 0x30	; 48
        
        // select the reference
        local_ADMUX = local_ADMUX | analog_reference ;
    18c8:	90 91 7e 03 	lds	r25, 0x037E	; 0x80037e <analog_reference>
    
        // select the channel (note MUX4 has some things for advanced users).
        ADMUX = local_ADMUX | (channel & 0x07) ;
    18cc:	e8 2f       	mov	r30, r24
    18ce:	e7 70       	andi	r30, 0x07	; 7
    18d0:	82 2f       	mov	r24, r18
    18d2:	89 2b       	or	r24, r25
    18d4:	e8 2b       	or	r30, r24
    18d6:	e0 93 7c 00 	sts	0x007C, r30	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
#   error missing ADMUX register which is used to sellect the reference and channel
#endif

#if defined(ADCSRA) && defined(ADCL)
        // start the conversion
        ADCSRA |= (1 <<ADSC);
    18da:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    18de:	80 64       	ori	r24, 0x40	; 64
    18e0:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>

        // ADSC is cleared when the conversion finishes
        while (ADCSRA & (1 <<ADSC));    
    18e4:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    18e8:	86 fd       	sbrc	r24, 6
    18ea:	fc cf       	rjmp	.-8      	; 0x18e4 <analogRead+0x42>

        // we have to read ADCL first; doing so locks both ADCL
        // and ADCH until ADCH is read. 
        low  = ADCL;
    18ec:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
        high = ADCH;
    18f0:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
#else
#   error missing ADCSRA register which has ADSC bit that is used to start a conversion
#endif

        // combine the two bytes
        return (high << 8) | low;
    18f4:	90 e0       	ldi	r25, 0x00	; 0
    18f6:	92 2b       	or	r25, r18
    }
    // this should never run.
    return -1;
}
    18f8:	08 95       	ret

000018fa <__vector_16>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
ISR(TIM0_OVF_vect)
#else
ISR(TIMER0_OVF_vect)
#endif
{
    18fa:	1f 92       	push	r1
    18fc:	0f 92       	push	r0
    18fe:	0f b6       	in	r0, 0x3f	; 63
    1900:	0f 92       	push	r0
    1902:	11 24       	eor	r1, r1
    1904:	2f 93       	push	r18
    1906:	3f 93       	push	r19
    1908:	8f 93       	push	r24
    190a:	9f 93       	push	r25
    190c:	af 93       	push	r26
    190e:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    1910:	80 91 e7 01 	lds	r24, 0x01E7	; 0x8001e7 <timer0_millis>
    1914:	90 91 e8 01 	lds	r25, 0x01E8	; 0x8001e8 <timer0_millis+0x1>
    1918:	a0 91 e9 01 	lds	r26, 0x01E9	; 0x8001e9 <timer0_millis+0x2>
    191c:	b0 91 ea 01 	lds	r27, 0x01EA	; 0x8001ea <timer0_millis+0x3>
	unsigned char f = timer0_fract;
    1920:	30 91 e6 01 	lds	r19, 0x01E6	; 0x8001e6 <timer0_fract>

	m += MILLIS_INC;
	f += FRACT_INC;
    1924:	2d e2       	ldi	r18, 0x2D	; 45
    1926:	23 0f       	add	r18, r19
	if (f >= FRACT_MAX) {
    1928:	2d 37       	cpi	r18, 0x7D	; 125
    192a:	20 f4       	brcc	.+8      	; 0x1934 <__vector_16+0x3a>
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
	unsigned char f = timer0_fract;

	m += MILLIS_INC;
    192c:	01 96       	adiw	r24, 0x01	; 1
    192e:	a1 1d       	adc	r26, r1
    1930:	b1 1d       	adc	r27, r1
    1932:	05 c0       	rjmp	.+10     	; 0x193e <__vector_16+0x44>
	f += FRACT_INC;
	if (f >= FRACT_MAX) {
		f -= FRACT_MAX;
    1934:	20 eb       	ldi	r18, 0xB0	; 176
    1936:	23 0f       	add	r18, r19
		m += 1;
    1938:	02 96       	adiw	r24, 0x02	; 2
    193a:	a1 1d       	adc	r26, r1
    193c:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    193e:	20 93 e6 01 	sts	0x01E6, r18	; 0x8001e6 <timer0_fract>
	timer0_millis = m;
    1942:	80 93 e7 01 	sts	0x01E7, r24	; 0x8001e7 <timer0_millis>
    1946:	90 93 e8 01 	sts	0x01E8, r25	; 0x8001e8 <timer0_millis+0x1>
    194a:	a0 93 e9 01 	sts	0x01E9, r26	; 0x8001e9 <timer0_millis+0x2>
    194e:	b0 93 ea 01 	sts	0x01EA, r27	; 0x8001ea <timer0_millis+0x3>
	timer0_overflow_count++;
    1952:	80 91 eb 01 	lds	r24, 0x01EB	; 0x8001eb <timer0_overflow_count>
    1956:	90 91 ec 01 	lds	r25, 0x01EC	; 0x8001ec <timer0_overflow_count+0x1>
    195a:	a0 91 ed 01 	lds	r26, 0x01ED	; 0x8001ed <timer0_overflow_count+0x2>
    195e:	b0 91 ee 01 	lds	r27, 0x01EE	; 0x8001ee <timer0_overflow_count+0x3>
    1962:	01 96       	adiw	r24, 0x01	; 1
    1964:	a1 1d       	adc	r26, r1
    1966:	b1 1d       	adc	r27, r1
    1968:	80 93 eb 01 	sts	0x01EB, r24	; 0x8001eb <timer0_overflow_count>
    196c:	90 93 ec 01 	sts	0x01EC, r25	; 0x8001ec <timer0_overflow_count+0x1>
    1970:	a0 93 ed 01 	sts	0x01ED, r26	; 0x8001ed <timer0_overflow_count+0x2>
    1974:	b0 93 ee 01 	sts	0x01EE, r27	; 0x8001ee <timer0_overflow_count+0x3>
}
    1978:	bf 91       	pop	r27
    197a:	af 91       	pop	r26
    197c:	9f 91       	pop	r25
    197e:	8f 91       	pop	r24
    1980:	3f 91       	pop	r19
    1982:	2f 91       	pop	r18
    1984:	0f 90       	pop	r0
    1986:	0f be       	out	0x3f, r0	; 63
    1988:	0f 90       	pop	r0
    198a:	1f 90       	pop	r1
    198c:	18 95       	reti

0000198e <millis>:

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    198e:	2f b7       	in	r18, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    1990:	f8 94       	cli
	m = timer0_millis;
    1992:	60 91 e7 01 	lds	r22, 0x01E7	; 0x8001e7 <timer0_millis>
    1996:	70 91 e8 01 	lds	r23, 0x01E8	; 0x8001e8 <timer0_millis+0x1>
    199a:	80 91 e9 01 	lds	r24, 0x01E9	; 0x8001e9 <timer0_millis+0x2>
    199e:	90 91 ea 01 	lds	r25, 0x01EA	; 0x8001ea <timer0_millis+0x3>
	SREG = oldSREG;
    19a2:	2f bf       	out	0x3f, r18	; 63

	return m;
}
    19a4:	08 95       	ret

000019a6 <initTimers>:
{
	// on the ATmega168, timer 0 is also set for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	TCCR0A |= (1<<WGM01);
    19a6:	84 b5       	in	r24, 0x24	; 36
    19a8:	82 60       	ori	r24, 0x02	; 2
    19aa:	84 bd       	out	0x24, r24	; 36
	TCCR0A |= (1<<WGM00);
    19ac:	84 b5       	in	r24, 0x24	; 36
    19ae:	81 60       	ori	r24, 0x01	; 1
    19b0:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	TCCR0 |= (1<<CS01);
	TCCR0 |= (1<<CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	TCCR0B |= (1<<CS01);
    19b2:	85 b5       	in	r24, 0x25	; 37
    19b4:	82 60       	ori	r24, 0x02	; 2
    19b6:	85 bd       	out	0x25, r24	; 37
	TCCR0B |= (1<<CS00);
    19b8:	85 b5       	in	r24, 0x25	; 37
    19ba:	81 60       	ori	r24, 0x01	; 1
    19bc:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	TIMSK |= (1<<TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	TIMSK0 |= (1<<TOIE0);
    19be:	ee e6       	ldi	r30, 0x6E	; 110
    19c0:	f0 e0       	ldi	r31, 0x00	; 0
    19c2:	80 81       	ld	r24, Z
    19c4:	81 60       	ori	r24, 0x01	; 1
    19c6:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    19c8:	e1 e8       	ldi	r30, 0x81	; 129
    19ca:	f0 e0       	ldi	r31, 0x00	; 0
    19cc:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	TCCR1B |= (1<<CS11);
    19ce:	80 81       	ld	r24, Z
    19d0:	82 60       	ori	r24, 0x02	; 2
    19d2:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	TCCR1B |= (1<<CS10);
    19d4:	80 81       	ld	r24, Z
    19d6:	81 60       	ori	r24, 0x01	; 1
    19d8:	80 83       	st	Z, r24
	TCCR1 |= (1<<CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	TCCR1A |= (1<<WGM10);
    19da:	e0 e8       	ldi	r30, 0x80	; 128
    19dc:	f0 e0       	ldi	r31, 0x00	; 0
    19de:	80 81       	ld	r24, Z
    19e0:	81 60       	ori	r24, 0x01	; 1
    19e2:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	TCCR2 |= (1<<CS22);
#elif defined(TCCR2B) && defined(CS22)
	TCCR2B |= (1<<CS22);
    19e4:	e1 eb       	ldi	r30, 0xB1	; 177
    19e6:	f0 e0       	ldi	r31, 0x00	; 0
    19e8:	80 81       	ld	r24, Z
    19ea:	84 60       	ori	r24, 0x04	; 4
    19ec:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	TCCR2 |= (1<<WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	TCCR2A |= (1<<WGM20);
    19ee:	e0 eb       	ldi	r30, 0xB0	; 176
    19f0:	f0 e0       	ldi	r31, 0x00	; 0
    19f2:	80 81       	ld	r24, Z
    19f4:	81 60       	ori	r24, 0x01	; 1
    19f6:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	TCCR3B |= (1<<CS31);		// set timer 3 prescale factor to 64
    19f8:	e1 e9       	ldi	r30, 0x91	; 145
    19fa:	f0 e0       	ldi	r31, 0x00	; 0
    19fc:	80 81       	ld	r24, Z
    19fe:	82 60       	ori	r24, 0x02	; 2
    1a00:	80 83       	st	Z, r24
	TCCR3B |= (1<<CS30);
    1a02:	80 81       	ld	r24, Z
    1a04:	81 60       	ori	r24, 0x01	; 1
    1a06:	80 83       	st	Z, r24
	TCCR3A |= (1<<WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    1a08:	e0 e9       	ldi	r30, 0x90	; 144
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	80 81       	ld	r24, Z
    1a0e:	81 60       	ori	r24, 0x01	; 1
    1a10:	80 83       	st	Z, r24
	TCCR4D |= (1<<WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	TCCR4A |= (1<<PWM4A);		// enable PWM mode for comparator OCR4A
	TCCR4C |= (1<<PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	TCCR4B |= (1<<CS41);		// set timer 4 prescale factor to 64
    1a12:	e1 ea       	ldi	r30, 0xA1	; 161
    1a14:	f0 e0       	ldi	r31, 0x00	; 0
    1a16:	80 81       	ld	r24, Z
    1a18:	82 60       	ori	r24, 0x02	; 2
    1a1a:	80 83       	st	Z, r24
	TCCR4B |= (1<<CS40);
    1a1c:	80 81       	ld	r24, Z
    1a1e:	81 60       	ori	r24, 0x01	; 1
    1a20:	80 83       	st	Z, r24
	TCCR4A |= (1<<WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    1a22:	e0 ea       	ldi	r30, 0xA0	; 160
    1a24:	f0 e0       	ldi	r31, 0x00	; 0
    1a26:	80 81       	ld	r24, Z
    1a28:	81 60       	ori	r24, 0x01	; 1
    1a2a:	80 83       	st	Z, r24
    1a2c:	08 95       	ret

00001a2e <transmit0_default>:
static volatile uint8_t twi0_sendStop;			// should the transaction end with a stop
static volatile uint8_t twi0_inRepStart;			// in the middle of a repeated start

// used to initalize the Transmit functions in case they are not used.
void transmit0_default(void)
{
    1a2e:	08 95       	ret

00001a30 <receive0_default>:

typedef void (*PointerToTransmit)(void);

// used to initalize the Receive functions in case they are not used.
void receive0_default(uint8_t *rxBuffer, int rxBufferIndex)
{
    1a30:	08 95       	ret

00001a32 <twi0_init>:

/* init twi pins and set bitrate */
void twi0_init(uint8_t pull_up)
{
    // initialize state
    twi0_state = TWI0_READY;
    1a32:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    twi0_sendStop = 1;		// default value
    1a36:	91 e0       	ldi	r25, 0x01	; 1
    1a38:	90 93 56 02 	sts	0x0256, r25	; 0x800256 <twi0_sendStop>
    twi0_inRepStart = 0;
    1a3c:	10 92 55 02 	sts	0x0255, r1	; 0x800255 <twi0_inRepStart>

    // Do not use pull-up for twi pins if the MCU is running at a higher voltage.
    // e.g. if MCU has 5V and others have 3.3V do not use the pull-up. 
    if (pull_up) 
    1a40:	88 23       	and	r24, r24
    1a42:	21 f0       	breq	.+8      	; 0x1a4c <twi0_init+0x1a>
    {
#if defined(__AVR_ATmega328PB__) 
        DDRC &= ~(1 << DDC4);  // clear the ddr bit to set as an input
    1a44:	3c 98       	cbi	0x07, 4	; 7
        PORTC |= (1 << PORTC4);  // write a one to the port bit to enable the pull-up
    1a46:	44 9a       	sbi	0x08, 4	; 8
        DDRC &= ~(1 << DDC5);
    1a48:	3d 98       	cbi	0x07, 5	; 7
        PORTC |= (1 << PORTC5); 
    1a4a:	45 9a       	sbi	0x08, 5	; 8
#error "no I2C definition for MCU available"
#endif
    }

    // initialize twi prescaler and bit rate
    TWSR0 &= ~((1<<TWPS0));
    1a4c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    1a50:	8e 7f       	andi	r24, 0xFE	; 254
    1a52:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    TWSR0 &= ~((1<<TWPS1));
    1a56:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    1a5a:	8d 7f       	andi	r24, 0xFD	; 253
    1a5c:	80 93 b9 00 	sts	0x00B9, r24	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    TWBR0 = ((F_CPU / TWI0_FREQ) - 16) / 2;
    1a60:	84 e3       	ldi	r24, 0x34	; 52
    1a62:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
    SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR0))
    note: TWBR0 should be 10 or higher for master mode
    It is 72 for a 16mhz Wiring board with 100kHz TWI */

    // enable twi module, acks, and twi interrupt
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA);
    1a66:	85 e4       	ldi	r24, 0x45	; 69
    1a68:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1a6c:	08 95       	ret

00001a6e <twi0_setAddress>:

/* init slave address and enable interrupt */
void twi0_setAddress(uint8_t address)
{
    // set twi slave address (skip over TWGCE bit)
    TWAR0 = address << 1;
    1a6e:	88 0f       	add	r24, r24
    1a70:	80 93 ba 00 	sts	0x00BA, r24	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
    1a74:	08 95       	ret

00001a76 <twi0_transmit>:
uint8_t twi0_transmit(const uint8_t* data, uint8_t length)
{
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI0_BUFFER_LENGTH < length)
    1a76:	61 32       	cpi	r22, 0x21	; 33
    1a78:	98 f4       	brcc	.+38     	; 0x1aa0 <twi0_transmit+0x2a>
    {
        return 1;
    }
  
    // ensure we are currently a slave transmitter
    if(TWI0_STX != twi0_state)
    1a7a:	20 91 58 02 	lds	r18, 0x0258	; 0x800258 <twi0_state>
    1a7e:	24 30       	cpi	r18, 0x04	; 4
    1a80:	89 f4       	brne	.+34     	; 0x1aa4 <twi0_transmit+0x2e>
    {
        return 2;
    }
  
    // set length and copy data into tx buffer
    twi0_txBufferLength = length;
    1a82:	60 93 11 02 	sts	0x0211, r22	; 0x800211 <twi0_txBufferLength>
    1a86:	28 2f       	mov	r18, r24
    1a88:	a3 e1       	ldi	r26, 0x13	; 19
    1a8a:	b2 e0       	ldi	r27, 0x02	; 2
    for(i = 0; i < length; ++i)
    1a8c:	fc 01       	movw	r30, r24
    1a8e:	8e 2f       	mov	r24, r30
    1a90:	82 1b       	sub	r24, r18
    1a92:	86 17       	cp	r24, r22
    1a94:	18 f4       	brcc	.+6      	; 0x1a9c <twi0_transmit+0x26>
    {
        twi0_txBuffer[i] = data[i];
    1a96:	81 91       	ld	r24, Z+
    1a98:	8d 93       	st	X+, r24
    1a9a:	f9 cf       	rjmp	.-14     	; 0x1a8e <twi0_transmit+0x18>
    }
  
    return 0;
    1a9c:	80 e0       	ldi	r24, 0x00	; 0
    1a9e:	08 95       	ret
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI0_BUFFER_LENGTH < length)
    {
        return 1;
    1aa0:	81 e0       	ldi	r24, 0x01	; 1
    1aa2:	08 95       	ret
    }
  
    // ensure we are currently a slave transmitter
    if(TWI0_STX != twi0_state)
    {
        return 2;
    1aa4:	82 e0       	ldi	r24, 0x02	; 2
    {
        twi0_txBuffer[i] = data[i];
    }
  
    return 0;
}
    1aa6:	08 95       	ret

00001aa8 <twi0_attachSlaveRxEvent>:
/* set function called durring a slave read operation
 * Input    function: callback function to use
 */
void twi0_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
    twi0_onSlaveReceive = function;
    1aa8:	90 93 0f 01 	sts	0x010F, r25	; 0x80010f <twi0_onSlaveReceive+0x1>
    1aac:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <twi0_onSlaveReceive>
    1ab0:	08 95       	ret

00001ab2 <twi0_attachSlaveTxEvent>:
/* sets function called before a slave write operation
 * Input    function: callback function to use
 */
void twi0_attachSlaveTxEvent( void (*function)(void) )
{
    twi0_onSlaveTransmit = function;
    1ab2:	90 93 11 01 	sts	0x0111, r25	; 0x800111 <twi0_onSlaveTransmit+0x1>
    1ab6:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <twi0_onSlaveTransmit>
    1aba:	08 95       	ret

00001abc <twi0_stop>:

/* relinquishe bus master status */
void twi0_stop(void)
{
    // send stop condition
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWSTO);
    1abc:	85 ed       	ldi	r24, 0xD5	; 213
    1abe:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

    // wait for stop condition to be exectued on bus
    // TWINT is not set after a stop condition!
    while(TWCR0 & (1<<TWSTO))
    1ac2:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1ac6:	84 fd       	sbrc	r24, 4
    1ac8:	fc cf       	rjmp	.-8      	; 0x1ac2 <twi0_stop+0x6>
    {
        continue;
    }

    // update twi state
    twi0_state = TWI0_READY;
    1aca:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    1ace:	08 95       	ret

00001ad0 <twi0_releaseBus>:

/* release bus */
void twi0_releaseBus(void)
{
    // release bus
    TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT);
    1ad0:	85 ec       	ldi	r24, 0xC5	; 197
    1ad2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

    // update twi state
    twi0_state = TWI0_READY;
    1ad6:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
    1ada:	08 95       	ret

00001adc <__vector_24>:
}

ISR(TWI0_vect)
{
    1adc:	1f 92       	push	r1
    1ade:	0f 92       	push	r0
    1ae0:	0f b6       	in	r0, 0x3f	; 63
    1ae2:	0f 92       	push	r0
    1ae4:	11 24       	eor	r1, r1
    1ae6:	2f 93       	push	r18
    1ae8:	3f 93       	push	r19
    1aea:	4f 93       	push	r20
    1aec:	5f 93       	push	r21
    1aee:	6f 93       	push	r22
    1af0:	7f 93       	push	r23
    1af2:	8f 93       	push	r24
    1af4:	9f 93       	push	r25
    1af6:	af 93       	push	r26
    1af8:	bf 93       	push	r27
    1afa:	ef 93       	push	r30
    1afc:	ff 93       	push	r31
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR0 & TW_STATUS_MASK)
    1afe:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    1b02:	88 7f       	andi	r24, 0xF8	; 248
    1b04:	80 36       	cpi	r24, 0x60	; 96
    1b06:	09 f4       	brne	.+2      	; 0x1b0a <__vector_24+0x2e>
    1b08:	9e c0       	rjmp	.+316    	; 0x1c46 <__vector_24+0x16a>
    1b0a:	78 f5       	brcc	.+94     	; 0x1b6a <__vector_24+0x8e>
    1b0c:	88 32       	cpi	r24, 0x28	; 40
    1b0e:	09 f4       	brne	.+2      	; 0x1b12 <__vector_24+0x36>
    1b10:	5d c0       	rjmp	.+186    	; 0x1bcc <__vector_24+0xf0>
    1b12:	90 f4       	brcc	.+36     	; 0x1b38 <__vector_24+0x5c>
    1b14:	80 31       	cpi	r24, 0x10	; 16
    1b16:	09 f4       	brne	.+2      	; 0x1b1a <__vector_24+0x3e>
    1b18:	56 c0       	rjmp	.+172    	; 0x1bc6 <__vector_24+0xea>
    1b1a:	38 f4       	brcc	.+14     	; 0x1b2a <__vector_24+0x4e>
    1b1c:	88 23       	and	r24, r24
    1b1e:	09 f4       	brne	.+2      	; 0x1b22 <__vector_24+0x46>
    1b20:	f5 c0       	rjmp	.+490    	; 0x1d0c <__vector_24+0x230>
    1b22:	88 30       	cpi	r24, 0x08	; 8
    1b24:	09 f4       	brne	.+2      	; 0x1b28 <__vector_24+0x4c>
    1b26:	4f c0       	rjmp	.+158    	; 0x1bc6 <__vector_24+0xea>
    1b28:	f5 c0       	rjmp	.+490    	; 0x1d14 <__vector_24+0x238>
    1b2a:	88 31       	cpi	r24, 0x18	; 24
    1b2c:	09 f4       	brne	.+2      	; 0x1b30 <__vector_24+0x54>
    1b2e:	4e c0       	rjmp	.+156    	; 0x1bcc <__vector_24+0xf0>
    1b30:	80 32       	cpi	r24, 0x20	; 32
    1b32:	09 f4       	brne	.+2      	; 0x1b36 <__vector_24+0x5a>
    1b34:	5f c0       	rjmp	.+190    	; 0x1bf4 <__vector_24+0x118>
    1b36:	ee c0       	rjmp	.+476    	; 0x1d14 <__vector_24+0x238>
    1b38:	80 34       	cpi	r24, 0x40	; 64
    1b3a:	09 f4       	brne	.+2      	; 0x1b3e <__vector_24+0x62>
    1b3c:	6a c0       	rjmp	.+212    	; 0x1c12 <__vector_24+0x136>
    1b3e:	58 f4       	brcc	.+22     	; 0x1b56 <__vector_24+0x7a>
    1b40:	80 33       	cpi	r24, 0x30	; 48
    1b42:	09 f4       	brne	.+2      	; 0x1b46 <__vector_24+0x6a>
    1b44:	57 c0       	rjmp	.+174    	; 0x1bf4 <__vector_24+0x118>
    1b46:	88 33       	cpi	r24, 0x38	; 56
    1b48:	09 f0       	breq	.+2      	; 0x1b4c <__vector_24+0x70>
    1b4a:	e4 c0       	rjmp	.+456    	; 0x1d14 <__vector_24+0x238>
            twi0_error = TW_MT_DATA_NACK;
            twi0_stop();
            break;
        
        case TW_MT_ARB_LOST: // lost bus arbitration
            twi0_error = TW_MT_ARB_LOST;
    1b4c:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <twi0_error>
            twi0_releaseBus();
    1b50:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <twi0_releaseBus>
            break;
    1b54:	df c0       	rjmp	.+446    	; 0x1d14 <__vector_24+0x238>
}

ISR(TWI0_vect)
{
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR0 & TW_STATUS_MASK)
    1b56:	80 35       	cpi	r24, 0x50	; 80
    1b58:	09 f4       	brne	.+2      	; 0x1b5c <__vector_24+0x80>
    1b5a:	4f c0       	rjmp	.+158    	; 0x1bfa <__vector_24+0x11e>
    1b5c:	88 35       	cpi	r24, 0x58	; 88
    1b5e:	09 f4       	brne	.+2      	; 0x1b62 <__vector_24+0x86>
    1b60:	5d c0       	rjmp	.+186    	; 0x1c1c <__vector_24+0x140>
    1b62:	88 34       	cpi	r24, 0x48	; 72
    1b64:	09 f0       	breq	.+2      	; 0x1b68 <__vector_24+0x8c>
    1b66:	d6 c0       	rjmp	.+428    	; 0x1d14 <__vector_24+0x238>
    1b68:	d3 c0       	rjmp	.+422    	; 0x1d10 <__vector_24+0x234>
    1b6a:	88 39       	cpi	r24, 0x98	; 152
    1b6c:	09 f4       	brne	.+2      	; 0x1b70 <__vector_24+0x94>
    1b6e:	c4 c0       	rjmp	.+392    	; 0x1cf8 <__vector_24+0x21c>
    1b70:	a8 f4       	brcc	.+42     	; 0x1b9c <__vector_24+0xc0>
    1b72:	88 37       	cpi	r24, 0x78	; 120
    1b74:	09 f4       	brne	.+2      	; 0x1b78 <__vector_24+0x9c>
    1b76:	67 c0       	rjmp	.+206    	; 0x1c46 <__vector_24+0x16a>
    1b78:	38 f4       	brcc	.+14     	; 0x1b88 <__vector_24+0xac>
    1b7a:	88 36       	cpi	r24, 0x68	; 104
    1b7c:	09 f4       	brne	.+2      	; 0x1b80 <__vector_24+0xa4>
    1b7e:	63 c0       	rjmp	.+198    	; 0x1c46 <__vector_24+0x16a>
    1b80:	80 37       	cpi	r24, 0x70	; 112
    1b82:	09 f4       	brne	.+2      	; 0x1b86 <__vector_24+0xaa>
    1b84:	60 c0       	rjmp	.+192    	; 0x1c46 <__vector_24+0x16a>
    1b86:	c6 c0       	rjmp	.+396    	; 0x1d14 <__vector_24+0x238>
    1b88:	88 38       	cpi	r24, 0x88	; 136
    1b8a:	09 f4       	brne	.+2      	; 0x1b8e <__vector_24+0xb2>
    1b8c:	b5 c0       	rjmp	.+362    	; 0x1cf8 <__vector_24+0x21c>
    1b8e:	80 39       	cpi	r24, 0x90	; 144
    1b90:	09 f4       	brne	.+2      	; 0x1b94 <__vector_24+0xb8>
    1b92:	5f c0       	rjmp	.+190    	; 0x1c52 <__vector_24+0x176>
    1b94:	80 38       	cpi	r24, 0x80	; 128
    1b96:	09 f0       	breq	.+2      	; 0x1b9a <__vector_24+0xbe>
    1b98:	bd c0       	rjmp	.+378    	; 0x1d14 <__vector_24+0x238>
    1b9a:	5b c0       	rjmp	.+182    	; 0x1c52 <__vector_24+0x176>
    1b9c:	80 3b       	cpi	r24, 0xB0	; 176
    1b9e:	09 f4       	brne	.+2      	; 0x1ba2 <__vector_24+0xc6>
    1ba0:	83 c0       	rjmp	.+262    	; 0x1ca8 <__vector_24+0x1cc>
    1ba2:	38 f4       	brcc	.+14     	; 0x1bb2 <__vector_24+0xd6>
    1ba4:	80 3a       	cpi	r24, 0xA0	; 160
    1ba6:	09 f4       	brne	.+2      	; 0x1baa <__vector_24+0xce>
    1ba8:	66 c0       	rjmp	.+204    	; 0x1c76 <__vector_24+0x19a>
    1baa:	88 3a       	cpi	r24, 0xA8	; 168
    1bac:	09 f4       	brne	.+2      	; 0x1bb0 <__vector_24+0xd4>
    1bae:	7c c0       	rjmp	.+248    	; 0x1ca8 <__vector_24+0x1cc>
    1bb0:	b1 c0       	rjmp	.+354    	; 0x1d14 <__vector_24+0x238>
    1bb2:	80 3c       	cpi	r24, 0xC0	; 192
    1bb4:	09 f4       	brne	.+2      	; 0x1bb8 <__vector_24+0xdc>
    1bb6:	a4 c0       	rjmp	.+328    	; 0x1d00 <__vector_24+0x224>
    1bb8:	88 3c       	cpi	r24, 0xC8	; 200
    1bba:	09 f4       	brne	.+2      	; 0x1bbe <__vector_24+0xe2>
    1bbc:	a1 c0       	rjmp	.+322    	; 0x1d00 <__vector_24+0x224>
    1bbe:	88 3b       	cpi	r24, 0xB8	; 184
    1bc0:	09 f4       	brne	.+2      	; 0x1bc4 <__vector_24+0xe8>
    1bc2:	87 c0       	rjmp	.+270    	; 0x1cd2 <__vector_24+0x1f6>
    1bc4:	a7 c0       	rjmp	.+334    	; 0x1d14 <__vector_24+0x238>
    {
        // All Master
        case TW_START:     // sent start condition
        case TW_REP_START: // sent repeated start condition
            // copy device address and r/w bit to output register and ack
            TWDR0 = twi0_slarw;
    1bc6:	80 91 57 02 	lds	r24, 0x0257	; 0x800257 <twi0_slarw>
    1bca:	10 c0       	rjmp	.+32     	; 0x1bec <__vector_24+0x110>

        // Master Transmitter
        case TW_MT_SLA_ACK:  // slave receiver acked address
        case TW_MT_DATA_ACK: // slave receiver acked data
            // if there is data to send, send it, otherwise stop 
            if(twi0_masterBufferIndex < twi0_masterBufferLength)
    1bcc:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    1bd0:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <twi0_masterBufferLength>
    1bd4:	98 17       	cp	r25, r24
    1bd6:	70 f5       	brcc	.+92     	; 0x1c34 <__vector_24+0x158>
            {
                // copy data to output register and ack
                TWDR0 = twi0_masterBuffer[twi0_masterBufferIndex++];
    1bd8:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    1bdc:	81 e0       	ldi	r24, 0x01	; 1
    1bde:	8e 0f       	add	r24, r30
    1be0:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	eb 5c       	subi	r30, 0xCB	; 203
    1be8:	fd 4f       	sbci	r31, 0xFD	; 253
    1bea:	80 81       	ld	r24, Z
    1bec:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
void twi0_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    1bf0:	85 ec       	ldi	r24, 0xC5	; 197
    1bf2:	83 c0       	rjmp	.+262    	; 0x1cfa <__vector_24+0x21e>
            twi0_error = TW_MT_SLA_NACK;
            twi0_stop();
            break;
        
        case TW_MT_DATA_NACK: // data sent, nack received
            twi0_error = TW_MT_DATA_NACK;
    1bf4:	80 93 ef 01 	sts	0x01EF, r24	; 0x8001ef <twi0_error>
    1bf8:	8b c0       	rjmp	.+278    	; 0x1d10 <__vector_24+0x234>
            break;

        // Master Receiver
        case TW_MR_DATA_ACK: // data received, ack sent
            // put byte into buffer
            twi0_masterBuffer[twi0_masterBufferIndex++] = TWDR0;
    1bfa:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    1bfe:	81 e0       	ldi	r24, 0x01	; 1
    1c00:	8e 0f       	add	r24, r30
    1c02:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    1c06:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    1c0a:	f0 e0       	ldi	r31, 0x00	; 0
    1c0c:	eb 5c       	subi	r30, 0xCB	; 203
    1c0e:	fd 4f       	sbci	r31, 0xFD	; 253
    1c10:	80 83       	st	Z, r24
        case TW_MR_SLA_ACK:  // address sent, ack received
            // ack if more bytes are expected, otherwise nack
            if(twi0_masterBufferIndex < twi0_masterBufferLength)
    1c12:	90 91 34 02 	lds	r25, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    1c16:	80 91 33 02 	lds	r24, 0x0233	; 0x800233 <twi0_masterBufferLength>
    1c1a:	6b c0       	rjmp	.+214    	; 0x1cf2 <__vector_24+0x216>
            }
            break;
            
        case TW_MR_DATA_NACK: // data received, nack sent
            // put final byte into buffer
            twi0_masterBuffer[twi0_masterBufferIndex++] = TWDR0;
    1c1c:	e0 91 34 02 	lds	r30, 0x0234	; 0x800234 <twi0_masterBufferIndex>
    1c20:	81 e0       	ldi	r24, 0x01	; 1
    1c22:	8e 0f       	add	r24, r30
    1c24:	80 93 34 02 	sts	0x0234, r24	; 0x800234 <twi0_masterBufferIndex>
    1c28:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    1c2c:	f0 e0       	ldi	r31, 0x00	; 0
    1c2e:	eb 5c       	subi	r30, 0xCB	; 203
    1c30:	fd 4f       	sbci	r31, 0xFD	; 253
    1c32:	80 83       	st	Z, r24
            if (twi0_sendStop)
    1c34:	80 91 56 02 	lds	r24, 0x0256	; 0x800256 <twi0_sendStop>
    1c38:	81 11       	cpse	r24, r1
    1c3a:	6a c0       	rjmp	.+212    	; 0x1d10 <__vector_24+0x234>
                twi0_stop();
            else 
            {
                twi0_inRepStart = true;	// we're gonna send the START
    1c3c:	81 e0       	ldi	r24, 0x01	; 1
    1c3e:	80 93 55 02 	sts	0x0255, r24	; 0x800255 <twi0_inRepStart>
                // don't enable the interrupt. We'll generate the start, but we 
                // avoid handling the interrupt until we're in the next transaction,
                // at the point where we would normally issue the start.
                TWCR0 = (1<<TWINT) | (1<<TWSTA)| (1<<TWEN) ;
    1c42:	84 ea       	ldi	r24, 0xA4	; 164
    1c44:	5e c0       	rjmp	.+188    	; 0x1d02 <__vector_24+0x226>
        case TW_SR_SLA_ACK:   // addressed, returned ack
        case TW_SR_GCALL_ACK: // addressed generally, returned ack
        case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
        case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
            // enter slave receiver mode
            twi0_state = TWI0_SRX;
    1c46:	83 e0       	ldi	r24, 0x03	; 3
    1c48:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <twi0_state>
            // indicate that rx buffer can be overwritten and ack
            twi0_rxBufferIndex = 0;
    1c4c:	10 92 f0 01 	sts	0x01F0, r1	; 0x8001f0 <twi0_rxBufferIndex>
    1c50:	cf cf       	rjmp	.-98     	; 0x1bf0 <__vector_24+0x114>
            break;
        
        case TW_SR_DATA_ACK:       // data received, returned ack
        case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
            // if there is still room in the rx buffer
            if(twi0_rxBufferIndex < TWI0_BUFFER_LENGTH)
    1c52:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    1c56:	80 32       	cpi	r24, 0x20	; 32
    1c58:	08 f0       	brcs	.+2      	; 0x1c5c <__vector_24+0x180>
    1c5a:	4e c0       	rjmp	.+156    	; 0x1cf8 <__vector_24+0x21c>
            {
                // put byte in buffer and ack
                twi0_rxBuffer[twi0_rxBufferIndex++] = TWDR0;
    1c5c:	e0 91 f0 01 	lds	r30, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    1c60:	81 e0       	ldi	r24, 0x01	; 1
    1c62:	8e 0f       	add	r24, r30
    1c64:	80 93 f0 01 	sts	0x01F0, r24	; 0x8001f0 <twi0_rxBufferIndex>
    1c68:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    1c6c:	f0 e0       	ldi	r31, 0x00	; 0
    1c6e:	ef 50       	subi	r30, 0x0F	; 15
    1c70:	fe 4f       	sbci	r31, 0xFE	; 254
    1c72:	80 83       	st	Z, r24
    1c74:	bd cf       	rjmp	.-134    	; 0x1bf0 <__vector_24+0x114>
            }
            break;

        case TW_SR_STOP: // stop or repeated start condition received
            // ack future responses and leave slave receiver state
            twi0_releaseBus();
    1c76:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <twi0_releaseBus>
            // put a null char after data if there's room
            if(twi0_rxBufferIndex < TWI0_BUFFER_LENGTH)
    1c7a:	80 91 f0 01 	lds	r24, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    1c7e:	80 32       	cpi	r24, 0x20	; 32
    1c80:	30 f4       	brcc	.+12     	; 0x1c8e <__vector_24+0x1b2>
            {
                twi0_rxBuffer[twi0_rxBufferIndex] = '\0';
    1c82:	e0 91 f0 01 	lds	r30, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    1c86:	f0 e0       	ldi	r31, 0x00	; 0
    1c88:	ef 50       	subi	r30, 0x0F	; 15
    1c8a:	fe 4f       	sbci	r31, 0xFE	; 254
    1c8c:	10 82       	st	Z, r1
            }
            // callback to user defined callback
            twi0_onSlaveReceive(twi0_rxBuffer, twi0_rxBufferIndex);
    1c8e:	60 91 f0 01 	lds	r22, 0x01F0	; 0x8001f0 <twi0_rxBufferIndex>
    1c92:	70 e0       	ldi	r23, 0x00	; 0
    1c94:	e0 91 0e 01 	lds	r30, 0x010E	; 0x80010e <twi0_onSlaveReceive>
    1c98:	f0 91 0f 01 	lds	r31, 0x010F	; 0x80010f <twi0_onSlaveReceive+0x1>
    1c9c:	81 ef       	ldi	r24, 0xF1	; 241
    1c9e:	91 e0       	ldi	r25, 0x01	; 1
    1ca0:	09 95       	icall
            // since we submit rx buffer to "wire" library, we can reset it
            twi0_rxBufferIndex = 0;
    1ca2:	10 92 f0 01 	sts	0x01F0, r1	; 0x8001f0 <twi0_rxBufferIndex>
            break;
    1ca6:	36 c0       	rjmp	.+108    	; 0x1d14 <__vector_24+0x238>
        
        // Slave Transmitter
        case TW_ST_SLA_ACK:          // addressed, returned ack
        case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
            // enter slave transmitter mode
            twi0_state = TWI0_STX;
    1ca8:	84 e0       	ldi	r24, 0x04	; 4
    1caa:	80 93 58 02 	sts	0x0258, r24	; 0x800258 <twi0_state>
            // ready the tx buffer index for iteration
            twi0_txBufferIndex = 0;
    1cae:	10 92 12 02 	sts	0x0212, r1	; 0x800212 <twi0_txBufferIndex>
            // set tx buffer length to be zero, to verify if user changes it
            twi0_txBufferLength = 0;
    1cb2:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <twi0_txBufferLength>
            // request for txBuffer to be filled and length to be set
            // note: user must call twi0_transmit(bytes, length) to do this
            twi0_onSlaveTransmit();
    1cb6:	e0 91 10 01 	lds	r30, 0x0110	; 0x800110 <twi0_onSlaveTransmit>
    1cba:	f0 91 11 01 	lds	r31, 0x0111	; 0x800111 <twi0_onSlaveTransmit+0x1>
    1cbe:	09 95       	icall
            // if they didn't change buffer & length, initialize it
            if(0 == twi0_txBufferLength)
    1cc0:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <twi0_txBufferLength>
    1cc4:	81 11       	cpse	r24, r1
    1cc6:	05 c0       	rjmp	.+10     	; 0x1cd2 <__vector_24+0x1f6>
            {
                twi0_txBufferLength = 1;
    1cc8:	81 e0       	ldi	r24, 0x01	; 1
    1cca:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <twi0_txBufferLength>
                twi0_txBuffer[0] = 0x00;
    1cce:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <twi0_txBuffer>
            }
            // transmit first byte from buffer, fall
        case TW_ST_DATA_ACK: // byte sent, ack returned
            // copy data to output register
            TWDR0 = twi0_txBuffer[twi0_txBufferIndex++];
    1cd2:	e0 91 12 02 	lds	r30, 0x0212	; 0x800212 <twi0_txBufferIndex>
    1cd6:	81 e0       	ldi	r24, 0x01	; 1
    1cd8:	8e 0f       	add	r24, r30
    1cda:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <twi0_txBufferIndex>
    1cde:	f0 e0       	ldi	r31, 0x00	; 0
    1ce0:	ed 5e       	subi	r30, 0xED	; 237
    1ce2:	fd 4f       	sbci	r31, 0xFD	; 253
    1ce4:	80 81       	ld	r24, Z
    1ce6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
            // if there is more to send, ack, otherwise nack
            if(twi0_txBufferIndex < twi0_txBufferLength)
    1cea:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <twi0_txBufferIndex>
    1cee:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <twi0_txBufferLength>
    1cf2:	98 17       	cp	r25, r24
    1cf4:	08 f4       	brcc	.+2      	; 0x1cf8 <__vector_24+0x21c>
    1cf6:	7c cf       	rjmp	.-264    	; 0x1bf0 <__vector_24+0x114>
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    }
    else
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT);
    1cf8:	85 e8       	ldi	r24, 0x85	; 133
    1cfa:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1cfe:	0a c0       	rjmp	.+20     	; 0x1d14 <__vector_24+0x238>
void twi0_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR0 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    1d00:	85 ec       	ldi	r24, 0xC5	; 197
    1d02:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
        case TW_ST_DATA_NACK: // received nack, we are done 
        case TW_ST_LAST_DATA: // received ack, but we are done already!
            // ack future responses
            twi0_reply(1);
            // leave slave receiver state
            twi0_state = TWI0_READY;
    1d06:	10 92 58 02 	sts	0x0258, r1	; 0x800258 <twi0_state>
            break;
    1d0a:	04 c0       	rjmp	.+8      	; 0x1d14 <__vector_24+0x238>
        // All
        case TW_NO_INFO:   // no state information
            break;
        
        case TW_BUS_ERROR: // bus error, illegal stop/start
            twi0_error = TW_BUS_ERROR;
    1d0c:	10 92 ef 01 	sts	0x01EF, r1	; 0x8001ef <twi0_error>
            twi0_stop();
    1d10:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <twi0_stop>
            break;
    }
}
    1d14:	ff 91       	pop	r31
    1d16:	ef 91       	pop	r30
    1d18:	bf 91       	pop	r27
    1d1a:	af 91       	pop	r26
    1d1c:	9f 91       	pop	r25
    1d1e:	8f 91       	pop	r24
    1d20:	7f 91       	pop	r23
    1d22:	6f 91       	pop	r22
    1d24:	5f 91       	pop	r21
    1d26:	4f 91       	pop	r20
    1d28:	3f 91       	pop	r19
    1d2a:	2f 91       	pop	r18
    1d2c:	0f 90       	pop	r0
    1d2e:	0f be       	out	0x3f, r0	; 63
    1d30:	0f 90       	pop	r0
    1d32:	1f 90       	pop	r1
    1d34:	18 95       	reti

00001d36 <transmit1_default>:
static volatile uint8_t twi1_sendStop;			// should the transaction end with a stop
static volatile uint8_t twi1_inRepStart;			// in the middle of a repeated start

// used to initalize the Transmit functions in case they are not used.
void transmit1_default(void)
{
    1d36:	08 95       	ret

00001d38 <receive1_default>:

typedef void (*PointerToTransmit)(void);

// used to initalize the Receive functions in case they are not used.
void receive1_default(uint8_t *rxBuffer, int rxBufferIndex)
{
    1d38:	08 95       	ret

00001d3a <twi1_init>:

/* init twi pins and set bitrate */
void twi1_init(uint8_t pull_up)
{
    // use buffer A to start
    twi1_rxBuffer = twi1_rxBufferA;
    1d3a:	2d e7       	ldi	r18, 0x7D	; 125
    1d3c:	32 e0       	ldi	r19, 0x02	; 2
    1d3e:	30 93 5c 02 	sts	0x025C, r19	; 0x80025c <twi1_rxBuffer+0x1>
    1d42:	20 93 5b 02 	sts	0x025B, r18	; 0x80025b <twi1_rxBuffer>
    
    // initialize state
    twi1_state = TWI1_READY;
    1d46:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    twi1_sendStop = 1;		// default value
    1d4a:	91 e0       	ldi	r25, 0x01	; 1
    1d4c:	90 93 e2 02 	sts	0x02E2, r25	; 0x8002e2 <twi1_sendStop>
    twi1_inRepStart = 0;
    1d50:	10 92 e1 02 	sts	0x02E1, r1	; 0x8002e1 <twi1_inRepStart>

    // Do not use pull-up for twi pins if the MCU is running at a higher voltage.
    // e.g. if MCU has 5V and others have 3.3V do not use the pull-up. 
    if (pull_up) 
    1d54:	88 23       	and	r24, r24
    1d56:	21 f0       	breq	.+8      	; 0x1d60 <twi1_init+0x26>
    {
#if defined(__AVR_ATmega328PB__) 
        DDRE &= ~(1 << DDE0);  // clear the ddr bit to set as an input
    1d58:	68 98       	cbi	0x0d, 0	; 13
        PORTE |= (1 << PORTE0);  // write a one to the port bit to enable the pull-up
    1d5a:	70 9a       	sbi	0x0e, 0	; 14
        DDRE &= ~(1 << DDE1);
    1d5c:	69 98       	cbi	0x0d, 1	; 13
        PORTE |= (1 << PORTE1); 
    1d5e:	71 9a       	sbi	0x0e, 1	; 14
#error "no I2C definition for MCU available"
#endif
    }

    // initialize twi prescaler and bit rate
    TWSR1 &= ~((1<<TWPS0));
    1d60:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    1d64:	8e 7f       	andi	r24, 0xFE	; 254
    1d66:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    TWSR1 &= ~((1<<TWPS1));
    1d6a:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    1d6e:	8d 7f       	andi	r24, 0xFD	; 253
    1d70:	80 93 d9 00 	sts	0x00D9, r24	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    TWBR1 = ((F_CPU / TWI1_FREQ) - 16) / 2;
    1d74:	84 e3       	ldi	r24, 0x34	; 52
    1d76:	80 93 d8 00 	sts	0x00D8, r24	; 0x8000d8 <__TEXT_REGION_LENGTH__+0x7e00d8>
    SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR1))
    note: TWBR1 should be 10 or higher for master mode
    It is 72 for a 16mhz Wiring board with 100kHz TWI */

    // enable twi module, acks, and twi interrupt
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA);
    1d7a:	85 e4       	ldi	r24, 0x45	; 69
    1d7c:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    1d80:	08 95       	ret

00001d82 <twi1_setAddress>:

/* init slave address and enable interrupt */
void twi1_setAddress(uint8_t address)
{
    // set twi slave address (skip over TWGCE bit)
    TWAR1 = address << 1;
    1d82:	88 0f       	add	r24, r24
    1d84:	80 93 da 00 	sts	0x00DA, r24	; 0x8000da <__TEXT_REGION_LENGTH__+0x7e00da>
    1d88:	08 95       	ret

00001d8a <twi1_transmit>:
uint8_t twi1_transmit(const uint8_t* data, uint8_t length)
{
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI1_BUFFER_LENGTH < length)
    1d8a:	61 32       	cpi	r22, 0x21	; 33
    1d8c:	98 f4       	brcc	.+38     	; 0x1db4 <twi1_transmit+0x2a>
    {
        return 1;
    }
  
    // ensure we are currently a slave transmitter
    if(TWI1_STX != twi1_state)
    1d8e:	20 91 e4 02 	lds	r18, 0x02E4	; 0x8002e4 <twi1_state>
    1d92:	24 30       	cpi	r18, 0x04	; 4
    1d94:	89 f4       	brne	.+34     	; 0x1db8 <twi1_transmit+0x2e>
    {
        return 2;
    }
  
    // set length and copy data into tx buffer
    twi1_txBufferLength = length;
    1d96:	60 93 9d 02 	sts	0x029D, r22	; 0x80029d <twi1_txBufferLength>
    1d9a:	28 2f       	mov	r18, r24
    1d9c:	af e9       	ldi	r26, 0x9F	; 159
    1d9e:	b2 e0       	ldi	r27, 0x02	; 2
    for(i = 0; i < length; ++i)
    1da0:	fc 01       	movw	r30, r24
    1da2:	8e 2f       	mov	r24, r30
    1da4:	82 1b       	sub	r24, r18
    1da6:	86 17       	cp	r24, r22
    1da8:	18 f4       	brcc	.+6      	; 0x1db0 <twi1_transmit+0x26>
    {
        twi1_txBuffer[i] = data[i];
    1daa:	81 91       	ld	r24, Z+
    1dac:	8d 93       	st	X+, r24
    1dae:	f9 cf       	rjmp	.-14     	; 0x1da2 <twi1_transmit+0x18>
    }
  
    return 0;
    1db0:	80 e0       	ldi	r24, 0x00	; 0
    1db2:	08 95       	ret
    uint8_t i;

    // ensure data will fit into buffer
    if(TWI1_BUFFER_LENGTH < length)
    {
        return 1;
    1db4:	81 e0       	ldi	r24, 0x01	; 1
    1db6:	08 95       	ret
    }
  
    // ensure we are currently a slave transmitter
    if(TWI1_STX != twi1_state)
    {
        return 2;
    1db8:	82 e0       	ldi	r24, 0x02	; 2
    {
        twi1_txBuffer[i] = data[i];
    }
  
    return 0;
}
    1dba:	08 95       	ret

00001dbc <twi1_attachSlaveRxEvent>:
/* set function called durring a slave read operation
 * Input    function: callback function to use
 */
void twi1_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
    twi1_onSlaveReceive = function;
    1dbc:	90 93 13 01 	sts	0x0113, r25	; 0x800113 <twi1_onSlaveReceive+0x1>
    1dc0:	80 93 12 01 	sts	0x0112, r24	; 0x800112 <twi1_onSlaveReceive>
    1dc4:	08 95       	ret

00001dc6 <twi1_attachSlaveTxEvent>:
/* sets function called before a slave write operation
 * Input    function: callback function to use
 */
void twi1_attachSlaveTxEvent( void (*function)(void) )
{
    twi1_onSlaveTransmit = function;
    1dc6:	90 93 15 01 	sts	0x0115, r25	; 0x800115 <twi1_onSlaveTransmit+0x1>
    1dca:	80 93 14 01 	sts	0x0114, r24	; 0x800114 <twi1_onSlaveTransmit>
    1dce:	08 95       	ret

00001dd0 <twi1_stop>:

/* relinquishe bus master status */
void twi1_stop(void)
{
    // send stop condition
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT) | (1<<TWSTO);
    1dd0:	85 ed       	ldi	r24, 0xD5	; 213
    1dd2:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>

    // wait for stop condition to be exectued on bus
    // TWINT is not set after a stop condition!
    while(TWCR1 & (1<<TWSTO))
    1dd6:	80 91 dc 00 	lds	r24, 0x00DC	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    1dda:	84 fd       	sbrc	r24, 4
    1ddc:	fc cf       	rjmp	.-8      	; 0x1dd6 <twi1_stop+0x6>
    {
        continue;
    }

    // update twi state
    twi1_state = TWI1_READY;
    1dde:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    1de2:	08 95       	ret

00001de4 <twi1_releaseBus>:

/* release bus */
void twi1_releaseBus(void)
{
    // release bus
    TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWEA) | (1<<TWINT);
    1de4:	85 ec       	ldi	r24, 0xC5	; 197
    1de6:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>

    // update twi state
    twi1_state = TWI1_READY;
    1dea:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
    1dee:	08 95       	ret

00001df0 <__vector_40>:
}

ISR(TWI1_vect)
{
    1df0:	1f 92       	push	r1
    1df2:	0f 92       	push	r0
    1df4:	0f b6       	in	r0, 0x3f	; 63
    1df6:	0f 92       	push	r0
    1df8:	11 24       	eor	r1, r1
    1dfa:	2f 93       	push	r18
    1dfc:	3f 93       	push	r19
    1dfe:	4f 93       	push	r20
    1e00:	5f 93       	push	r21
    1e02:	6f 93       	push	r22
    1e04:	7f 93       	push	r23
    1e06:	8f 93       	push	r24
    1e08:	9f 93       	push	r25
    1e0a:	af 93       	push	r26
    1e0c:	bf 93       	push	r27
    1e0e:	ef 93       	push	r30
    1e10:	ff 93       	push	r31
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR1 & TW_STATUS_MASK) //
    1e12:	80 91 d9 00 	lds	r24, 0x00D9	; 0x8000d9 <__TEXT_REGION_LENGTH__+0x7e00d9>
    1e16:	88 7f       	andi	r24, 0xF8	; 248
    1e18:	80 36       	cpi	r24, 0x60	; 96
    1e1a:	09 f4       	brne	.+2      	; 0x1e1e <__vector_40+0x2e>
    1e1c:	9e c0       	rjmp	.+316    	; 0x1f5a <__vector_40+0x16a>
    1e1e:	78 f5       	brcc	.+94     	; 0x1e7e <__vector_40+0x8e>
    1e20:	88 32       	cpi	r24, 0x28	; 40
    1e22:	09 f4       	brne	.+2      	; 0x1e26 <__vector_40+0x36>
    1e24:	5d c0       	rjmp	.+186    	; 0x1ee0 <__vector_40+0xf0>
    1e26:	90 f4       	brcc	.+36     	; 0x1e4c <__vector_40+0x5c>
    1e28:	80 31       	cpi	r24, 0x10	; 16
    1e2a:	09 f4       	brne	.+2      	; 0x1e2e <__vector_40+0x3e>
    1e2c:	56 c0       	rjmp	.+172    	; 0x1eda <__vector_40+0xea>
    1e2e:	38 f4       	brcc	.+14     	; 0x1e3e <__vector_40+0x4e>
    1e30:	88 23       	and	r24, r24
    1e32:	09 f4       	brne	.+2      	; 0x1e36 <__vector_40+0x46>
    1e34:	0a c1       	rjmp	.+532    	; 0x204a <__vector_40+0x25a>
    1e36:	88 30       	cpi	r24, 0x08	; 8
    1e38:	09 f4       	brne	.+2      	; 0x1e3c <__vector_40+0x4c>
    1e3a:	4f c0       	rjmp	.+158    	; 0x1eda <__vector_40+0xea>
    1e3c:	0a c1       	rjmp	.+532    	; 0x2052 <__vector_40+0x262>
    1e3e:	88 31       	cpi	r24, 0x18	; 24
    1e40:	09 f4       	brne	.+2      	; 0x1e44 <__vector_40+0x54>
    1e42:	4e c0       	rjmp	.+156    	; 0x1ee0 <__vector_40+0xf0>
    1e44:	80 32       	cpi	r24, 0x20	; 32
    1e46:	09 f4       	brne	.+2      	; 0x1e4a <__vector_40+0x5a>
    1e48:	5f c0       	rjmp	.+190    	; 0x1f08 <__vector_40+0x118>
    1e4a:	03 c1       	rjmp	.+518    	; 0x2052 <__vector_40+0x262>
    1e4c:	80 34       	cpi	r24, 0x40	; 64
    1e4e:	09 f4       	brne	.+2      	; 0x1e52 <__vector_40+0x62>
    1e50:	6a c0       	rjmp	.+212    	; 0x1f26 <__vector_40+0x136>
    1e52:	58 f4       	brcc	.+22     	; 0x1e6a <__vector_40+0x7a>
    1e54:	80 33       	cpi	r24, 0x30	; 48
    1e56:	09 f4       	brne	.+2      	; 0x1e5a <__vector_40+0x6a>
    1e58:	57 c0       	rjmp	.+174    	; 0x1f08 <__vector_40+0x118>
    1e5a:	88 33       	cpi	r24, 0x38	; 56
    1e5c:	09 f0       	breq	.+2      	; 0x1e60 <__vector_40+0x70>
    1e5e:	f9 c0       	rjmp	.+498    	; 0x2052 <__vector_40+0x262>
            twi1_error = TW_MT_DATA_NACK;
            twi1_stop();
            break;
        
        case TW_MT_ARB_LOST: // lost bus arbitration
            twi1_error = TW_MT_ARB_LOST;
    1e60:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <twi1_error>
            twi1_releaseBus();
    1e64:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <twi1_releaseBus>
            break;
    1e68:	f4 c0       	rjmp	.+488    	; 0x2052 <__vector_40+0x262>
}

ISR(TWI1_vect)
{
    // #define TW_STATUS   (TWSR & TW_STATUS_MASK)
    switch(TWSR1 & TW_STATUS_MASK) //
    1e6a:	80 35       	cpi	r24, 0x50	; 80
    1e6c:	09 f4       	brne	.+2      	; 0x1e70 <__vector_40+0x80>
    1e6e:	4f c0       	rjmp	.+158    	; 0x1f0e <__vector_40+0x11e>
    1e70:	88 35       	cpi	r24, 0x58	; 88
    1e72:	09 f4       	brne	.+2      	; 0x1e76 <__vector_40+0x86>
    1e74:	5d c0       	rjmp	.+186    	; 0x1f30 <__vector_40+0x140>
    1e76:	88 34       	cpi	r24, 0x48	; 72
    1e78:	09 f0       	breq	.+2      	; 0x1e7c <__vector_40+0x8c>
    1e7a:	eb c0       	rjmp	.+470    	; 0x2052 <__vector_40+0x262>
    1e7c:	e8 c0       	rjmp	.+464    	; 0x204e <__vector_40+0x25e>
    1e7e:	88 39       	cpi	r24, 0x98	; 152
    1e80:	09 f4       	brne	.+2      	; 0x1e84 <__vector_40+0x94>
    1e82:	d9 c0       	rjmp	.+434    	; 0x2036 <__vector_40+0x246>
    1e84:	a8 f4       	brcc	.+42     	; 0x1eb0 <__vector_40+0xc0>
    1e86:	88 37       	cpi	r24, 0x78	; 120
    1e88:	09 f4       	brne	.+2      	; 0x1e8c <__vector_40+0x9c>
    1e8a:	67 c0       	rjmp	.+206    	; 0x1f5a <__vector_40+0x16a>
    1e8c:	38 f4       	brcc	.+14     	; 0x1e9c <__vector_40+0xac>
    1e8e:	88 36       	cpi	r24, 0x68	; 104
    1e90:	09 f4       	brne	.+2      	; 0x1e94 <__vector_40+0xa4>
    1e92:	63 c0       	rjmp	.+198    	; 0x1f5a <__vector_40+0x16a>
    1e94:	80 37       	cpi	r24, 0x70	; 112
    1e96:	09 f4       	brne	.+2      	; 0x1e9a <__vector_40+0xaa>
    1e98:	60 c0       	rjmp	.+192    	; 0x1f5a <__vector_40+0x16a>
    1e9a:	db c0       	rjmp	.+438    	; 0x2052 <__vector_40+0x262>
    1e9c:	88 38       	cpi	r24, 0x88	; 136
    1e9e:	09 f4       	brne	.+2      	; 0x1ea2 <__vector_40+0xb2>
    1ea0:	ca c0       	rjmp	.+404    	; 0x2036 <__vector_40+0x246>
    1ea2:	80 39       	cpi	r24, 0x90	; 144
    1ea4:	09 f4       	brne	.+2      	; 0x1ea8 <__vector_40+0xb8>
    1ea6:	5f c0       	rjmp	.+190    	; 0x1f66 <__vector_40+0x176>
    1ea8:	80 38       	cpi	r24, 0x80	; 128
    1eaa:	09 f0       	breq	.+2      	; 0x1eae <__vector_40+0xbe>
    1eac:	d2 c0       	rjmp	.+420    	; 0x2052 <__vector_40+0x262>
    1eae:	5b c0       	rjmp	.+182    	; 0x1f66 <__vector_40+0x176>
    1eb0:	80 3b       	cpi	r24, 0xB0	; 176
    1eb2:	09 f4       	brne	.+2      	; 0x1eb6 <__vector_40+0xc6>
    1eb4:	98 c0       	rjmp	.+304    	; 0x1fe6 <__vector_40+0x1f6>
    1eb6:	38 f4       	brcc	.+14     	; 0x1ec6 <__vector_40+0xd6>
    1eb8:	80 3a       	cpi	r24, 0xA0	; 160
    1eba:	09 f4       	brne	.+2      	; 0x1ebe <__vector_40+0xce>
    1ebc:	69 c0       	rjmp	.+210    	; 0x1f90 <__vector_40+0x1a0>
    1ebe:	88 3a       	cpi	r24, 0xA8	; 168
    1ec0:	09 f4       	brne	.+2      	; 0x1ec4 <__vector_40+0xd4>
    1ec2:	91 c0       	rjmp	.+290    	; 0x1fe6 <__vector_40+0x1f6>
    1ec4:	c6 c0       	rjmp	.+396    	; 0x2052 <__vector_40+0x262>
    1ec6:	80 3c       	cpi	r24, 0xC0	; 192
    1ec8:	09 f4       	brne	.+2      	; 0x1ecc <__vector_40+0xdc>
    1eca:	b9 c0       	rjmp	.+370    	; 0x203e <__vector_40+0x24e>
    1ecc:	88 3c       	cpi	r24, 0xC8	; 200
    1ece:	09 f4       	brne	.+2      	; 0x1ed2 <__vector_40+0xe2>
    1ed0:	b6 c0       	rjmp	.+364    	; 0x203e <__vector_40+0x24e>
    1ed2:	88 3b       	cpi	r24, 0xB8	; 184
    1ed4:	09 f4       	brne	.+2      	; 0x1ed8 <__vector_40+0xe8>
    1ed6:	9c c0       	rjmp	.+312    	; 0x2010 <__vector_40+0x220>
    1ed8:	bc c0       	rjmp	.+376    	; 0x2052 <__vector_40+0x262>
    {
        // All Master
        case TW_START:     // sent start condition
        case TW_REP_START: // sent repeated start condition
            // copy device address and r/w bit to output register and ack
            TWDR1 = twi1_slarw;
    1eda:	80 91 e3 02 	lds	r24, 0x02E3	; 0x8002e3 <twi1_slarw>
    1ede:	10 c0       	rjmp	.+32     	; 0x1f00 <__vector_40+0x110>

        // Master Transmitter
        case TW_MT_SLA_ACK:  // slave receiver acked address
        case TW_MT_DATA_ACK: // slave receiver acked data
            // if there is data to send, send it, otherwise stop 
            if(twi1_masterBufferIndex < twi1_masterBufferLength)
    1ee0:	90 91 c0 02 	lds	r25, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    1ee4:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <twi1_masterBufferLength>
    1ee8:	98 17       	cp	r25, r24
    1eea:	70 f5       	brcc	.+92     	; 0x1f48 <__vector_40+0x158>
            {
                // copy data to output register and ack
                TWDR1 = twi1_masterBuffer[twi1_masterBufferIndex++];
    1eec:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    1ef0:	81 e0       	ldi	r24, 0x01	; 1
    1ef2:	8e 0f       	add	r24, r30
    1ef4:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    1ef8:	f0 e0       	ldi	r31, 0x00	; 0
    1efa:	ef 53       	subi	r30, 0x3F	; 63
    1efc:	fd 4f       	sbci	r31, 0xFD	; 253
    1efe:	80 81       	ld	r24, Z
    1f00:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
void twi1_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    1f04:	85 ec       	ldi	r24, 0xC5	; 197
    1f06:	98 c0       	rjmp	.+304    	; 0x2038 <__vector_40+0x248>
            twi1_error = TW_MT_SLA_NACK;
            twi1_stop();
            break;
        
        case TW_MT_DATA_NACK: // data sent, nack received
            twi1_error = TW_MT_DATA_NACK;
    1f08:	80 93 59 02 	sts	0x0259, r24	; 0x800259 <twi1_error>
    1f0c:	a0 c0       	rjmp	.+320    	; 0x204e <__vector_40+0x25e>
            break;

        // Master Receiver
        case TW_MR_DATA_ACK: // data received, ack sent
            // put byte into buffer
            twi1_masterBuffer[twi1_masterBufferIndex++] = TWDR1;
    1f0e:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    1f12:	81 e0       	ldi	r24, 0x01	; 1
    1f14:	8e 0f       	add	r24, r30
    1f16:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    1f1a:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    1f1e:	f0 e0       	ldi	r31, 0x00	; 0
    1f20:	ef 53       	subi	r30, 0x3F	; 63
    1f22:	fd 4f       	sbci	r31, 0xFD	; 253
    1f24:	80 83       	st	Z, r24
        case TW_MR_SLA_ACK:  // address sent, ack received
            // ack if more bytes are expected, otherwise nack
            if(twi1_masterBufferIndex < twi1_masterBufferLength)
    1f26:	90 91 c0 02 	lds	r25, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    1f2a:	80 91 bf 02 	lds	r24, 0x02BF	; 0x8002bf <twi1_masterBufferLength>
    1f2e:	80 c0       	rjmp	.+256    	; 0x2030 <__vector_40+0x240>
            }
            break;
            
        case TW_MR_DATA_NACK: // data received, nack sent
            // put final byte into buffer
            twi1_masterBuffer[twi1_masterBufferIndex++] = TWDR1;
    1f30:	e0 91 c0 02 	lds	r30, 0x02C0	; 0x8002c0 <twi1_masterBufferIndex>
    1f34:	81 e0       	ldi	r24, 0x01	; 1
    1f36:	8e 0f       	add	r24, r30
    1f38:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi1_masterBufferIndex>
    1f3c:	80 91 db 00 	lds	r24, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    1f40:	f0 e0       	ldi	r31, 0x00	; 0
    1f42:	ef 53       	subi	r30, 0x3F	; 63
    1f44:	fd 4f       	sbci	r31, 0xFD	; 253
    1f46:	80 83       	st	Z, r24
            if (twi1_sendStop)
    1f48:	80 91 e2 02 	lds	r24, 0x02E2	; 0x8002e2 <twi1_sendStop>
    1f4c:	81 11       	cpse	r24, r1
    1f4e:	7f c0       	rjmp	.+254    	; 0x204e <__vector_40+0x25e>
                twi1_stop();
            else 
            {
                twi1_inRepStart = true;	// we're gonna send the START
    1f50:	81 e0       	ldi	r24, 0x01	; 1
    1f52:	80 93 e1 02 	sts	0x02E1, r24	; 0x8002e1 <twi1_inRepStart>
                // don't enable the interrupt. We'll generate the start, but we 
                // avoid handling the interrupt until we're in the next transaction,
                // at the point where we would normally issue the start.
                TWCR1 = (1<<TWINT) | (1<<TWSTA)| (1<<TWEN) ;
    1f56:	84 ea       	ldi	r24, 0xA4	; 164
    1f58:	73 c0       	rjmp	.+230    	; 0x2040 <__vector_40+0x250>
        case TW_SR_SLA_ACK:   // addressed, returned ack
        case TW_SR_GCALL_ACK: // addressed generally, returned ack
        case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
        case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
            // enter slave receiver mode
            twi1_state = TWI1_SRX;
    1f5a:	83 e0       	ldi	r24, 0x03	; 3
    1f5c:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <twi1_state>
            // indicate that rx buffer can be overwritten and ack
            twi1_rxBufferIndex = 0;
    1f60:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <twi1_rxBufferIndex>
    1f64:	cf cf       	rjmp	.-98     	; 0x1f04 <__vector_40+0x114>
            break;
        
        case TW_SR_DATA_ACK:       // data received, returned ack
        case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
            // if there is still room in the rx buffer
            if(twi1_rxBufferIndex < TWI1_BUFFER_LENGTH)
    1f66:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    1f6a:	80 32       	cpi	r24, 0x20	; 32
    1f6c:	08 f0       	brcs	.+2      	; 0x1f70 <__vector_40+0x180>
    1f6e:	63 c0       	rjmp	.+198    	; 0x2036 <__vector_40+0x246>
            {
                // put byte in buffer and ack
                twi1_rxBuffer[twi1_rxBufferIndex++] = TWDR1;
    1f70:	e0 91 5b 02 	lds	r30, 0x025B	; 0x80025b <twi1_rxBuffer>
    1f74:	f0 91 5c 02 	lds	r31, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    1f78:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    1f7c:	91 e0       	ldi	r25, 0x01	; 1
    1f7e:	98 0f       	add	r25, r24
    1f80:	90 93 5a 02 	sts	0x025A, r25	; 0x80025a <twi1_rxBufferIndex>
    1f84:	90 91 db 00 	lds	r25, 0x00DB	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
    1f88:	e8 0f       	add	r30, r24
    1f8a:	f1 1d       	adc	r31, r1
    1f8c:	90 83       	st	Z, r25
    1f8e:	ba cf       	rjmp	.-140    	; 0x1f04 <__vector_40+0x114>
            }
            break;

        case TW_SR_STOP: // stop or repeated start condition received
            // ack future responses and leave slave receiver state
            twi1_releaseBus();
    1f90:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <twi1_releaseBus>
            // put a null char after data if there's room
            if(twi1_rxBufferIndex < TWI1_BUFFER_LENGTH)
    1f94:	20 91 5a 02 	lds	r18, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    1f98:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <twi1_rxBuffer>
    1f9c:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    1fa0:	20 32       	cpi	r18, 0x20	; 32
    1fa2:	30 f4       	brcc	.+12     	; 0x1fb0 <__vector_40+0x1c0>
            {
                twi1_rxBuffer[twi1_rxBufferIndex] = '\0';
    1fa4:	20 91 5a 02 	lds	r18, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    1fa8:	fc 01       	movw	r30, r24
    1faa:	e2 0f       	add	r30, r18
    1fac:	f1 1d       	adc	r31, r1
    1fae:	10 82       	st	Z, r1
            }
            // callback to user defined callback
            twi1_onSlaveReceive(twi1_rxBuffer, twi1_rxBufferIndex);
    1fb0:	60 91 5a 02 	lds	r22, 0x025A	; 0x80025a <twi1_rxBufferIndex>
    1fb4:	70 e0       	ldi	r23, 0x00	; 0
    1fb6:	e0 91 12 01 	lds	r30, 0x0112	; 0x800112 <twi1_onSlaveReceive>
    1fba:	f0 91 13 01 	lds	r31, 0x0113	; 0x800113 <twi1_onSlaveReceive+0x1>
    1fbe:	09 95       	icall
            // assume user has the rx buffer so we can swap to the other twi1_rxBuffer and reset the index
            if (twi1_rxBuffer == twi1_rxBufferA) 
    1fc0:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <twi1_rxBuffer>
    1fc4:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <twi1_rxBuffer+0x1>
    1fc8:	8d 57       	subi	r24, 0x7D	; 125
    1fca:	92 40       	sbci	r25, 0x02	; 2
    1fcc:	19 f4       	brne	.+6      	; 0x1fd4 <__vector_40+0x1e4>
            {
                twi1_rxBuffer = twi1_rxBufferB;
    1fce:	8d e5       	ldi	r24, 0x5D	; 93
    1fd0:	92 e0       	ldi	r25, 0x02	; 2
    1fd2:	02 c0       	rjmp	.+4      	; 0x1fd8 <__vector_40+0x1e8>
            }
            else
            {
                twi1_rxBuffer = twi1_rxBufferA;
    1fd4:	8d e7       	ldi	r24, 0x7D	; 125
    1fd6:	92 e0       	ldi	r25, 0x02	; 2
    1fd8:	90 93 5c 02 	sts	0x025C, r25	; 0x80025c <twi1_rxBuffer+0x1>
    1fdc:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <twi1_rxBuffer>
            }
            twi1_rxBufferIndex = 0;
    1fe0:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <twi1_rxBufferIndex>
            break;
    1fe4:	36 c0       	rjmp	.+108    	; 0x2052 <__vector_40+0x262>
        
        // Slave Transmitter
        case TW_ST_SLA_ACK:          // addressed, returned ack
        case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
            // enter slave transmitter mode
            twi1_state = TWI1_STX;
    1fe6:	84 e0       	ldi	r24, 0x04	; 4
    1fe8:	80 93 e4 02 	sts	0x02E4, r24	; 0x8002e4 <twi1_state>
            // ready the tx buffer index for iteration
            twi1_txBufferIndex = 0;
    1fec:	10 92 9e 02 	sts	0x029E, r1	; 0x80029e <twi1_txBufferIndex>
            // set tx buffer length to be zero, to verify if user changes it
            twi1_txBufferLength = 0;
    1ff0:	10 92 9d 02 	sts	0x029D, r1	; 0x80029d <twi1_txBufferLength>
            // request for txBuffer to be filled and length to be set
            // note: user must call twi1_transmit(bytes, length) to do this
            twi1_onSlaveTransmit();
    1ff4:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <twi1_onSlaveTransmit>
    1ff8:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <twi1_onSlaveTransmit+0x1>
    1ffc:	09 95       	icall
            // if they didn't change buffer & length, initialize it
            if(0 == twi1_txBufferLength)
    1ffe:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <twi1_txBufferLength>
    2002:	81 11       	cpse	r24, r1
    2004:	05 c0       	rjmp	.+10     	; 0x2010 <__vector_40+0x220>
            {
                twi1_txBufferLength = 1;
    2006:	81 e0       	ldi	r24, 0x01	; 1
    2008:	80 93 9d 02 	sts	0x029D, r24	; 0x80029d <twi1_txBufferLength>
                twi1_txBuffer[0] = 0x00;
    200c:	10 92 9f 02 	sts	0x029F, r1	; 0x80029f <twi1_txBuffer>
            }
            // transmit first byte from buffer, fall
        case TW_ST_DATA_ACK: // byte sent, ack returned
            // copy data to output register
            TWDR1 = twi1_txBuffer[twi1_txBufferIndex++];
    2010:	e0 91 9e 02 	lds	r30, 0x029E	; 0x80029e <twi1_txBufferIndex>
    2014:	81 e0       	ldi	r24, 0x01	; 1
    2016:	8e 0f       	add	r24, r30
    2018:	80 93 9e 02 	sts	0x029E, r24	; 0x80029e <twi1_txBufferIndex>
    201c:	f0 e0       	ldi	r31, 0x00	; 0
    201e:	e1 56       	subi	r30, 0x61	; 97
    2020:	fd 4f       	sbci	r31, 0xFD	; 253
    2022:	80 81       	ld	r24, Z
    2024:	80 93 db 00 	sts	0x00DB, r24	; 0x8000db <__TEXT_REGION_LENGTH__+0x7e00db>
            // if there is more to send, ack, otherwise nack
            if(twi1_txBufferIndex < twi1_txBufferLength)
    2028:	90 91 9e 02 	lds	r25, 0x029E	; 0x80029e <twi1_txBufferIndex>
    202c:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <twi1_txBufferLength>
    2030:	98 17       	cp	r25, r24
    2032:	08 f4       	brcc	.+2      	; 0x2036 <__vector_40+0x246>
    2034:	67 cf       	rjmp	.-306    	; 0x1f04 <__vector_40+0x114>
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    }
    else
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT);
    2036:	85 e8       	ldi	r24, 0x85	; 133
    2038:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
    203c:	0a c0       	rjmp	.+20     	; 0x2052 <__vector_40+0x262>
void twi1_reply(uint8_t ack)
{
    // transmit master read ready signal, with or without ack
    if(ack)
    {
        TWCR1 = (1<<TWEN) | (1<<TWIE) | (1<<TWINT) | (1<<TWEA);
    203e:	85 ec       	ldi	r24, 0xC5	; 197
    2040:	80 93 dc 00 	sts	0x00DC, r24	; 0x8000dc <__TEXT_REGION_LENGTH__+0x7e00dc>
        case TW_ST_DATA_NACK: // received nack, we are done 
        case TW_ST_LAST_DATA: // received ack, but we are done already!
            // ack future responses
            twi1_reply(1);
            // leave slave receiver state
            twi1_state = TWI1_READY;
    2044:	10 92 e4 02 	sts	0x02E4, r1	; 0x8002e4 <twi1_state>
            break;
    2048:	04 c0       	rjmp	.+8      	; 0x2052 <__vector_40+0x262>
        // All
        case TW_NO_INFO:   // no state information
            break;
        
        case TW_BUS_ERROR: // bus error, illegal stop/start
            twi1_error = TW_BUS_ERROR;
    204a:	10 92 59 02 	sts	0x0259, r1	; 0x800259 <twi1_error>
            twi1_stop();
    204e:	0e 94 e8 0e 	call	0x1dd0	; 0x1dd0 <twi1_stop>
            break;
    }
}
    2052:	ff 91       	pop	r31
    2054:	ef 91       	pop	r30
    2056:	bf 91       	pop	r27
    2058:	af 91       	pop	r26
    205a:	9f 91       	pop	r25
    205c:	8f 91       	pop	r24
    205e:	7f 91       	pop	r23
    2060:	6f 91       	pop	r22
    2062:	5f 91       	pop	r21
    2064:	4f 91       	pop	r20
    2066:	3f 91       	pop	r19
    2068:	2f 91       	pop	r18
    206a:	0f 90       	pop	r0
    206c:	0f be       	out	0x3f, r0	; 63
    206e:	0f 90       	pop	r0
    2070:	1f 90       	pop	r1
    2072:	18 95       	reti

00002074 <__udivmodsi4>:
    2074:	a1 e2       	ldi	r26, 0x21	; 33
    2076:	1a 2e       	mov	r1, r26
    2078:	aa 1b       	sub	r26, r26
    207a:	bb 1b       	sub	r27, r27
    207c:	fd 01       	movw	r30, r26
    207e:	0d c0       	rjmp	.+26     	; 0x209a <__udivmodsi4_ep>

00002080 <__udivmodsi4_loop>:
    2080:	aa 1f       	adc	r26, r26
    2082:	bb 1f       	adc	r27, r27
    2084:	ee 1f       	adc	r30, r30
    2086:	ff 1f       	adc	r31, r31
    2088:	a2 17       	cp	r26, r18
    208a:	b3 07       	cpc	r27, r19
    208c:	e4 07       	cpc	r30, r20
    208e:	f5 07       	cpc	r31, r21
    2090:	20 f0       	brcs	.+8      	; 0x209a <__udivmodsi4_ep>
    2092:	a2 1b       	sub	r26, r18
    2094:	b3 0b       	sbc	r27, r19
    2096:	e4 0b       	sbc	r30, r20
    2098:	f5 0b       	sbc	r31, r21

0000209a <__udivmodsi4_ep>:
    209a:	66 1f       	adc	r22, r22
    209c:	77 1f       	adc	r23, r23
    209e:	88 1f       	adc	r24, r24
    20a0:	99 1f       	adc	r25, r25
    20a2:	1a 94       	dec	r1
    20a4:	69 f7       	brne	.-38     	; 0x2080 <__udivmodsi4_loop>
    20a6:	60 95       	com	r22
    20a8:	70 95       	com	r23
    20aa:	80 95       	com	r24
    20ac:	90 95       	com	r25
    20ae:	9b 01       	movw	r18, r22
    20b0:	ac 01       	movw	r20, r24
    20b2:	bd 01       	movw	r22, r26
    20b4:	cf 01       	movw	r24, r30
    20b6:	08 95       	ret

000020b8 <fgetc>:
    20b8:	cf 93       	push	r28
    20ba:	df 93       	push	r29
    20bc:	ec 01       	movw	r28, r24
    20be:	2b 81       	ldd	r18, Y+3	; 0x03
    20c0:	20 ff       	sbrs	r18, 0
    20c2:	33 c0       	rjmp	.+102    	; 0x212a <fgetc+0x72>
    20c4:	26 ff       	sbrs	r18, 6
    20c6:	0a c0       	rjmp	.+20     	; 0x20dc <fgetc+0x24>
    20c8:	2f 7b       	andi	r18, 0xBF	; 191
    20ca:	2b 83       	std	Y+3, r18	; 0x03
    20cc:	8e 81       	ldd	r24, Y+6	; 0x06
    20ce:	9f 81       	ldd	r25, Y+7	; 0x07
    20d0:	01 96       	adiw	r24, 0x01	; 1
    20d2:	9f 83       	std	Y+7, r25	; 0x07
    20d4:	8e 83       	std	Y+6, r24	; 0x06
    20d6:	8a 81       	ldd	r24, Y+2	; 0x02
    20d8:	90 e0       	ldi	r25, 0x00	; 0
    20da:	29 c0       	rjmp	.+82     	; 0x212e <fgetc+0x76>
    20dc:	22 ff       	sbrs	r18, 2
    20de:	0f c0       	rjmp	.+30     	; 0x20fe <fgetc+0x46>
    20e0:	e8 81       	ld	r30, Y
    20e2:	f9 81       	ldd	r31, Y+1	; 0x01
    20e4:	80 81       	ld	r24, Z
    20e6:	08 2e       	mov	r0, r24
    20e8:	00 0c       	add	r0, r0
    20ea:	99 0b       	sbc	r25, r25
    20ec:	00 97       	sbiw	r24, 0x00	; 0
    20ee:	19 f4       	brne	.+6      	; 0x20f6 <fgetc+0x3e>
    20f0:	20 62       	ori	r18, 0x20	; 32
    20f2:	2b 83       	std	Y+3, r18	; 0x03
    20f4:	1a c0       	rjmp	.+52     	; 0x212a <fgetc+0x72>
    20f6:	31 96       	adiw	r30, 0x01	; 1
    20f8:	f9 83       	std	Y+1, r31	; 0x01
    20fa:	e8 83       	st	Y, r30
    20fc:	0e c0       	rjmp	.+28     	; 0x211a <fgetc+0x62>
    20fe:	ea 85       	ldd	r30, Y+10	; 0x0a
    2100:	fb 85       	ldd	r31, Y+11	; 0x0b
    2102:	09 95       	icall
    2104:	97 ff       	sbrs	r25, 7
    2106:	09 c0       	rjmp	.+18     	; 0x211a <fgetc+0x62>
    2108:	2b 81       	ldd	r18, Y+3	; 0x03
    210a:	01 96       	adiw	r24, 0x01	; 1
    210c:	11 f0       	breq	.+4      	; 0x2112 <fgetc+0x5a>
    210e:	80 e2       	ldi	r24, 0x20	; 32
    2110:	01 c0       	rjmp	.+2      	; 0x2114 <fgetc+0x5c>
    2112:	80 e1       	ldi	r24, 0x10	; 16
    2114:	82 2b       	or	r24, r18
    2116:	8b 83       	std	Y+3, r24	; 0x03
    2118:	08 c0       	rjmp	.+16     	; 0x212a <fgetc+0x72>
    211a:	2e 81       	ldd	r18, Y+6	; 0x06
    211c:	3f 81       	ldd	r19, Y+7	; 0x07
    211e:	2f 5f       	subi	r18, 0xFF	; 255
    2120:	3f 4f       	sbci	r19, 0xFF	; 255
    2122:	3f 83       	std	Y+7, r19	; 0x07
    2124:	2e 83       	std	Y+6, r18	; 0x06
    2126:	99 27       	eor	r25, r25
    2128:	02 c0       	rjmp	.+4      	; 0x212e <fgetc+0x76>
    212a:	8f ef       	ldi	r24, 0xFF	; 255
    212c:	9f ef       	ldi	r25, 0xFF	; 255
    212e:	df 91       	pop	r29
    2130:	cf 91       	pop	r28
    2132:	08 95       	ret

00002134 <printf>:
    2134:	a0 e0       	ldi	r26, 0x00	; 0
    2136:	b0 e0       	ldi	r27, 0x00	; 0
    2138:	e0 ea       	ldi	r30, 0xA0	; 160
    213a:	f0 e1       	ldi	r31, 0x10	; 16
    213c:	0c 94 67 13 	jmp	0x26ce	; 0x26ce <__prologue_saves__+0x20>
    2140:	ae 01       	movw	r20, r28
    2142:	4b 5f       	subi	r20, 0xFB	; 251
    2144:	5f 4f       	sbci	r21, 0xFF	; 255
    2146:	fa 01       	movw	r30, r20
    2148:	61 91       	ld	r22, Z+
    214a:	71 91       	ld	r23, Z+
    214c:	af 01       	movw	r20, r30
    214e:	80 91 94 03 	lds	r24, 0x0394	; 0x800394 <__iob+0x2>
    2152:	90 91 95 03 	lds	r25, 0x0395	; 0x800395 <__iob+0x3>
    2156:	0e 94 b0 10 	call	0x2160	; 0x2160 <vfprintf>
    215a:	e2 e0       	ldi	r30, 0x02	; 2
    215c:	0c 94 83 13 	jmp	0x2706	; 0x2706 <__epilogue_restores__+0x20>

00002160 <vfprintf>:
    2160:	ab e0       	ldi	r26, 0x0B	; 11
    2162:	b0 e0       	ldi	r27, 0x00	; 0
    2164:	e6 eb       	ldi	r30, 0xB6	; 182
    2166:	f0 e1       	ldi	r31, 0x10	; 16
    2168:	0c 94 57 13 	jmp	0x26ae	; 0x26ae <__prologue_saves__>
    216c:	6c 01       	movw	r12, r24
    216e:	7b 01       	movw	r14, r22
    2170:	8a 01       	movw	r16, r20
    2172:	fc 01       	movw	r30, r24
    2174:	17 82       	std	Z+7, r1	; 0x07
    2176:	16 82       	std	Z+6, r1	; 0x06
    2178:	83 81       	ldd	r24, Z+3	; 0x03
    217a:	81 ff       	sbrs	r24, 1
    217c:	cc c1       	rjmp	.+920    	; 0x2516 <vfprintf+0x3b6>
    217e:	ce 01       	movw	r24, r28
    2180:	01 96       	adiw	r24, 0x01	; 1
    2182:	3c 01       	movw	r6, r24
    2184:	f6 01       	movw	r30, r12
    2186:	93 81       	ldd	r25, Z+3	; 0x03
    2188:	f7 01       	movw	r30, r14
    218a:	93 fd       	sbrc	r25, 3
    218c:	85 91       	lpm	r24, Z+
    218e:	93 ff       	sbrs	r25, 3
    2190:	81 91       	ld	r24, Z+
    2192:	7f 01       	movw	r14, r30
    2194:	88 23       	and	r24, r24
    2196:	09 f4       	brne	.+2      	; 0x219a <vfprintf+0x3a>
    2198:	ba c1       	rjmp	.+884    	; 0x250e <vfprintf+0x3ae>
    219a:	85 32       	cpi	r24, 0x25	; 37
    219c:	39 f4       	brne	.+14     	; 0x21ac <vfprintf+0x4c>
    219e:	93 fd       	sbrc	r25, 3
    21a0:	85 91       	lpm	r24, Z+
    21a2:	93 ff       	sbrs	r25, 3
    21a4:	81 91       	ld	r24, Z+
    21a6:	7f 01       	movw	r14, r30
    21a8:	85 32       	cpi	r24, 0x25	; 37
    21aa:	29 f4       	brne	.+10     	; 0x21b6 <vfprintf+0x56>
    21ac:	b6 01       	movw	r22, r12
    21ae:	90 e0       	ldi	r25, 0x00	; 0
    21b0:	0e 94 a7 12 	call	0x254e	; 0x254e <fputc>
    21b4:	e7 cf       	rjmp	.-50     	; 0x2184 <vfprintf+0x24>
    21b6:	91 2c       	mov	r9, r1
    21b8:	21 2c       	mov	r2, r1
    21ba:	31 2c       	mov	r3, r1
    21bc:	ff e1       	ldi	r31, 0x1F	; 31
    21be:	f3 15       	cp	r31, r3
    21c0:	d8 f0       	brcs	.+54     	; 0x21f8 <vfprintf+0x98>
    21c2:	8b 32       	cpi	r24, 0x2B	; 43
    21c4:	79 f0       	breq	.+30     	; 0x21e4 <vfprintf+0x84>
    21c6:	38 f4       	brcc	.+14     	; 0x21d6 <vfprintf+0x76>
    21c8:	80 32       	cpi	r24, 0x20	; 32
    21ca:	79 f0       	breq	.+30     	; 0x21ea <vfprintf+0x8a>
    21cc:	83 32       	cpi	r24, 0x23	; 35
    21ce:	a1 f4       	brne	.+40     	; 0x21f8 <vfprintf+0x98>
    21d0:	23 2d       	mov	r18, r3
    21d2:	20 61       	ori	r18, 0x10	; 16
    21d4:	1d c0       	rjmp	.+58     	; 0x2210 <vfprintf+0xb0>
    21d6:	8d 32       	cpi	r24, 0x2D	; 45
    21d8:	61 f0       	breq	.+24     	; 0x21f2 <vfprintf+0x92>
    21da:	80 33       	cpi	r24, 0x30	; 48
    21dc:	69 f4       	brne	.+26     	; 0x21f8 <vfprintf+0x98>
    21de:	23 2d       	mov	r18, r3
    21e0:	21 60       	ori	r18, 0x01	; 1
    21e2:	16 c0       	rjmp	.+44     	; 0x2210 <vfprintf+0xb0>
    21e4:	83 2d       	mov	r24, r3
    21e6:	82 60       	ori	r24, 0x02	; 2
    21e8:	38 2e       	mov	r3, r24
    21ea:	e3 2d       	mov	r30, r3
    21ec:	e4 60       	ori	r30, 0x04	; 4
    21ee:	3e 2e       	mov	r3, r30
    21f0:	2a c0       	rjmp	.+84     	; 0x2246 <vfprintf+0xe6>
    21f2:	f3 2d       	mov	r31, r3
    21f4:	f8 60       	ori	r31, 0x08	; 8
    21f6:	1d c0       	rjmp	.+58     	; 0x2232 <vfprintf+0xd2>
    21f8:	37 fc       	sbrc	r3, 7
    21fa:	2d c0       	rjmp	.+90     	; 0x2256 <vfprintf+0xf6>
    21fc:	20 ed       	ldi	r18, 0xD0	; 208
    21fe:	28 0f       	add	r18, r24
    2200:	2a 30       	cpi	r18, 0x0A	; 10
    2202:	40 f0       	brcs	.+16     	; 0x2214 <vfprintf+0xb4>
    2204:	8e 32       	cpi	r24, 0x2E	; 46
    2206:	b9 f4       	brne	.+46     	; 0x2236 <vfprintf+0xd6>
    2208:	36 fc       	sbrc	r3, 6
    220a:	81 c1       	rjmp	.+770    	; 0x250e <vfprintf+0x3ae>
    220c:	23 2d       	mov	r18, r3
    220e:	20 64       	ori	r18, 0x40	; 64
    2210:	32 2e       	mov	r3, r18
    2212:	19 c0       	rjmp	.+50     	; 0x2246 <vfprintf+0xe6>
    2214:	36 fe       	sbrs	r3, 6
    2216:	06 c0       	rjmp	.+12     	; 0x2224 <vfprintf+0xc4>
    2218:	8a e0       	ldi	r24, 0x0A	; 10
    221a:	98 9e       	mul	r9, r24
    221c:	20 0d       	add	r18, r0
    221e:	11 24       	eor	r1, r1
    2220:	92 2e       	mov	r9, r18
    2222:	11 c0       	rjmp	.+34     	; 0x2246 <vfprintf+0xe6>
    2224:	ea e0       	ldi	r30, 0x0A	; 10
    2226:	2e 9e       	mul	r2, r30
    2228:	20 0d       	add	r18, r0
    222a:	11 24       	eor	r1, r1
    222c:	22 2e       	mov	r2, r18
    222e:	f3 2d       	mov	r31, r3
    2230:	f0 62       	ori	r31, 0x20	; 32
    2232:	3f 2e       	mov	r3, r31
    2234:	08 c0       	rjmp	.+16     	; 0x2246 <vfprintf+0xe6>
    2236:	8c 36       	cpi	r24, 0x6C	; 108
    2238:	21 f4       	brne	.+8      	; 0x2242 <vfprintf+0xe2>
    223a:	83 2d       	mov	r24, r3
    223c:	80 68       	ori	r24, 0x80	; 128
    223e:	38 2e       	mov	r3, r24
    2240:	02 c0       	rjmp	.+4      	; 0x2246 <vfprintf+0xe6>
    2242:	88 36       	cpi	r24, 0x68	; 104
    2244:	41 f4       	brne	.+16     	; 0x2256 <vfprintf+0xf6>
    2246:	f7 01       	movw	r30, r14
    2248:	93 fd       	sbrc	r25, 3
    224a:	85 91       	lpm	r24, Z+
    224c:	93 ff       	sbrs	r25, 3
    224e:	81 91       	ld	r24, Z+
    2250:	7f 01       	movw	r14, r30
    2252:	81 11       	cpse	r24, r1
    2254:	b3 cf       	rjmp	.-154    	; 0x21bc <vfprintf+0x5c>
    2256:	98 2f       	mov	r25, r24
    2258:	9f 7d       	andi	r25, 0xDF	; 223
    225a:	95 54       	subi	r25, 0x45	; 69
    225c:	93 30       	cpi	r25, 0x03	; 3
    225e:	28 f4       	brcc	.+10     	; 0x226a <vfprintf+0x10a>
    2260:	0c 5f       	subi	r16, 0xFC	; 252
    2262:	1f 4f       	sbci	r17, 0xFF	; 255
    2264:	9f e3       	ldi	r25, 0x3F	; 63
    2266:	99 83       	std	Y+1, r25	; 0x01
    2268:	0d c0       	rjmp	.+26     	; 0x2284 <vfprintf+0x124>
    226a:	83 36       	cpi	r24, 0x63	; 99
    226c:	31 f0       	breq	.+12     	; 0x227a <vfprintf+0x11a>
    226e:	83 37       	cpi	r24, 0x73	; 115
    2270:	71 f0       	breq	.+28     	; 0x228e <vfprintf+0x12e>
    2272:	83 35       	cpi	r24, 0x53	; 83
    2274:	09 f0       	breq	.+2      	; 0x2278 <vfprintf+0x118>
    2276:	59 c0       	rjmp	.+178    	; 0x232a <vfprintf+0x1ca>
    2278:	21 c0       	rjmp	.+66     	; 0x22bc <vfprintf+0x15c>
    227a:	f8 01       	movw	r30, r16
    227c:	80 81       	ld	r24, Z
    227e:	89 83       	std	Y+1, r24	; 0x01
    2280:	0e 5f       	subi	r16, 0xFE	; 254
    2282:	1f 4f       	sbci	r17, 0xFF	; 255
    2284:	88 24       	eor	r8, r8
    2286:	83 94       	inc	r8
    2288:	91 2c       	mov	r9, r1
    228a:	53 01       	movw	r10, r6
    228c:	13 c0       	rjmp	.+38     	; 0x22b4 <vfprintf+0x154>
    228e:	28 01       	movw	r4, r16
    2290:	f2 e0       	ldi	r31, 0x02	; 2
    2292:	4f 0e       	add	r4, r31
    2294:	51 1c       	adc	r5, r1
    2296:	f8 01       	movw	r30, r16
    2298:	a0 80       	ld	r10, Z
    229a:	b1 80       	ldd	r11, Z+1	; 0x01
    229c:	36 fe       	sbrs	r3, 6
    229e:	03 c0       	rjmp	.+6      	; 0x22a6 <vfprintf+0x146>
    22a0:	69 2d       	mov	r22, r9
    22a2:	70 e0       	ldi	r23, 0x00	; 0
    22a4:	02 c0       	rjmp	.+4      	; 0x22aa <vfprintf+0x14a>
    22a6:	6f ef       	ldi	r22, 0xFF	; 255
    22a8:	7f ef       	ldi	r23, 0xFF	; 255
    22aa:	c5 01       	movw	r24, r10
    22ac:	0e 94 9c 12 	call	0x2538	; 0x2538 <strnlen>
    22b0:	4c 01       	movw	r8, r24
    22b2:	82 01       	movw	r16, r4
    22b4:	f3 2d       	mov	r31, r3
    22b6:	ff 77       	andi	r31, 0x7F	; 127
    22b8:	3f 2e       	mov	r3, r31
    22ba:	16 c0       	rjmp	.+44     	; 0x22e8 <vfprintf+0x188>
    22bc:	28 01       	movw	r4, r16
    22be:	22 e0       	ldi	r18, 0x02	; 2
    22c0:	42 0e       	add	r4, r18
    22c2:	51 1c       	adc	r5, r1
    22c4:	f8 01       	movw	r30, r16
    22c6:	a0 80       	ld	r10, Z
    22c8:	b1 80       	ldd	r11, Z+1	; 0x01
    22ca:	36 fe       	sbrs	r3, 6
    22cc:	03 c0       	rjmp	.+6      	; 0x22d4 <vfprintf+0x174>
    22ce:	69 2d       	mov	r22, r9
    22d0:	70 e0       	ldi	r23, 0x00	; 0
    22d2:	02 c0       	rjmp	.+4      	; 0x22d8 <vfprintf+0x178>
    22d4:	6f ef       	ldi	r22, 0xFF	; 255
    22d6:	7f ef       	ldi	r23, 0xFF	; 255
    22d8:	c5 01       	movw	r24, r10
    22da:	0e 94 91 12 	call	0x2522	; 0x2522 <strnlen_P>
    22de:	4c 01       	movw	r8, r24
    22e0:	f3 2d       	mov	r31, r3
    22e2:	f0 68       	ori	r31, 0x80	; 128
    22e4:	3f 2e       	mov	r3, r31
    22e6:	82 01       	movw	r16, r4
    22e8:	33 fc       	sbrc	r3, 3
    22ea:	1b c0       	rjmp	.+54     	; 0x2322 <vfprintf+0x1c2>
    22ec:	82 2d       	mov	r24, r2
    22ee:	90 e0       	ldi	r25, 0x00	; 0
    22f0:	88 16       	cp	r8, r24
    22f2:	99 06       	cpc	r9, r25
    22f4:	b0 f4       	brcc	.+44     	; 0x2322 <vfprintf+0x1c2>
    22f6:	b6 01       	movw	r22, r12
    22f8:	80 e2       	ldi	r24, 0x20	; 32
    22fa:	90 e0       	ldi	r25, 0x00	; 0
    22fc:	0e 94 a7 12 	call	0x254e	; 0x254e <fputc>
    2300:	2a 94       	dec	r2
    2302:	f4 cf       	rjmp	.-24     	; 0x22ec <vfprintf+0x18c>
    2304:	f5 01       	movw	r30, r10
    2306:	37 fc       	sbrc	r3, 7
    2308:	85 91       	lpm	r24, Z+
    230a:	37 fe       	sbrs	r3, 7
    230c:	81 91       	ld	r24, Z+
    230e:	5f 01       	movw	r10, r30
    2310:	b6 01       	movw	r22, r12
    2312:	90 e0       	ldi	r25, 0x00	; 0
    2314:	0e 94 a7 12 	call	0x254e	; 0x254e <fputc>
    2318:	21 10       	cpse	r2, r1
    231a:	2a 94       	dec	r2
    231c:	21 e0       	ldi	r18, 0x01	; 1
    231e:	82 1a       	sub	r8, r18
    2320:	91 08       	sbc	r9, r1
    2322:	81 14       	cp	r8, r1
    2324:	91 04       	cpc	r9, r1
    2326:	71 f7       	brne	.-36     	; 0x2304 <vfprintf+0x1a4>
    2328:	e8 c0       	rjmp	.+464    	; 0x24fa <vfprintf+0x39a>
    232a:	84 36       	cpi	r24, 0x64	; 100
    232c:	11 f0       	breq	.+4      	; 0x2332 <vfprintf+0x1d2>
    232e:	89 36       	cpi	r24, 0x69	; 105
    2330:	41 f5       	brne	.+80     	; 0x2382 <vfprintf+0x222>
    2332:	f8 01       	movw	r30, r16
    2334:	37 fe       	sbrs	r3, 7
    2336:	07 c0       	rjmp	.+14     	; 0x2346 <vfprintf+0x1e6>
    2338:	60 81       	ld	r22, Z
    233a:	71 81       	ldd	r23, Z+1	; 0x01
    233c:	82 81       	ldd	r24, Z+2	; 0x02
    233e:	93 81       	ldd	r25, Z+3	; 0x03
    2340:	0c 5f       	subi	r16, 0xFC	; 252
    2342:	1f 4f       	sbci	r17, 0xFF	; 255
    2344:	08 c0       	rjmp	.+16     	; 0x2356 <vfprintf+0x1f6>
    2346:	60 81       	ld	r22, Z
    2348:	71 81       	ldd	r23, Z+1	; 0x01
    234a:	07 2e       	mov	r0, r23
    234c:	00 0c       	add	r0, r0
    234e:	88 0b       	sbc	r24, r24
    2350:	99 0b       	sbc	r25, r25
    2352:	0e 5f       	subi	r16, 0xFE	; 254
    2354:	1f 4f       	sbci	r17, 0xFF	; 255
    2356:	f3 2d       	mov	r31, r3
    2358:	ff 76       	andi	r31, 0x6F	; 111
    235a:	3f 2e       	mov	r3, r31
    235c:	97 ff       	sbrs	r25, 7
    235e:	09 c0       	rjmp	.+18     	; 0x2372 <vfprintf+0x212>
    2360:	90 95       	com	r25
    2362:	80 95       	com	r24
    2364:	70 95       	com	r23
    2366:	61 95       	neg	r22
    2368:	7f 4f       	sbci	r23, 0xFF	; 255
    236a:	8f 4f       	sbci	r24, 0xFF	; 255
    236c:	9f 4f       	sbci	r25, 0xFF	; 255
    236e:	f0 68       	ori	r31, 0x80	; 128
    2370:	3f 2e       	mov	r3, r31
    2372:	2a e0       	ldi	r18, 0x0A	; 10
    2374:	30 e0       	ldi	r19, 0x00	; 0
    2376:	a3 01       	movw	r20, r6
    2378:	0e 94 e3 12 	call	0x25c6	; 0x25c6 <__ultoa_invert>
    237c:	88 2e       	mov	r8, r24
    237e:	86 18       	sub	r8, r6
    2380:	45 c0       	rjmp	.+138    	; 0x240c <vfprintf+0x2ac>
    2382:	85 37       	cpi	r24, 0x75	; 117
    2384:	31 f4       	brne	.+12     	; 0x2392 <vfprintf+0x232>
    2386:	23 2d       	mov	r18, r3
    2388:	2f 7e       	andi	r18, 0xEF	; 239
    238a:	b2 2e       	mov	r11, r18
    238c:	2a e0       	ldi	r18, 0x0A	; 10
    238e:	30 e0       	ldi	r19, 0x00	; 0
    2390:	25 c0       	rjmp	.+74     	; 0x23dc <vfprintf+0x27c>
    2392:	93 2d       	mov	r25, r3
    2394:	99 7f       	andi	r25, 0xF9	; 249
    2396:	b9 2e       	mov	r11, r25
    2398:	8f 36       	cpi	r24, 0x6F	; 111
    239a:	c1 f0       	breq	.+48     	; 0x23cc <vfprintf+0x26c>
    239c:	18 f4       	brcc	.+6      	; 0x23a4 <vfprintf+0x244>
    239e:	88 35       	cpi	r24, 0x58	; 88
    23a0:	79 f0       	breq	.+30     	; 0x23c0 <vfprintf+0x260>
    23a2:	b5 c0       	rjmp	.+362    	; 0x250e <vfprintf+0x3ae>
    23a4:	80 37       	cpi	r24, 0x70	; 112
    23a6:	19 f0       	breq	.+6      	; 0x23ae <vfprintf+0x24e>
    23a8:	88 37       	cpi	r24, 0x78	; 120
    23aa:	21 f0       	breq	.+8      	; 0x23b4 <vfprintf+0x254>
    23ac:	b0 c0       	rjmp	.+352    	; 0x250e <vfprintf+0x3ae>
    23ae:	e9 2f       	mov	r30, r25
    23b0:	e0 61       	ori	r30, 0x10	; 16
    23b2:	be 2e       	mov	r11, r30
    23b4:	b4 fe       	sbrs	r11, 4
    23b6:	0d c0       	rjmp	.+26     	; 0x23d2 <vfprintf+0x272>
    23b8:	fb 2d       	mov	r31, r11
    23ba:	f4 60       	ori	r31, 0x04	; 4
    23bc:	bf 2e       	mov	r11, r31
    23be:	09 c0       	rjmp	.+18     	; 0x23d2 <vfprintf+0x272>
    23c0:	34 fe       	sbrs	r3, 4
    23c2:	0a c0       	rjmp	.+20     	; 0x23d8 <vfprintf+0x278>
    23c4:	29 2f       	mov	r18, r25
    23c6:	26 60       	ori	r18, 0x06	; 6
    23c8:	b2 2e       	mov	r11, r18
    23ca:	06 c0       	rjmp	.+12     	; 0x23d8 <vfprintf+0x278>
    23cc:	28 e0       	ldi	r18, 0x08	; 8
    23ce:	30 e0       	ldi	r19, 0x00	; 0
    23d0:	05 c0       	rjmp	.+10     	; 0x23dc <vfprintf+0x27c>
    23d2:	20 e1       	ldi	r18, 0x10	; 16
    23d4:	30 e0       	ldi	r19, 0x00	; 0
    23d6:	02 c0       	rjmp	.+4      	; 0x23dc <vfprintf+0x27c>
    23d8:	20 e1       	ldi	r18, 0x10	; 16
    23da:	32 e0       	ldi	r19, 0x02	; 2
    23dc:	f8 01       	movw	r30, r16
    23de:	b7 fe       	sbrs	r11, 7
    23e0:	07 c0       	rjmp	.+14     	; 0x23f0 <vfprintf+0x290>
    23e2:	60 81       	ld	r22, Z
    23e4:	71 81       	ldd	r23, Z+1	; 0x01
    23e6:	82 81       	ldd	r24, Z+2	; 0x02
    23e8:	93 81       	ldd	r25, Z+3	; 0x03
    23ea:	0c 5f       	subi	r16, 0xFC	; 252
    23ec:	1f 4f       	sbci	r17, 0xFF	; 255
    23ee:	06 c0       	rjmp	.+12     	; 0x23fc <vfprintf+0x29c>
    23f0:	60 81       	ld	r22, Z
    23f2:	71 81       	ldd	r23, Z+1	; 0x01
    23f4:	80 e0       	ldi	r24, 0x00	; 0
    23f6:	90 e0       	ldi	r25, 0x00	; 0
    23f8:	0e 5f       	subi	r16, 0xFE	; 254
    23fa:	1f 4f       	sbci	r17, 0xFF	; 255
    23fc:	a3 01       	movw	r20, r6
    23fe:	0e 94 e3 12 	call	0x25c6	; 0x25c6 <__ultoa_invert>
    2402:	88 2e       	mov	r8, r24
    2404:	86 18       	sub	r8, r6
    2406:	fb 2d       	mov	r31, r11
    2408:	ff 77       	andi	r31, 0x7F	; 127
    240a:	3f 2e       	mov	r3, r31
    240c:	36 fe       	sbrs	r3, 6
    240e:	0d c0       	rjmp	.+26     	; 0x242a <vfprintf+0x2ca>
    2410:	23 2d       	mov	r18, r3
    2412:	2e 7f       	andi	r18, 0xFE	; 254
    2414:	a2 2e       	mov	r10, r18
    2416:	89 14       	cp	r8, r9
    2418:	58 f4       	brcc	.+22     	; 0x2430 <vfprintf+0x2d0>
    241a:	34 fe       	sbrs	r3, 4
    241c:	0b c0       	rjmp	.+22     	; 0x2434 <vfprintf+0x2d4>
    241e:	32 fc       	sbrc	r3, 2
    2420:	09 c0       	rjmp	.+18     	; 0x2434 <vfprintf+0x2d4>
    2422:	83 2d       	mov	r24, r3
    2424:	8e 7e       	andi	r24, 0xEE	; 238
    2426:	a8 2e       	mov	r10, r24
    2428:	05 c0       	rjmp	.+10     	; 0x2434 <vfprintf+0x2d4>
    242a:	b8 2c       	mov	r11, r8
    242c:	a3 2c       	mov	r10, r3
    242e:	03 c0       	rjmp	.+6      	; 0x2436 <vfprintf+0x2d6>
    2430:	b8 2c       	mov	r11, r8
    2432:	01 c0       	rjmp	.+2      	; 0x2436 <vfprintf+0x2d6>
    2434:	b9 2c       	mov	r11, r9
    2436:	a4 fe       	sbrs	r10, 4
    2438:	0f c0       	rjmp	.+30     	; 0x2458 <vfprintf+0x2f8>
    243a:	fe 01       	movw	r30, r28
    243c:	e8 0d       	add	r30, r8
    243e:	f1 1d       	adc	r31, r1
    2440:	80 81       	ld	r24, Z
    2442:	80 33       	cpi	r24, 0x30	; 48
    2444:	21 f4       	brne	.+8      	; 0x244e <vfprintf+0x2ee>
    2446:	9a 2d       	mov	r25, r10
    2448:	99 7e       	andi	r25, 0xE9	; 233
    244a:	a9 2e       	mov	r10, r25
    244c:	09 c0       	rjmp	.+18     	; 0x2460 <vfprintf+0x300>
    244e:	a2 fe       	sbrs	r10, 2
    2450:	06 c0       	rjmp	.+12     	; 0x245e <vfprintf+0x2fe>
    2452:	b3 94       	inc	r11
    2454:	b3 94       	inc	r11
    2456:	04 c0       	rjmp	.+8      	; 0x2460 <vfprintf+0x300>
    2458:	8a 2d       	mov	r24, r10
    245a:	86 78       	andi	r24, 0x86	; 134
    245c:	09 f0       	breq	.+2      	; 0x2460 <vfprintf+0x300>
    245e:	b3 94       	inc	r11
    2460:	a3 fc       	sbrc	r10, 3
    2462:	11 c0       	rjmp	.+34     	; 0x2486 <vfprintf+0x326>
    2464:	a0 fe       	sbrs	r10, 0
    2466:	06 c0       	rjmp	.+12     	; 0x2474 <vfprintf+0x314>
    2468:	b2 14       	cp	r11, r2
    246a:	88 f4       	brcc	.+34     	; 0x248e <vfprintf+0x32e>
    246c:	28 0c       	add	r2, r8
    246e:	92 2c       	mov	r9, r2
    2470:	9b 18       	sub	r9, r11
    2472:	0e c0       	rjmp	.+28     	; 0x2490 <vfprintf+0x330>
    2474:	b2 14       	cp	r11, r2
    2476:	60 f4       	brcc	.+24     	; 0x2490 <vfprintf+0x330>
    2478:	b6 01       	movw	r22, r12
    247a:	80 e2       	ldi	r24, 0x20	; 32
    247c:	90 e0       	ldi	r25, 0x00	; 0
    247e:	0e 94 a7 12 	call	0x254e	; 0x254e <fputc>
    2482:	b3 94       	inc	r11
    2484:	f7 cf       	rjmp	.-18     	; 0x2474 <vfprintf+0x314>
    2486:	b2 14       	cp	r11, r2
    2488:	18 f4       	brcc	.+6      	; 0x2490 <vfprintf+0x330>
    248a:	2b 18       	sub	r2, r11
    248c:	02 c0       	rjmp	.+4      	; 0x2492 <vfprintf+0x332>
    248e:	98 2c       	mov	r9, r8
    2490:	21 2c       	mov	r2, r1
    2492:	a4 fe       	sbrs	r10, 4
    2494:	10 c0       	rjmp	.+32     	; 0x24b6 <vfprintf+0x356>
    2496:	b6 01       	movw	r22, r12
    2498:	80 e3       	ldi	r24, 0x30	; 48
    249a:	90 e0       	ldi	r25, 0x00	; 0
    249c:	0e 94 a7 12 	call	0x254e	; 0x254e <fputc>
    24a0:	a2 fe       	sbrs	r10, 2
    24a2:	17 c0       	rjmp	.+46     	; 0x24d2 <vfprintf+0x372>
    24a4:	a1 fc       	sbrc	r10, 1
    24a6:	03 c0       	rjmp	.+6      	; 0x24ae <vfprintf+0x34e>
    24a8:	88 e7       	ldi	r24, 0x78	; 120
    24aa:	90 e0       	ldi	r25, 0x00	; 0
    24ac:	02 c0       	rjmp	.+4      	; 0x24b2 <vfprintf+0x352>
    24ae:	88 e5       	ldi	r24, 0x58	; 88
    24b0:	90 e0       	ldi	r25, 0x00	; 0
    24b2:	b6 01       	movw	r22, r12
    24b4:	0c c0       	rjmp	.+24     	; 0x24ce <vfprintf+0x36e>
    24b6:	8a 2d       	mov	r24, r10
    24b8:	86 78       	andi	r24, 0x86	; 134
    24ba:	59 f0       	breq	.+22     	; 0x24d2 <vfprintf+0x372>
    24bc:	a1 fe       	sbrs	r10, 1
    24be:	02 c0       	rjmp	.+4      	; 0x24c4 <vfprintf+0x364>
    24c0:	8b e2       	ldi	r24, 0x2B	; 43
    24c2:	01 c0       	rjmp	.+2      	; 0x24c6 <vfprintf+0x366>
    24c4:	80 e2       	ldi	r24, 0x20	; 32
    24c6:	a7 fc       	sbrc	r10, 7
    24c8:	8d e2       	ldi	r24, 0x2D	; 45
    24ca:	b6 01       	movw	r22, r12
    24cc:	90 e0       	ldi	r25, 0x00	; 0
    24ce:	0e 94 a7 12 	call	0x254e	; 0x254e <fputc>
    24d2:	89 14       	cp	r8, r9
    24d4:	38 f4       	brcc	.+14     	; 0x24e4 <vfprintf+0x384>
    24d6:	b6 01       	movw	r22, r12
    24d8:	80 e3       	ldi	r24, 0x30	; 48
    24da:	90 e0       	ldi	r25, 0x00	; 0
    24dc:	0e 94 a7 12 	call	0x254e	; 0x254e <fputc>
    24e0:	9a 94       	dec	r9
    24e2:	f7 cf       	rjmp	.-18     	; 0x24d2 <vfprintf+0x372>
    24e4:	8a 94       	dec	r8
    24e6:	f3 01       	movw	r30, r6
    24e8:	e8 0d       	add	r30, r8
    24ea:	f1 1d       	adc	r31, r1
    24ec:	80 81       	ld	r24, Z
    24ee:	b6 01       	movw	r22, r12
    24f0:	90 e0       	ldi	r25, 0x00	; 0
    24f2:	0e 94 a7 12 	call	0x254e	; 0x254e <fputc>
    24f6:	81 10       	cpse	r8, r1
    24f8:	f5 cf       	rjmp	.-22     	; 0x24e4 <vfprintf+0x384>
    24fa:	22 20       	and	r2, r2
    24fc:	09 f4       	brne	.+2      	; 0x2500 <vfprintf+0x3a0>
    24fe:	42 ce       	rjmp	.-892    	; 0x2184 <vfprintf+0x24>
    2500:	b6 01       	movw	r22, r12
    2502:	80 e2       	ldi	r24, 0x20	; 32
    2504:	90 e0       	ldi	r25, 0x00	; 0
    2506:	0e 94 a7 12 	call	0x254e	; 0x254e <fputc>
    250a:	2a 94       	dec	r2
    250c:	f6 cf       	rjmp	.-20     	; 0x24fa <vfprintf+0x39a>
    250e:	f6 01       	movw	r30, r12
    2510:	86 81       	ldd	r24, Z+6	; 0x06
    2512:	97 81       	ldd	r25, Z+7	; 0x07
    2514:	02 c0       	rjmp	.+4      	; 0x251a <vfprintf+0x3ba>
    2516:	8f ef       	ldi	r24, 0xFF	; 255
    2518:	9f ef       	ldi	r25, 0xFF	; 255
    251a:	2b 96       	adiw	r28, 0x0b	; 11
    251c:	e2 e1       	ldi	r30, 0x12	; 18
    251e:	0c 94 73 13 	jmp	0x26e6	; 0x26e6 <__epilogue_restores__>

00002522 <strnlen_P>:
    2522:	fc 01       	movw	r30, r24
    2524:	05 90       	lpm	r0, Z+
    2526:	61 50       	subi	r22, 0x01	; 1
    2528:	70 40       	sbci	r23, 0x00	; 0
    252a:	01 10       	cpse	r0, r1
    252c:	d8 f7       	brcc	.-10     	; 0x2524 <strnlen_P+0x2>
    252e:	80 95       	com	r24
    2530:	90 95       	com	r25
    2532:	8e 0f       	add	r24, r30
    2534:	9f 1f       	adc	r25, r31
    2536:	08 95       	ret

00002538 <strnlen>:
    2538:	fc 01       	movw	r30, r24
    253a:	61 50       	subi	r22, 0x01	; 1
    253c:	70 40       	sbci	r23, 0x00	; 0
    253e:	01 90       	ld	r0, Z+
    2540:	01 10       	cpse	r0, r1
    2542:	d8 f7       	brcc	.-10     	; 0x253a <strnlen+0x2>
    2544:	80 95       	com	r24
    2546:	90 95       	com	r25
    2548:	8e 0f       	add	r24, r30
    254a:	9f 1f       	adc	r25, r31
    254c:	08 95       	ret

0000254e <fputc>:
    254e:	0f 93       	push	r16
    2550:	1f 93       	push	r17
    2552:	cf 93       	push	r28
    2554:	df 93       	push	r29
    2556:	fb 01       	movw	r30, r22
    2558:	23 81       	ldd	r18, Z+3	; 0x03
    255a:	21 fd       	sbrc	r18, 1
    255c:	03 c0       	rjmp	.+6      	; 0x2564 <fputc+0x16>
    255e:	8f ef       	ldi	r24, 0xFF	; 255
    2560:	9f ef       	ldi	r25, 0xFF	; 255
    2562:	2c c0       	rjmp	.+88     	; 0x25bc <fputc+0x6e>
    2564:	22 ff       	sbrs	r18, 2
    2566:	16 c0       	rjmp	.+44     	; 0x2594 <fputc+0x46>
    2568:	46 81       	ldd	r20, Z+6	; 0x06
    256a:	57 81       	ldd	r21, Z+7	; 0x07
    256c:	24 81       	ldd	r18, Z+4	; 0x04
    256e:	35 81       	ldd	r19, Z+5	; 0x05
    2570:	42 17       	cp	r20, r18
    2572:	53 07       	cpc	r21, r19
    2574:	44 f4       	brge	.+16     	; 0x2586 <fputc+0x38>
    2576:	a0 81       	ld	r26, Z
    2578:	b1 81       	ldd	r27, Z+1	; 0x01
    257a:	9d 01       	movw	r18, r26
    257c:	2f 5f       	subi	r18, 0xFF	; 255
    257e:	3f 4f       	sbci	r19, 0xFF	; 255
    2580:	31 83       	std	Z+1, r19	; 0x01
    2582:	20 83       	st	Z, r18
    2584:	8c 93       	st	X, r24
    2586:	26 81       	ldd	r18, Z+6	; 0x06
    2588:	37 81       	ldd	r19, Z+7	; 0x07
    258a:	2f 5f       	subi	r18, 0xFF	; 255
    258c:	3f 4f       	sbci	r19, 0xFF	; 255
    258e:	37 83       	std	Z+7, r19	; 0x07
    2590:	26 83       	std	Z+6, r18	; 0x06
    2592:	14 c0       	rjmp	.+40     	; 0x25bc <fputc+0x6e>
    2594:	8b 01       	movw	r16, r22
    2596:	ec 01       	movw	r28, r24
    2598:	fb 01       	movw	r30, r22
    259a:	00 84       	ldd	r0, Z+8	; 0x08
    259c:	f1 85       	ldd	r31, Z+9	; 0x09
    259e:	e0 2d       	mov	r30, r0
    25a0:	09 95       	icall
    25a2:	89 2b       	or	r24, r25
    25a4:	e1 f6       	brne	.-72     	; 0x255e <fputc+0x10>
    25a6:	d8 01       	movw	r26, r16
    25a8:	16 96       	adiw	r26, 0x06	; 6
    25aa:	8d 91       	ld	r24, X+
    25ac:	9c 91       	ld	r25, X
    25ae:	17 97       	sbiw	r26, 0x07	; 7
    25b0:	01 96       	adiw	r24, 0x01	; 1
    25b2:	17 96       	adiw	r26, 0x07	; 7
    25b4:	9c 93       	st	X, r25
    25b6:	8e 93       	st	-X, r24
    25b8:	16 97       	sbiw	r26, 0x06	; 6
    25ba:	ce 01       	movw	r24, r28
    25bc:	df 91       	pop	r29
    25be:	cf 91       	pop	r28
    25c0:	1f 91       	pop	r17
    25c2:	0f 91       	pop	r16
    25c4:	08 95       	ret

000025c6 <__ultoa_invert>:
    25c6:	fa 01       	movw	r30, r20
    25c8:	aa 27       	eor	r26, r26
    25ca:	28 30       	cpi	r18, 0x08	; 8
    25cc:	51 f1       	breq	.+84     	; 0x2622 <__ultoa_invert+0x5c>
    25ce:	20 31       	cpi	r18, 0x10	; 16
    25d0:	81 f1       	breq	.+96     	; 0x2632 <__ultoa_invert+0x6c>
    25d2:	e8 94       	clt
    25d4:	6f 93       	push	r22
    25d6:	6e 7f       	andi	r22, 0xFE	; 254
    25d8:	6e 5f       	subi	r22, 0xFE	; 254
    25da:	7f 4f       	sbci	r23, 0xFF	; 255
    25dc:	8f 4f       	sbci	r24, 0xFF	; 255
    25de:	9f 4f       	sbci	r25, 0xFF	; 255
    25e0:	af 4f       	sbci	r26, 0xFF	; 255
    25e2:	b1 e0       	ldi	r27, 0x01	; 1
    25e4:	3e d0       	rcall	.+124    	; 0x2662 <__ultoa_invert+0x9c>
    25e6:	b4 e0       	ldi	r27, 0x04	; 4
    25e8:	3c d0       	rcall	.+120    	; 0x2662 <__ultoa_invert+0x9c>
    25ea:	67 0f       	add	r22, r23
    25ec:	78 1f       	adc	r23, r24
    25ee:	89 1f       	adc	r24, r25
    25f0:	9a 1f       	adc	r25, r26
    25f2:	a1 1d       	adc	r26, r1
    25f4:	68 0f       	add	r22, r24
    25f6:	79 1f       	adc	r23, r25
    25f8:	8a 1f       	adc	r24, r26
    25fa:	91 1d       	adc	r25, r1
    25fc:	a1 1d       	adc	r26, r1
    25fe:	6a 0f       	add	r22, r26
    2600:	71 1d       	adc	r23, r1
    2602:	81 1d       	adc	r24, r1
    2604:	91 1d       	adc	r25, r1
    2606:	a1 1d       	adc	r26, r1
    2608:	20 d0       	rcall	.+64     	; 0x264a <__ultoa_invert+0x84>
    260a:	09 f4       	brne	.+2      	; 0x260e <__ultoa_invert+0x48>
    260c:	68 94       	set
    260e:	3f 91       	pop	r19
    2610:	2a e0       	ldi	r18, 0x0A	; 10
    2612:	26 9f       	mul	r18, r22
    2614:	11 24       	eor	r1, r1
    2616:	30 19       	sub	r19, r0
    2618:	30 5d       	subi	r19, 0xD0	; 208
    261a:	31 93       	st	Z+, r19
    261c:	de f6       	brtc	.-74     	; 0x25d4 <__ultoa_invert+0xe>
    261e:	cf 01       	movw	r24, r30
    2620:	08 95       	ret
    2622:	46 2f       	mov	r20, r22
    2624:	47 70       	andi	r20, 0x07	; 7
    2626:	40 5d       	subi	r20, 0xD0	; 208
    2628:	41 93       	st	Z+, r20
    262a:	b3 e0       	ldi	r27, 0x03	; 3
    262c:	0f d0       	rcall	.+30     	; 0x264c <__ultoa_invert+0x86>
    262e:	c9 f7       	brne	.-14     	; 0x2622 <__ultoa_invert+0x5c>
    2630:	f6 cf       	rjmp	.-20     	; 0x261e <__ultoa_invert+0x58>
    2632:	46 2f       	mov	r20, r22
    2634:	4f 70       	andi	r20, 0x0F	; 15
    2636:	40 5d       	subi	r20, 0xD0	; 208
    2638:	4a 33       	cpi	r20, 0x3A	; 58
    263a:	18 f0       	brcs	.+6      	; 0x2642 <__ultoa_invert+0x7c>
    263c:	49 5d       	subi	r20, 0xD9	; 217
    263e:	31 fd       	sbrc	r19, 1
    2640:	40 52       	subi	r20, 0x20	; 32
    2642:	41 93       	st	Z+, r20
    2644:	02 d0       	rcall	.+4      	; 0x264a <__ultoa_invert+0x84>
    2646:	a9 f7       	brne	.-22     	; 0x2632 <__ultoa_invert+0x6c>
    2648:	ea cf       	rjmp	.-44     	; 0x261e <__ultoa_invert+0x58>
    264a:	b4 e0       	ldi	r27, 0x04	; 4
    264c:	a6 95       	lsr	r26
    264e:	97 95       	ror	r25
    2650:	87 95       	ror	r24
    2652:	77 95       	ror	r23
    2654:	67 95       	ror	r22
    2656:	ba 95       	dec	r27
    2658:	c9 f7       	brne	.-14     	; 0x264c <__ultoa_invert+0x86>
    265a:	00 97       	sbiw	r24, 0x00	; 0
    265c:	61 05       	cpc	r22, r1
    265e:	71 05       	cpc	r23, r1
    2660:	08 95       	ret
    2662:	9b 01       	movw	r18, r22
    2664:	ac 01       	movw	r20, r24
    2666:	0a 2e       	mov	r0, r26
    2668:	06 94       	lsr	r0
    266a:	57 95       	ror	r21
    266c:	47 95       	ror	r20
    266e:	37 95       	ror	r19
    2670:	27 95       	ror	r18
    2672:	ba 95       	dec	r27
    2674:	c9 f7       	brne	.-14     	; 0x2668 <__ultoa_invert+0xa2>
    2676:	62 0f       	add	r22, r18
    2678:	73 1f       	adc	r23, r19
    267a:	84 1f       	adc	r24, r20
    267c:	95 1f       	adc	r25, r21
    267e:	a0 1d       	adc	r26, r0
    2680:	08 95       	ret

00002682 <eeprom_read_byte>:
    2682:	f9 99       	sbic	0x1f, 1	; 31
    2684:	fe cf       	rjmp	.-4      	; 0x2682 <eeprom_read_byte>
    2686:	92 bd       	out	0x22, r25	; 34
    2688:	81 bd       	out	0x21, r24	; 33
    268a:	f8 9a       	sbi	0x1f, 0	; 31
    268c:	99 27       	eor	r25, r25
    268e:	80 b5       	in	r24, 0x20	; 32
    2690:	08 95       	ret

00002692 <eeprom_write_byte>:
    2692:	26 2f       	mov	r18, r22

00002694 <eeprom_write_r18>:
    2694:	f9 99       	sbic	0x1f, 1	; 31
    2696:	fe cf       	rjmp	.-4      	; 0x2694 <eeprom_write_r18>
    2698:	1f ba       	out	0x1f, r1	; 31
    269a:	92 bd       	out	0x22, r25	; 34
    269c:	81 bd       	out	0x21, r24	; 33
    269e:	20 bd       	out	0x20, r18	; 32
    26a0:	0f b6       	in	r0, 0x3f	; 63
    26a2:	f8 94       	cli
    26a4:	fa 9a       	sbi	0x1f, 2	; 31
    26a6:	f9 9a       	sbi	0x1f, 1	; 31
    26a8:	0f be       	out	0x3f, r0	; 63
    26aa:	01 96       	adiw	r24, 0x01	; 1
    26ac:	08 95       	ret

000026ae <__prologue_saves__>:
    26ae:	2f 92       	push	r2
    26b0:	3f 92       	push	r3
    26b2:	4f 92       	push	r4
    26b4:	5f 92       	push	r5
    26b6:	6f 92       	push	r6
    26b8:	7f 92       	push	r7
    26ba:	8f 92       	push	r8
    26bc:	9f 92       	push	r9
    26be:	af 92       	push	r10
    26c0:	bf 92       	push	r11
    26c2:	cf 92       	push	r12
    26c4:	df 92       	push	r13
    26c6:	ef 92       	push	r14
    26c8:	ff 92       	push	r15
    26ca:	0f 93       	push	r16
    26cc:	1f 93       	push	r17
    26ce:	cf 93       	push	r28
    26d0:	df 93       	push	r29
    26d2:	cd b7       	in	r28, 0x3d	; 61
    26d4:	de b7       	in	r29, 0x3e	; 62
    26d6:	ca 1b       	sub	r28, r26
    26d8:	db 0b       	sbc	r29, r27
    26da:	0f b6       	in	r0, 0x3f	; 63
    26dc:	f8 94       	cli
    26de:	de bf       	out	0x3e, r29	; 62
    26e0:	0f be       	out	0x3f, r0	; 63
    26e2:	cd bf       	out	0x3d, r28	; 61
    26e4:	09 94       	ijmp

000026e6 <__epilogue_restores__>:
    26e6:	2a 88       	ldd	r2, Y+18	; 0x12
    26e8:	39 88       	ldd	r3, Y+17	; 0x11
    26ea:	48 88       	ldd	r4, Y+16	; 0x10
    26ec:	5f 84       	ldd	r5, Y+15	; 0x0f
    26ee:	6e 84       	ldd	r6, Y+14	; 0x0e
    26f0:	7d 84       	ldd	r7, Y+13	; 0x0d
    26f2:	8c 84       	ldd	r8, Y+12	; 0x0c
    26f4:	9b 84       	ldd	r9, Y+11	; 0x0b
    26f6:	aa 84       	ldd	r10, Y+10	; 0x0a
    26f8:	b9 84       	ldd	r11, Y+9	; 0x09
    26fa:	c8 84       	ldd	r12, Y+8	; 0x08
    26fc:	df 80       	ldd	r13, Y+7	; 0x07
    26fe:	ee 80       	ldd	r14, Y+6	; 0x06
    2700:	fd 80       	ldd	r15, Y+5	; 0x05
    2702:	0c 81       	ldd	r16, Y+4	; 0x04
    2704:	1b 81       	ldd	r17, Y+3	; 0x03
    2706:	aa 81       	ldd	r26, Y+2	; 0x02
    2708:	b9 81       	ldd	r27, Y+1	; 0x01
    270a:	ce 0f       	add	r28, r30
    270c:	d1 1d       	adc	r29, r1
    270e:	0f b6       	in	r0, 0x3f	; 63
    2710:	f8 94       	cli
    2712:	de bf       	out	0x3e, r29	; 62
    2714:	0f be       	out	0x3f, r0	; 63
    2716:	cd bf       	out	0x3d, r28	; 61
    2718:	ed 01       	movw	r28, r26
    271a:	08 95       	ret

0000271c <_exit>:
    271c:	f8 94       	cli

0000271e <__stop_program>:
    271e:	ff cf       	rjmp	.-2      	; 0x271e <__stop_program>
