dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_10,../../../ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v,
ip5.v,verilog,xil_defaultlib,../../../../CPU31.srcs/sources_1/ip/ip5/sim/ip5.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
