<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p988" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_988{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_988{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_988{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_988{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_988{left:96px;bottom:1038px;letter-spacing:0.14px;}
#t6_988{left:168px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t7_988{left:96px;bottom:1003px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t8_988{left:96px;bottom:982px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t9_988{left:96px;bottom:960px;letter-spacing:0.13px;word-spacing:-0.47px;}
#ta_988{left:96px;bottom:939px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_988{left:96px;bottom:904px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tc_988{left:96px;bottom:873px;}
#td_988{left:124px;bottom:873px;letter-spacing:0.13px;word-spacing:1.68px;}
#te_988{left:124px;bottom:852px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tf_988{left:96px;bottom:824px;}
#tg_988{left:124px;bottom:824px;letter-spacing:0.13px;word-spacing:-0.66px;}
#th_988{left:124px;bottom:803px;letter-spacing:0.16px;word-spacing:-0.52px;}
#ti_988{left:96px;bottom:775px;}
#tj_988{left:124px;bottom:775px;letter-spacing:0.15px;word-spacing:0.31px;}
#tk_988{left:124px;bottom:754px;letter-spacing:0.13px;word-spacing:1.49px;}
#tl_988{left:124px;bottom:733px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_988{left:96px;bottom:705px;}
#tn_988{left:124px;bottom:705px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_988{left:124px;bottom:678px;}
#tp_988{left:151px;bottom:678px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tq_988{left:151px;bottom:656px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tr_988{left:124px;bottom:629px;}
#ts_988{left:151px;bottom:629px;letter-spacing:0.09px;word-spacing:-0.41px;}
#tt_988{left:124px;bottom:601px;}
#tu_988{left:151px;bottom:601px;letter-spacing:0.08px;word-spacing:-0.41px;}
#tv_988{left:124px;bottom:574px;}
#tw_988{left:151px;bottom:574px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tx_988{left:124px;bottom:546px;letter-spacing:0.13px;word-spacing:-0.12px;}
#ty_988{left:124px;bottom:525px;letter-spacing:0.13px;word-spacing:-0.62px;}
#tz_988{left:124px;bottom:504px;letter-spacing:0.09px;word-spacing:-0.53px;}
#t10_988{left:96px;bottom:476px;}
#t11_988{left:124px;bottom:476px;letter-spacing:0.14px;word-spacing:2.5px;}
#t12_988{left:124px;bottom:455px;letter-spacing:0.13px;word-spacing:0.22px;}
#t13_988{left:124px;bottom:433px;letter-spacing:0.1px;word-spacing:-0.46px;}
#t14_988{left:96px;bottom:406px;}
#t15_988{left:124px;bottom:406px;letter-spacing:0.14px;word-spacing:3.43px;}
#t16_988{left:124px;bottom:384px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_988{left:96px;bottom:357px;}
#t18_988{left:124px;bottom:357px;letter-spacing:0.12px;word-spacing:-0.61px;}
#t19_988{left:124px;bottom:335px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1a_988{left:96px;bottom:308px;}
#t1b_988{left:124px;bottom:308px;letter-spacing:0.12px;word-spacing:-0.8px;}
#t1c_988{left:124px;bottom:287px;letter-spacing:-0.01px;}
#t1d_988{left:96px;bottom:259px;}
#t1e_988{left:124px;bottom:259px;letter-spacing:0.13px;word-spacing:1.88px;}
#t1f_988{left:124px;bottom:238px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t1g_988{left:96px;bottom:198px;letter-spacing:0.14px;}
#t1h_988{left:168px;bottom:198px;letter-spacing:0.17px;word-spacing:-0.05px;}
#t1i_988{left:96px;bottom:163px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1j_988{left:426px;bottom:163px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t1k_988{left:552px;bottom:163px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1l_988{left:96px;bottom:141px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1m_988{left:96px;bottom:120px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t1n_988{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_988{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_988{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_988{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_988{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_988{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_988{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_988{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts988" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg988Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg988" style="-webkit-user-select: none;"><object width="935" height="1210" data="988/988.svg" type="image/svg+xml" id="pdf988" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_988" class="t s1_988">533 </span><span id="t2_988" class="t s2_988">Secure Virtual Machine </span>
<span id="t3_988" class="t s1_988">AMD64 Technology </span><span id="t4_988" class="t s1_988">24593—Rev. 3.41—June 2023 </span>
<span id="t5_988" class="t s3_988">15.21.4 </span><span id="t6_988" class="t s3_988">Injecting Virtual (INTR) Interrupts </span>
<span id="t7_988" class="t s4_988">Virtual Interrupts allow the host to pass an interrupt (#INTR) to a guest. While inside a guest, the </span>
<span id="t8_988" class="t s4_988">virtual interrupt follows the same rules that a real interrupt follows (virtual #INTR is not taken until </span>
<span id="t9_988" class="t s4_988">EFLAGS.IF is 1, the guest's TPR has enabled interrupts at the same priority as that of the pending </span>
<span id="ta_988" class="t s4_988">virtual interrupt). </span>
<span id="tb_988" class="t s4_988">SVM provides an efficient mechanism by which the VMM can inject virtual interrupts into a guest: </span>
<span id="tc_988" class="t s5_988">• </span><span id="td_988" class="t s4_988">As described in Section 15.13.1, the VMM can intercept physical interrupts that arrive while a </span>
<span id="te_988" class="t s4_988">guest is running, by activating the INTR intercept in the VMCB. </span>
<span id="tf_988" class="t s5_988">• </span><span id="tg_988" class="t s4_988">As described in Section 15.21.4, the VMM can virtualize the interrupt masking logic by setting the </span>
<span id="th_988" class="t s4_988">V_INTR_MASKING bit in the VMCB. </span>
<span id="ti_988" class="t s5_988">• </span><span id="tj_988" class="t s4_988">The three VMCB fields V_IRQ, V_INTR_PRIO, and V_INTR_VECTOR indicate whether there </span>
<span id="tk_988" class="t s4_988">is a virtual interrupt pending, and, if so, what its vector number and priority are. The VMRUN </span>
<span id="tl_988" class="t s4_988">instruction loads this information into corresponding on-chip registers. </span>
<span id="tm_988" class="t s5_988">• </span><span id="tn_988" class="t s4_988">The processor takes a virtual INTR interrupt if: </span>
<span id="to_988" class="t s4_988">- </span><span id="tp_988" class="t s4_988">V_IRQ and V_INTR_PRIO indicate that there is a virtual interrupt pending whose priority is </span>
<span id="tq_988" class="t s4_988">greater than the value in V_TPR, </span>
<span id="tr_988" class="t s4_988">- </span><span id="ts_988" class="t s4_988">interrupts are enabled in EFLAGS.IF, </span>
<span id="tt_988" class="t s4_988">- </span><span id="tu_988" class="t s4_988">interrupts are enabled using GIF, and </span>
<span id="tv_988" class="t s4_988">- </span><span id="tw_988" class="t s4_988">the processor is not in an interrupt shadow (see Section 15.21.5). </span>
<span id="tx_988" class="t s4_988">The only other difference between virtual INTR handling and normal interrupt handling is that, in </span>
<span id="ty_988" class="t s4_988">the latter case, the interrupt vector is obtained from the V_INTR_VECTOR register (as opposed to </span>
<span id="tz_988" class="t s4_988">running an INTACK cycle to the local APIC). </span>
<span id="t10_988" class="t s5_988">• </span><span id="t11_988" class="t s4_988">The V_IGN_TPR field in the VMCB can be set to indicate that the currently pending virtual </span>
<span id="t12_988" class="t s4_988">interrupt is not subject to masking by TPR. The priority comparison against V_TPR is omitted in </span>
<span id="t13_988" class="t s4_988">this case. This mechanism can be used to inject ExtINT-type interrupts into the guest. </span>
<span id="t14_988" class="t s5_988">• </span><span id="t15_988" class="t s4_988">When the processor dispatches a virtual interrupt (through the IDT), V_IRQ is cleared after </span>
<span id="t16_988" class="t s4_988">checking for intercepts of virtual interrupts and before the IDT is accessed. </span>
<span id="t17_988" class="t s5_988">• </span><span id="t18_988" class="t s4_988">On #VMEXIT, V_IRQ is written back to the VMCB, allowing the VMM to track whether a virtual </span>
<span id="t19_988" class="t s4_988">interrupt has been taken. </span>
<span id="t1a_988" class="t s5_988">• </span><span id="t1b_988" class="t s4_988">Physical interrupts take priority over virtual interrupts, whether they are taken directly or through a </span>
<span id="t1c_988" class="t s4_988">#VMEXIT. </span>
<span id="t1d_988" class="t s5_988">• </span><span id="t1e_988" class="t s4_988">On #VMEXIT, the processor clears its internal copies of V_IRQ and V_INTR_MASKING, so </span>
<span id="t1f_988" class="t s4_988">virtual interrupts do not remain pending in the VMM, and interrupt control reverts to normal. </span>
<span id="t1g_988" class="t s3_988">15.21.5 </span><span id="t1h_988" class="t s3_988">Interrupt Shadows </span>
<span id="t1i_988" class="t s4_988">The x86 architecture defines the notion of an </span><span id="t1j_988" class="t s6_988">interrupt shadow</span><span id="t1k_988" class="t s4_988">—a single-instruction window during </span>
<span id="t1l_988" class="t s4_988">which interrupts are not recognized. For example, the instruction after an STI instruction that sets </span>
<span id="t1m_988" class="t s4_988">EFLAGS.IF (from zero to one) does not recognize interrupts or certain debug traps. The VMCB </span>
<span id="t1n_988" class="t s7_988">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
