// Seed: 2403667096
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3
    , id_6,
    input id_4,
    output logic id_5
);
  type_12(
      1, 1, 1, 1
  );
  logic id_7 = id_2;
  reg   id_8;
  reg   id_9;
  always @(posedge 1) begin
    for (id_9 = id_6; 1; id_7 = 1'b0)
    #1 begin
      id_8 <= id_9;
    end
  end
endmodule
