# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../ips/clk_vga_generator" \
"../../../../../ips/display_ram/sim/display_ram.v" \
"../../../../../ips/clk_vga_generator/clk_vga_generator_clk_wiz.v" \
"../../../../../ips/clk_vga_generator/clk_vga_generator.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
