# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Counter_Nbit.vhd" \
"../../../../../Lib.vhd" \
"../../../../../Max_Diff.vhd" \
"../../../../../Max_Diff_Controller.vhd" \
"../../../../../Max_Diff_Datapath.vhd" \
"../../../../../Regn.vhd" \
"../../../../Max_Diff.srcs/sim_1/new/Post_Synthesis_tb.vhd" \

# Do not sort compile order
nosort
