# Verilog-Project-Async-Adder
Testing Verilator Capabilities

Both clocked, and non-clocked designs have worked so far with Verilator, so I will now start looking into more interesting 
Verilog projects to learn the language in more depth
