# 32-bit-pipelined-MIPS-Processor
32-Bit Pipelined MIPS Processor implementation for DE10-Standard FPGA created using Intel Quartus Prime.
This project was completed for ECE 3445 Computer Architecture in Fall 2020.
