{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 18:43:53 2013 " "Info: Processing started: Tue May 14 18:43:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microcomputer -c microcomputer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off microcomputer -c microcomputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "microcomputer EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design microcomputer" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 8054 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "122 122 " "Critical Warning: No exact pin location assignment(s) for 122 pins of 122 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[0\] " "Info: Pin cache_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -232 952 1128 -216 "cache_out\[0..7\]" "" } { -240 808 952 -224 "CACHE_OUT\[0..7\]" "" } { 24 416 520 40 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2558 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[1\] " "Info: Pin cache_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -232 952 1128 -216 "cache_out\[0..7\]" "" } { -240 808 952 -224 "CACHE_OUT\[0..7\]" "" } { 24 416 520 40 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2559 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[2\] " "Info: Pin cache_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -232 952 1128 -216 "cache_out\[0..7\]" "" } { -240 808 952 -224 "CACHE_OUT\[0..7\]" "" } { 24 416 520 40 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2560 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[3\] " "Info: Pin cache_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -232 952 1128 -216 "cache_out\[0..7\]" "" } { -240 808 952 -224 "CACHE_OUT\[0..7\]" "" } { 24 416 520 40 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2561 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[4\] " "Info: Pin cache_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -232 952 1128 -216 "cache_out\[0..7\]" "" } { -240 808 952 -224 "CACHE_OUT\[0..7\]" "" } { 24 416 520 40 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2562 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[5\] " "Info: Pin cache_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -232 952 1128 -216 "cache_out\[0..7\]" "" } { -240 808 952 -224 "CACHE_OUT\[0..7\]" "" } { 24 416 520 40 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2563 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[6\] " "Info: Pin cache_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -232 952 1128 -216 "cache_out\[0..7\]" "" } { -240 808 952 -224 "CACHE_OUT\[0..7\]" "" } { 24 416 520 40 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2564 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cache_out\[7\] " "Info: Pin cache_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cache_out[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -232 952 1128 -216 "cache_out\[0..7\]" "" } { -240 808 952 -224 "CACHE_OUT\[0..7\]" "" } { 24 416 520 40 "CACHE_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cache_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2565 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[0\] " "Info: Pin MEM_DATA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -488 952 1130 -472 "MEM_DATA\[0..7\]" "" } { -888 424 507 -872 "MEM_DATA\[0..7\]" "" } { -656 864 1002 -640 "MEM_DATA\[0..7\]" "" } { -256 808 960 -240 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2566 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[1\] " "Info: Pin MEM_DATA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -488 952 1130 -472 "MEM_DATA\[0..7\]" "" } { -888 424 507 -872 "MEM_DATA\[0..7\]" "" } { -656 864 1002 -640 "MEM_DATA\[0..7\]" "" } { -256 808 960 -240 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2567 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[2\] " "Info: Pin MEM_DATA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -488 952 1130 -472 "MEM_DATA\[0..7\]" "" } { -888 424 507 -872 "MEM_DATA\[0..7\]" "" } { -656 864 1002 -640 "MEM_DATA\[0..7\]" "" } { -256 808 960 -240 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2568 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[3\] " "Info: Pin MEM_DATA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -488 952 1130 -472 "MEM_DATA\[0..7\]" "" } { -888 424 507 -872 "MEM_DATA\[0..7\]" "" } { -656 864 1002 -640 "MEM_DATA\[0..7\]" "" } { -256 808 960 -240 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2569 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[4\] " "Info: Pin MEM_DATA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -488 952 1130 -472 "MEM_DATA\[0..7\]" "" } { -888 424 507 -872 "MEM_DATA\[0..7\]" "" } { -656 864 1002 -640 "MEM_DATA\[0..7\]" "" } { -256 808 960 -240 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2570 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[5\] " "Info: Pin MEM_DATA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -488 952 1130 -472 "MEM_DATA\[0..7\]" "" } { -888 424 507 -872 "MEM_DATA\[0..7\]" "" } { -656 864 1002 -640 "MEM_DATA\[0..7\]" "" } { -256 808 960 -240 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2571 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[6\] " "Info: Pin MEM_DATA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -488 952 1130 -472 "MEM_DATA\[0..7\]" "" } { -888 424 507 -872 "MEM_DATA\[0..7\]" "" } { -656 864 1002 -640 "MEM_DATA\[0..7\]" "" } { -256 808 960 -240 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2572 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DATA\[7\] " "Info: Pin MEM_DATA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_DATA[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -488 952 1130 -472 "MEM_DATA\[0..7\]" "" } { -888 424 507 -872 "MEM_DATA\[0..7\]" "" } { -656 864 1002 -640 "MEM_DATA\[0..7\]" "" } { -256 808 960 -240 "MEM_DATA\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2573 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[0\] " "Info: Pin MEM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -472 952 1134 -456 "MEM_ADDR\[0..7\]" "" } { -872 352 504 -856 "MEM_ADDR\[0..7\]" "" } { -672 392 504 -656 "MEM_ADDR\[0..7\]" "" } { -224 808 960 -208 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2574 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[1\] " "Info: Pin MEM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -472 952 1134 -456 "MEM_ADDR\[0..7\]" "" } { -872 352 504 -856 "MEM_ADDR\[0..7\]" "" } { -672 392 504 -656 "MEM_ADDR\[0..7\]" "" } { -224 808 960 -208 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2575 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[2\] " "Info: Pin MEM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -472 952 1134 -456 "MEM_ADDR\[0..7\]" "" } { -872 352 504 -856 "MEM_ADDR\[0..7\]" "" } { -672 392 504 -656 "MEM_ADDR\[0..7\]" "" } { -224 808 960 -208 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2576 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[3\] " "Info: Pin MEM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -472 952 1134 -456 "MEM_ADDR\[0..7\]" "" } { -872 352 504 -856 "MEM_ADDR\[0..7\]" "" } { -672 392 504 -656 "MEM_ADDR\[0..7\]" "" } { -224 808 960 -208 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2577 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[4\] " "Info: Pin MEM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -472 952 1134 -456 "MEM_ADDR\[0..7\]" "" } { -872 352 504 -856 "MEM_ADDR\[0..7\]" "" } { -672 392 504 -656 "MEM_ADDR\[0..7\]" "" } { -224 808 960 -208 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2578 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[5\] " "Info: Pin MEM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -472 952 1134 -456 "MEM_ADDR\[0..7\]" "" } { -872 352 504 -856 "MEM_ADDR\[0..7\]" "" } { -672 392 504 -656 "MEM_ADDR\[0..7\]" "" } { -224 808 960 -208 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2579 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[6\] " "Info: Pin MEM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -472 952 1134 -456 "MEM_ADDR\[0..7\]" "" } { -872 352 504 -856 "MEM_ADDR\[0..7\]" "" } { -672 392 504 -656 "MEM_ADDR\[0..7\]" "" } { -224 808 960 -208 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2580 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_ADDR\[7\] " "Info: Pin MEM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MEM_ADDR[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -472 952 1134 -456 "MEM_ADDR\[0..7\]" "" } { -872 352 504 -856 "MEM_ADDR\[0..7\]" "" } { -672 392 504 -656 "MEM_ADDR\[0..7\]" "" } { -224 808 960 -208 "MEM_ADDR\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2581 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[2\] " "Info: Pin cb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2584 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[20\] " "Info: Pin cb\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[20] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2602 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CACHE_CLK\[0\] " "Info: Pin CACHE_CLK\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CACHE_CLK[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 992 1179 -248 "CACHE_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE_CLK[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2554 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CACHE_CLK\[1\] " "Info: Pin CACHE_CLK\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CACHE_CLK[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 992 1179 -248 "CACHE_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE_CLK[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2555 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CACHE_CLK\[2\] " "Info: Pin CACHE_CLK\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CACHE_CLK[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 992 1179 -248 "CACHE_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE_CLK[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2556 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CACHE_CLK\[3\] " "Info: Pin CACHE_CLK\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CACHE_CLK[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -264 992 1179 -248 "CACHE_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE_CLK[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2557 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[0\] " "Info: Pin cb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2582 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[1\] " "Info: Pin cb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2583 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[3\] " "Info: Pin cb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2585 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[4\] " "Info: Pin cb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2586 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[5\] " "Info: Pin cb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2587 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[6\] " "Info: Pin cb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2588 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[7\] " "Info: Pin cb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2589 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[8\] " "Info: Pin cb\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[8] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2590 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[9\] " "Info: Pin cb\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[9] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2591 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[10\] " "Info: Pin cb\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[10] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2592 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[11\] " "Info: Pin cb\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[11] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2593 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[12\] " "Info: Pin cb\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[12] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2594 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[13\] " "Info: Pin cb\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[13] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2595 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[14\] " "Info: Pin cb\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[14] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2596 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[15\] " "Info: Pin cb\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[15] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2597 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[16\] " "Info: Pin cb\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[16] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2598 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[17\] " "Info: Pin cb\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[17] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2599 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[18\] " "Info: Pin cb\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[18] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2600 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[19\] " "Info: Pin cb\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[19] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2601 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[21\] " "Info: Pin cb\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[21] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[22\] " "Info: Pin cb\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[22] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2604 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[23\] " "Info: Pin cb\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[23] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2605 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[24\] " "Info: Pin cb\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[24] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2606 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[25\] " "Info: Pin cb\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[25] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[26\] " "Info: Pin cb\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[26] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2608 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[27\] " "Info: Pin cb\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[27] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2609 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[28\] " "Info: Pin cb\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[28] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2610 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[29\] " "Info: Pin cb\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[29] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2611 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[30\] " "Info: Pin cb\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[30] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2612 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[31\] " "Info: Pin cb\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[31] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2613 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cb\[32\] " "Info: Pin cb\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { cb[32] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { -536 952 1128 -520 "cb\[0..32\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cb[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2614 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM\[0\] " "Info: Pin COM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 144 808 984 160 "COM\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2615 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM\[1\] " "Info: Pin COM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 144 808 984 160 "COM\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2616 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM\[2\] " "Info: Pin COM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 144 808 984 160 "COM\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2617 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM\[3\] " "Info: Pin COM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 144 808 984 160 "COM\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2618 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM\[4\] " "Info: Pin COM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 144 808 984 160 "COM\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2619 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM\[5\] " "Info: Pin COM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 144 808 984 160 "COM\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2620 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM\[6\] " "Info: Pin COM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 144 808 984 160 "COM\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2621 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM\[7\] " "Info: Pin COM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 144 808 984 160 "COM\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2622 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM0\[0\] " "Info: Pin COM0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM0[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 128 808 984 144 "COM0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2623 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM0\[1\] " "Info: Pin COM0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM0[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 128 808 984 144 "COM0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2624 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM0\[2\] " "Info: Pin COM0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM0[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 128 808 984 144 "COM0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2625 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM0\[3\] " "Info: Pin COM0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM0[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 128 808 984 144 "COM0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2626 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM0\[4\] " "Info: Pin COM0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM0[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 128 808 984 144 "COM0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2627 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM0\[5\] " "Info: Pin COM0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM0[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 128 808 984 144 "COM0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2628 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM0\[6\] " "Info: Pin COM0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM0[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 128 808 984 144 "COM0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2629 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COM0\[7\] " "Info: Pin COM0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COM0[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 128 808 984 144 "COM0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COM0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2630 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_UNIT_CLK\[0\] " "Info: Pin CONTROL_UNIT_CLK\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_UNIT_CLK[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 80 960 1193 96 "CONTROL_UNIT_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT_CLK[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2631 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_UNIT_CLK\[1\] " "Info: Pin CONTROL_UNIT_CLK\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_UNIT_CLK[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 80 960 1193 96 "CONTROL_UNIT_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT_CLK[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2632 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_UNIT_CLK\[2\] " "Info: Pin CONTROL_UNIT_CLK\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_UNIT_CLK[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 80 960 1193 96 "CONTROL_UNIT_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT_CLK[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2633 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CONTROL_UNIT_CLK\[3\] " "Info: Pin CONTROL_UNIT_CLK\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CONTROL_UNIT_CLK[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 80 960 1193 96 "CONTROL_UNIT_CLK\[0..3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT_CLK[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2634 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP_OUT\[0\] " "Info: Pin IP_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP_OUT[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 160 808 984 176 "IP_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2635 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP_OUT\[1\] " "Info: Pin IP_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP_OUT[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 160 808 984 176 "IP_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2636 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP_OUT\[2\] " "Info: Pin IP_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP_OUT[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 160 808 984 176 "IP_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2637 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP_OUT\[3\] " "Info: Pin IP_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP_OUT[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 160 808 984 176 "IP_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2638 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP_OUT\[4\] " "Info: Pin IP_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP_OUT[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 160 808 984 176 "IP_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2639 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP_OUT\[5\] " "Info: Pin IP_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP_OUT[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 160 808 984 176 "IP_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2640 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP_OUT\[6\] " "Info: Pin IP_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP_OUT[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 160 808 984 176 "IP_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2641 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP_OUT\[7\] " "Info: Pin IP_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP_OUT[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 160 808 984 176 "IP_OUT\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2642 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[0\] " "Info: Pin OP0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 192 808 984 208 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2643 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[1\] " "Info: Pin OP0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 192 808 984 208 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2644 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[2\] " "Info: Pin OP0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 192 808 984 208 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2645 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[3\] " "Info: Pin OP0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 192 808 984 208 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2646 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[4\] " "Info: Pin OP0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 192 808 984 208 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2647 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[5\] " "Info: Pin OP0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 192 808 984 208 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2648 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[6\] " "Info: Pin OP0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 192 808 984 208 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2649 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP0\[7\] " "Info: Pin OP0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP0[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 192 808 984 208 "OP0\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2650 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[0\] " "Info: Pin OP1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 208 808 984 224 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2651 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[1\] " "Info: Pin OP1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 208 808 984 224 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2652 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[2\] " "Info: Pin OP1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 208 808 984 224 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2653 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[3\] " "Info: Pin OP1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 208 808 984 224 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2654 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[4\] " "Info: Pin OP1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 208 808 984 224 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2655 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[5\] " "Info: Pin OP1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 208 808 984 224 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2656 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[6\] " "Info: Pin OP1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 208 808 984 224 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2657 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP1\[7\] " "Info: Pin OP1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP1[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 208 808 984 224 "OP1\[0..7\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2658 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[0\] " "Info: Pin OP_CODE\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[0] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2659 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[1\] " "Info: Pin OP_CODE\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[1] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2660 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[2\] " "Info: Pin OP_CODE\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[2] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2661 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[3\] " "Info: Pin OP_CODE\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[3] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2662 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[4\] " "Info: Pin OP_CODE\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[4] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2663 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[5\] " "Info: Pin OP_CODE\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[5] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2664 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[6\] " "Info: Pin OP_CODE\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[6] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2665 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[7\] " "Info: Pin OP_CODE\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[7] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2666 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[8\] " "Info: Pin OP_CODE\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[8] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2667 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[9\] " "Info: Pin OP_CODE\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[9] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2668 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[10\] " "Info: Pin OP_CODE\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[10] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2669 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[11\] " "Info: Pin OP_CODE\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[11] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2670 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[12\] " "Info: Pin OP_CODE\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[12] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2671 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[13\] " "Info: Pin OP_CODE\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[13] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2672 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[14\] " "Info: Pin OP_CODE\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[14] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2673 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP_CODE\[15\] " "Info: Pin OP_CODE\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OP_CODE[15] } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 176 808 987 192 "OP_CODE\[0..15\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP_CODE[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2674 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "microcomputer.bdf" "" { Schematic "C:/CPU/microcomputer.bdf" { { 16 184 352 32 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2675 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROL_UNIT:inst2\|inst31  " "Info: Automatically promoted node CONTROL_UNIT:inst2\|inst31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DMA:inst10\|inst13 " "Info: Destination node DMA:inst10\|inst13" {  } { { "BLOCKS/DMA.bdf" "" { Schematic "C:/CPU/BLOCKS/DMA.bdf" { { -976 304 368 -896 "inst13" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMA:inst10|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2152 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DMA:inst10\|inst16 " "Info: Destination node DMA:inst10\|inst16" {  } { { "BLOCKS/DMA.bdf" "" { Schematic "C:/CPU/BLOCKS/DMA.bdf" { { -864 304 368 -784 "inst16" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMA:inst10|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2156 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DMA:inst10\|inst18 " "Info: Destination node DMA:inst10\|inst18" {  } { { "BLOCKS/DMA.bdf" "" { Schematic "C:/CPU/BLOCKS/DMA.bdf" { { -760 304 368 -680 "inst18" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMA:inst10|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2157 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DMA:inst10\|inst19 " "Info: Destination node DMA:inst10\|inst19" {  } { { "BLOCKS/DMA.bdf" "" { Schematic "C:/CPU/BLOCKS/DMA.bdf" { { -656 304 368 -576 "inst19" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DMA:inst10|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2158 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arbiter:inst30\|inst11 " "Info: Destination node arbiter:inst30\|inst11" {  } { { "BLOCKS/arbiter.bdf" "" { Schematic "C:/CPU/BLOCKS/arbiter.bdf" { { 184 824 888 264 "inst11" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { arbiter:inst30|inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 1981 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "arbiter:inst30\|inst13 " "Info: Destination node arbiter:inst30\|inst13" {  } { { "BLOCKS/arbiter.bdf" "" { Schematic "C:/CPU/BLOCKS/arbiter.bdf" { { 312 824 888 392 "inst13" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { arbiter:inst30|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 1986 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CACHE:inst31\|lpm_counter0:inst246\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CACHE:inst31\|lpm_counter0:inst246\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_5pi.tdf" "" { Text "C:/CPU/db/cntr_5pi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|lpm_counter0:inst246|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2446 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CACHE:inst31\|lpm_counter0:inst246\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CACHE:inst31\|lpm_counter0:inst246\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_5pi.tdf" "" { Text "C:/CPU/db/cntr_5pi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|lpm_counter0:inst246|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2448 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CACHE:inst31\|lpm_counter0:inst246\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CACHE:inst31\|lpm_counter0:inst246\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_5pi.tdf" "" { Text "C:/CPU/db/cntr_5pi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|lpm_counter0:inst246|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2450 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CACHE:inst31\|lpm_counter0:inst246\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CACHE:inst31\|lpm_counter0:inst246\|lpm_counter:lpm_counter_component\|cntr_5pi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_5pi.tdf" "" { Text "C:/CPU/db/cntr_5pi.tdf" 60 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|lpm_counter0:inst246|lpm_counter:lpm_counter_component|cntr_5pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2452 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "BLOCKS/CPU/CONTROL_UNIT.bdf" "" { Schematic "C:/CPU/BLOCKS/CPU/CONTROL_UNIT.bdf" { { -1160 264 328 -1112 "inst31" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst2|inst31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2304 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst\|inst15  " "Info: Automatically promoted node MEMORY:inst\|inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/MEMORY/MEMORY.bdf" "" { Schematic "C:/CPU/BLOCKS/MEMORY/MEMORY.bdf" { { 536 432 496 584 "inst15" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst|inst15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 2091 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst64\|inst1  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst64\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -480 560 624 -432 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst64|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 4575 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst64\|inst2  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst64\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -408 560 624 -360 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst64|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 4576 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst64\|inst3  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst64\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -488 864 928 -440 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst64|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 4577 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst64\|inst4  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst64\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -416 864 928 -368 "inst4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst64|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 4578 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst\|inst1  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -480 560 624 -432 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 4430 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst\|inst2  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -408 560 624 -360 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 4431 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst\|inst3  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -488 864 928 -440 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 4432 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst51\|ROW:inst\|inst4  " "Info: Automatically promoted node CACHE:inst31\|SET:inst51\|ROW:inst\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -416 864 928 -368 "inst4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst51|ROW:inst|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 4433 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst64\|inst1  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst64\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -480 560 624 -432 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst64|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 6183 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst64\|inst2  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst64\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -408 560 624 -360 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst64|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 6184 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst64\|inst3  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst64\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -488 864 928 -440 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst64|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 6185 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst64\|inst4  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst64\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -416 864 928 -368 "inst4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst64|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 6186 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst\|inst1  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -480 560 624 -432 "inst1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 6038 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CACHE:inst31\|SET:inst52\|ROW:inst\|inst2  " "Info: Automatically promoted node CACHE:inst31\|SET:inst52\|ROW:inst\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "BLOCKS/CACHE/ROW.bdf" "" { Schematic "C:/CPU/BLOCKS/CACHE/ROW.bdf" { { -408 560 624 -360 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst52|ROW:inst|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CPU/" 0 { } { { 0 { 0 ""} 0 6039 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "122 unused 3.3V 1 121 0 " "Info: Number of I/O pins in group: 122 (unused VREF, 3.3V VCCIO, 1 input, 121 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Info: Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.845 ns register register " "Info: Estimated most critical path is register to register delay of 1.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CACHE:inst31\|SET:inst58\|LRU:inst17\|lpm_dff1:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X6_Y17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y17; Fanout = 8; REG Node = 'CACHE:inst31\|SET:inst58\|LRU:inst17\|lpm_dff1:inst22\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst31|SET:inst58|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.272 ns) 0.403 ns CACHE:inst31\|SET:inst58\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|_~0 2 COMB LAB_X6_Y17 1 " "Info: 2: + IC(0.131 ns) + CELL(0.272 ns) = 0.403 ns; Loc. = LAB_X6_Y17; Fanout = 1; COMB Node = 'CACHE:inst31\|SET:inst58\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { CACHE:inst31|SET:inst58|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0] CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 0.898 ns CACHE:inst31\|SET:inst58\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|_~1 3 COMB LAB_X7_Y17 2 " "Info: 3: + IC(0.223 ns) + CELL(0.272 ns) = 0.898 ns; Loc. = LAB_X7_Y17; Fanout = 2; COMB Node = 'CACHE:inst31\|SET:inst58\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|_~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~0 CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~1 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.746 ns) 1.845 ns CACHE:inst31\|SET:inst58\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|safe_q\[1\] 4 REG LAB_X7_Y17 5 " "Info: 4: + IC(0.201 ns) + CELL(0.746 ns) = 1.845 ns; Loc. = LAB_X7_Y17; Fanout = 5; REG Node = 'CACHE:inst31\|SET:inst58\|LRU:inst17\|lpm_counter3:inst16\|lpm_counter:lpm_counter_component\|cntr_8ek:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~1 CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_8ek.tdf" "" { Text "C:/CPU/db/cntr_8ek.tdf" 56 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 69.92 % ) " "Info: Total cell delay = 1.290 ns ( 69.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.555 ns ( 30.08 % ) " "Info: Total interconnect delay = 0.555 ns ( 30.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { CACHE:inst31|SET:inst58|LRU:inst17|lpm_dff1:inst22|lpm_ff:lpm_ff_component|dffs[0] CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~0 CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|_~1 CACHE:inst31|SET:inst58|LRU:inst17|lpm_counter3:inst16|lpm_counter:lpm_counter_component|cntr_8ek:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "3 9254 " "Info: 3 (of 9254) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 15% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Info: Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." {  } {  } 0 0 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:43 " "Info: Fitter routing operations ending: elapsed time is 00:00:43" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "121 " "Warning: Found 121 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[0\] 0 " "Info: Pin \"cache_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[1\] 0 " "Info: Pin \"cache_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[2\] 0 " "Info: Pin \"cache_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[3\] 0 " "Info: Pin \"cache_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[4\] 0 " "Info: Pin \"cache_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[5\] 0 " "Info: Pin \"cache_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[6\] 0 " "Info: Pin \"cache_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cache_out\[7\] 0 " "Info: Pin \"cache_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[0\] 0 " "Info: Pin \"MEM_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[1\] 0 " "Info: Pin \"MEM_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[2\] 0 " "Info: Pin \"MEM_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[3\] 0 " "Info: Pin \"MEM_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[4\] 0 " "Info: Pin \"MEM_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[5\] 0 " "Info: Pin \"MEM_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[6\] 0 " "Info: Pin \"MEM_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DATA\[7\] 0 " "Info: Pin \"MEM_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[0\] 0 " "Info: Pin \"MEM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[1\] 0 " "Info: Pin \"MEM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[2\] 0 " "Info: Pin \"MEM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[3\] 0 " "Info: Pin \"MEM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[4\] 0 " "Info: Pin \"MEM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[5\] 0 " "Info: Pin \"MEM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[6\] 0 " "Info: Pin \"MEM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_ADDR\[7\] 0 " "Info: Pin \"MEM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[2\] 0 " "Info: Pin \"cb\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[20\] 0 " "Info: Pin \"cb\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CACHE_CLK\[0\] 0 " "Info: Pin \"CACHE_CLK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CACHE_CLK\[1\] 0 " "Info: Pin \"CACHE_CLK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CACHE_CLK\[2\] 0 " "Info: Pin \"CACHE_CLK\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CACHE_CLK\[3\] 0 " "Info: Pin \"CACHE_CLK\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[0\] 0 " "Info: Pin \"cb\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[1\] 0 " "Info: Pin \"cb\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[3\] 0 " "Info: Pin \"cb\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[4\] 0 " "Info: Pin \"cb\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[5\] 0 " "Info: Pin \"cb\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[6\] 0 " "Info: Pin \"cb\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[7\] 0 " "Info: Pin \"cb\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[8\] 0 " "Info: Pin \"cb\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[9\] 0 " "Info: Pin \"cb\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[10\] 0 " "Info: Pin \"cb\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[11\] 0 " "Info: Pin \"cb\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[12\] 0 " "Info: Pin \"cb\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[13\] 0 " "Info: Pin \"cb\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[14\] 0 " "Info: Pin \"cb\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[15\] 0 " "Info: Pin \"cb\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[16\] 0 " "Info: Pin \"cb\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[17\] 0 " "Info: Pin \"cb\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[18\] 0 " "Info: Pin \"cb\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[19\] 0 " "Info: Pin \"cb\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[21\] 0 " "Info: Pin \"cb\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[22\] 0 " "Info: Pin \"cb\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[23\] 0 " "Info: Pin \"cb\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[24\] 0 " "Info: Pin \"cb\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[25\] 0 " "Info: Pin \"cb\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[26\] 0 " "Info: Pin \"cb\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[27\] 0 " "Info: Pin \"cb\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[28\] 0 " "Info: Pin \"cb\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[29\] 0 " "Info: Pin \"cb\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[30\] 0 " "Info: Pin \"cb\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[31\] 0 " "Info: Pin \"cb\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cb\[32\] 0 " "Info: Pin \"cb\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM\[0\] 0 " "Info: Pin \"COM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM\[1\] 0 " "Info: Pin \"COM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM\[2\] 0 " "Info: Pin \"COM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM\[3\] 0 " "Info: Pin \"COM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM\[4\] 0 " "Info: Pin \"COM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM\[5\] 0 " "Info: Pin \"COM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM\[6\] 0 " "Info: Pin \"COM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM\[7\] 0 " "Info: Pin \"COM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM0\[0\] 0 " "Info: Pin \"COM0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM0\[1\] 0 " "Info: Pin \"COM0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM0\[2\] 0 " "Info: Pin \"COM0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM0\[3\] 0 " "Info: Pin \"COM0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM0\[4\] 0 " "Info: Pin \"COM0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM0\[5\] 0 " "Info: Pin \"COM0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM0\[6\] 0 " "Info: Pin \"COM0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COM0\[7\] 0 " "Info: Pin \"COM0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_UNIT_CLK\[0\] 0 " "Info: Pin \"CONTROL_UNIT_CLK\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_UNIT_CLK\[1\] 0 " "Info: Pin \"CONTROL_UNIT_CLK\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_UNIT_CLK\[2\] 0 " "Info: Pin \"CONTROL_UNIT_CLK\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CONTROL_UNIT_CLK\[3\] 0 " "Info: Pin \"CONTROL_UNIT_CLK\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP_OUT\[0\] 0 " "Info: Pin \"IP_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP_OUT\[1\] 0 " "Info: Pin \"IP_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP_OUT\[2\] 0 " "Info: Pin \"IP_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP_OUT\[3\] 0 " "Info: Pin \"IP_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP_OUT\[4\] 0 " "Info: Pin \"IP_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP_OUT\[5\] 0 " "Info: Pin \"IP_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP_OUT\[6\] 0 " "Info: Pin \"IP_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP_OUT\[7\] 0 " "Info: Pin \"IP_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[0\] 0 " "Info: Pin \"OP0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[1\] 0 " "Info: Pin \"OP0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[2\] 0 " "Info: Pin \"OP0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[3\] 0 " "Info: Pin \"OP0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[4\] 0 " "Info: Pin \"OP0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[5\] 0 " "Info: Pin \"OP0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[6\] 0 " "Info: Pin \"OP0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP0\[7\] 0 " "Info: Pin \"OP0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[0\] 0 " "Info: Pin \"OP1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[1\] 0 " "Info: Pin \"OP1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[2\] 0 " "Info: Pin \"OP1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[3\] 0 " "Info: Pin \"OP1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[4\] 0 " "Info: Pin \"OP1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[5\] 0 " "Info: Pin \"OP1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[6\] 0 " "Info: Pin \"OP1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP1\[7\] 0 " "Info: Pin \"OP1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[0\] 0 " "Info: Pin \"OP_CODE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[1\] 0 " "Info: Pin \"OP_CODE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[2\] 0 " "Info: Pin \"OP_CODE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[3\] 0 " "Info: Pin \"OP_CODE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[4\] 0 " "Info: Pin \"OP_CODE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[5\] 0 " "Info: Pin \"OP_CODE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[6\] 0 " "Info: Pin \"OP_CODE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[7\] 0 " "Info: Pin \"OP_CODE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[8\] 0 " "Info: Pin \"OP_CODE\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[9\] 0 " "Info: Pin \"OP_CODE\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[10\] 0 " "Info: Pin \"OP_CODE\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[11\] 0 " "Info: Pin \"OP_CODE\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[12\] 0 " "Info: Pin \"OP_CODE\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[13\] 0 " "Info: Pin \"OP_CODE\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[14\] 0 " "Info: Pin \"OP_CODE\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OP_CODE\[15\] 0 " "Info: Pin \"OP_CODE\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 18:44:51 2013 " "Info: Processing ended: Tue May 14 18:44:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Info: Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Info: Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
