#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Nov 26 19:28:12 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {LED[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {SevenSegAn[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegAn[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 27)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 28)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 29)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 30)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 31)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 32)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 33)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {CLK_undiv} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 36)] Object 'DIP[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[0]} LOC=R1 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 37)] Object 'DIP[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[1]} LOC=N4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 38)] Object 'DIP[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[2]} LOC=M4 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 39)] Object 'DIP[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[3]} LOC=R2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 40)] Object 'DIP[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[4]} LOC=P2 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE failed
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 41)] Object 'DIP[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[5]} LOC=P3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/device_map/TOP.pcf(line number: 42)] Object 'DIP[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {DIP[6]} LOC=P4 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {PAUSE_n} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {RESET_n} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
Wirelength after clock region global placement is 7194.
1st GP placement takes 0.94 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.45 sec.

Pre global placement takes 2.41 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst CLK_undiv_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst LED_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst LED_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst LED_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst LED_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst LED_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst LED_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst LED_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst LED_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed group with base inst PAUSE_n_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst RESET_n_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst SevenSegAn_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst SevenSegAn_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst SevenSegAn_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst SevenSegAn_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst SevenSegAn_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst SevenSegAn_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst SevenSegAn_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst SevenSegAn_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
2nd GP placement takes 0.56 sec.

Wirelength after global placement is 6502.
Global placement takes 0.56 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 466 LUT6 in collection, pack success:6
Packing LUT6D takes 0.27 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 6515.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995492.
	1 iterations finished.
	Final slack 995492.
Super clustering done.
Design Utilization : 3%.
3rd GP placement takes 0.45 sec.

Wirelength after post global placement is 6929.
Packing LUT6D started.
I: LUT6D pack result: There are 454 LUT6 in collection, pack success:0
Packing LUT6D takes 0.16 sec.
Post global placement takes 0.88 sec.

Phase 4 Legalization started.
The average distance in LP is 0.983389.
Wirelength after legalization is 8047.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997831.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 8047.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997831, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997831, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 8047.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 997831, TNS after placement is 0.
Placement done.
Total placement takes 4.14 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.95 sec.
Setup STE netlist take 40 msec.
Dispose control chain take 40 msec.
Collect const net info take 51 msec.
Total nets for routing: 1055.
Total loads for routing: 5157.
Direct connect net size: 181
Build all design net take 36 msec.
Processing design graph takes 0.17 sec.
Delay table total memory: 0.45777321 MB
Route graph total memory: 77.74651527 MB
Route design total memory: 2.23385620 MB
Worst slack is 997831, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 1053 subnets.
Unrouted clock nets at iteration 0 (0.252 sec): 1
Unrouted clock nets at iteration 1 (0.254 sec): 1
Unrouted clock nets at iteration 2 (0.249 sec): 1
Unrouted clock nets at iteration 3 (0.253 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 1051
Unrouted general nets at iteration 5 (MT total route time: 0.374 sec): 904(overused: 6857)
Unrouted general nets at iteration 6 (MT total route time: 0.258 sec): 804(overused: 4892)
Unrouted general nets at iteration 7 (MT total route time: 0.236 sec): 737(overused: 3653)
Unrouted general nets at iteration 8 (MT total route time: 0.207 sec): 641(overused: 2707)
Unrouted general nets at iteration 9 (MT total route time: 0.166 sec): 543(overused: 1849)
Unrouted general nets at iteration 10 (MT total route time: 0.116 sec): 348(overused: 1258)
Unrouted general nets at iteration 11 (MT total route time: 0.093 sec): 260(overused: 853)
Unrouted general nets at iteration 12 (MT total route time: 0.071 sec): 177(overused: 476)
Unrouted general nets at iteration 13 (MT total route time: 0.058 sec): 159(overused: 433)
Unrouted general nets at iteration 14 (MT total route time: 0.048 sec): 131(overused: 318)
Unrouted general nets at iteration 15 (MT total route time: 0.153 sec): 104(overused: 242)
Unrouted general nets at iteration 16 (MT total route time: 0.030 sec): 66(overused: 132)
Unrouted general nets at iteration 17 (MT total route time: 0.018 sec): 50(overused: 92)
Unrouted general nets at iteration 18 (MT total route time: 0.015 sec): 43(overused: 64)
Unrouted general nets at iteration 19 (MT total route time: 0.011 sec): 26(overused: 38)
Unrouted general nets at iteration 20 (MT total route time: 0.007 sec): 24(overused: 33)
Unrouted general nets at iteration 21 (MT total route time: 0.008 sec): 18(overused: 26)
Unrouted general nets at iteration 22 (MT total route time: 0.005 sec): 13(overused: 18)
Unrouted general nets at iteration 23 (MT total route time: 0.004 sec): 8(overused: 10)
Unrouted general nets at iteration 24 (MT total route time: 0.004 sec): 4(overused: 4)
Unrouted general nets at iteration 25 (MT total route time: 0.121 sec): 4(overused: 16)
Unrouted general nets at iteration 26 (MT total route time: 0.004 sec): 0(overused: 0)
----General net take 0.002 sec(route net take 0.000 sec, inc cost take 0.002 sec, iter times: 1)
----const net route take 0.005 sec
Unrouted nets at iteration 27 (0.007 sec): 0
Detailed routing takes 3.04 sec.
C: Route-2036: The clock path from CLMS_207_349:Q3 to CLMA_231_438:CLK is routed by SRB.
C: Route-2036: The clock path from CLMS_237_367:CR1 to CLMS_237_367:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.50 sec.
Sort Original Nets take 0.000 sec
Total net: 1055, route succeed net: 1055
Generate routing result take 0.004 sec
Handle PERMUX permutation take 0.398 sec
Handle const net take 0.003 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.008 sec
Used SRB routing arc is 12426.
Finish routing takes 0.43 sec.
Total routing takes 6.19 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 241      | 6575          | 4                  
|   FF                        | 117      | 52600         | 1                  
|   LUT                       | 842      | 26300         | 4                  
|   LUT-FF pairs              | 82       | 26300         | 1                  
| Use of CLMS                 | 43       | 2375          | 2                  
|   FF                        | 48       | 19000         | 1                  
|   LUT                       | 146      | 9500          | 2                  
|   LUT-FF pairs              | 39       | 9500          | 1                  
|   Distributed RAM           | 44       | 9500          | 1                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 0        | 85            | 0                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 74       | 5850          | 2                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 35       | 210           | 17                 
|   IOBD                      | 18       | 100           | 18                 
|   IOBS                      | 17       | 110           | 16                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 35       | 250           | 14                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:06s)
Design 'TOP' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:14s)
Action pnr: Real time elapsed is 0h:0m:38s
Action pnr: CPU time elapsed is 0h:0m:12s
Action pnr: Process CPU time elapsed is 0h:0m:14s
Current time: Tue Nov 26 19:28:48 2024
Action pnr: Peak memory pool usage is 902 MB
