module tn_and;
	reg[31:0] A,B;
	
	wire[31:0] C;
	
	and32 tets(A,B,C);
	initial begin
		A = 32'b11100000;
		B = 32'b00000000;
		C = 32'b00000000;
		#40;
	end
endmodule