$version Generated by VerilatedVcd $end
$date Tue Apr  7 08:52:56 2020
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 + clk $end
  $var wire  1 ; gate_div $end
  $var wire  1 # rstn $end
  $var wire  1 3 rtl_div $end
  $scope module syn_tb $end
   $var wire  1 + clk $end
   $var wire  1 ; gate_div $end
   $var wire  1 # rstn $end
   $var wire  1 3 rtl_div $end
   $scope module gate_model $end
    $var wire  1 + clk $end
    $var wire  1 ; div $end
    $var wire  1 # rstn $end
   $upscope $end
   $scope module rtl_model $end
    $var wire  1 + clk $end
    $var wire  1 3 div $end
    $var wire  1 # rstn $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0+
03
0;
#1
1+
#2
0+
#3
1+
#4
1#
0+
#5
1+
13
1;
#6
0+
#7
1+
03
0;
#8
0+
#9
1+
13
1;
#10
0+
#11
1+
03
0;
#12
0+
#13
1+
13
1;
#14
0+
#15
1+
03
0;
#16
0+
#17
1+
13
1;
#18
0+
#19
1+
03
0;
#20
0+
#21
1+
13
1;
#22
0+
#23
1+
03
0;
#24
0+
#25
1+
13
1;
#26
0+
#27
1+
03
0;
#28
0+
#29
1+
13
1;
#30
0+
#31
1+
03
0;
#32
0+
#33
1+
13
1;
#34
0+
#35
1+
03
0;
#36
0+
#37
1+
13
1;
#38
0+
#39
1+
03
0;
