

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Sun Sep 15 03:51:54 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.918 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        9|        9|         1|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     65|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     41|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|     22|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     22|    151|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------------+---------+----+---+----+-----+
    |       Instance       |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-----------------+---------+----+---+----+-----+
    |mux_10_4_16_1_1_U387  |mux_10_4_16_1_1  |        0|   0|  0|  41|    0|
    +----------------------+-----------------+---------+----+---+----+-----+
    |Total                 |                 |        0|   0|  0|  41|    0|
    +----------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_187_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln23_fu_138_p2  |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln25_fu_173_p2  |      icmp|   0|  0|  23|          16|          16|
    |max_val_1_fu_179_p3  |    select|   0|  0|  16|           1|          16|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  65|          25|          37|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i               |   9|          2|    4|          8|
    |ap_sig_allocacmp_max_val_load_1  |   9|          2|   16|         32|
    |i_2_fu_54                        |   9|          2|    4|          8|
    |max_val_fu_50                    |   9|          2|   16|         32|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  45|         10|   41|         82|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   1|   0|    1|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |i_2_fu_54      |   4|   0|    4|          0|
    |max_val_fu_50  |  16|   0|   16|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  22|   0|   22|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_23_1|  return value|
|layer2_output_reload    |   in|   16|     ap_none|                     layer2_output_reload|        scalar|
|layer2_output_1_reload  |   in|   16|     ap_none|                   layer2_output_1_reload|        scalar|
|layer2_output_2_reload  |   in|   16|     ap_none|                   layer2_output_2_reload|        scalar|
|layer2_output_3_reload  |   in|   16|     ap_none|                   layer2_output_3_reload|        scalar|
|layer2_output_4_reload  |   in|   16|     ap_none|                   layer2_output_4_reload|        scalar|
|layer2_output_5_reload  |   in|   16|     ap_none|                   layer2_output_5_reload|        scalar|
|layer2_output_6_reload  |   in|   16|     ap_none|                   layer2_output_6_reload|        scalar|
|layer2_output_7_reload  |   in|   16|     ap_none|                   layer2_output_7_reload|        scalar|
|layer2_output_8_reload  |   in|   16|     ap_none|                   layer2_output_8_reload|        scalar|
|layer2_output_9_reload  |   in|   16|     ap_none|                   layer2_output_9_reload|        scalar|
|max_val_out             |  out|   16|      ap_vld|                              max_val_out|       pointer|
|max_val_out_ap_vld      |  out|    1|      ap_vld|                              max_val_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 4 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer2_output_9_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_9_reload"   --->   Operation 6 'read' 'layer2_output_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer2_output_8_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_8_reload"   --->   Operation 7 'read' 'layer2_output_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_output_7_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_7_reload"   --->   Operation 8 'read' 'layer2_output_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer2_output_6_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_6_reload"   --->   Operation 9 'read' 'layer2_output_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer2_output_5_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_5_reload"   --->   Operation 10 'read' 'layer2_output_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer2_output_4_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_4_reload"   --->   Operation 11 'read' 'layer2_output_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_output_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_3_reload"   --->   Operation 12 'read' 'layer2_output_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_output_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_2_reload"   --->   Operation 13 'read' 'layer2_output_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_1_reload"   --->   Operation 14 'read' 'layer2_output_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_reload"   --->   Operation 15 'read' 'layer2_output_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 1, i4 %i_2"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 %layer2_output_reload_read, i16 %max_val"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [nn.cpp:23->nn.cpp:82]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i, i4 10" [nn.cpp:23->nn.cpp:82]   --->   Operation 20 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.body.i.split, void %VITIS_LOOP_29_2.i.exitStub" [nn.cpp:23->nn.cpp:82]   --->   Operation 21 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%max_val_load_1 = load i16 %max_val" [nn.cpp:25->nn.cpp:82]   --->   Operation 22 'load' 'max_val_load_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [nn.cpp:24->nn.cpp:82]   --->   Operation 23 'specpipeline' 'specpipeline_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [nn.cpp:19->nn.cpp:82]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [nn.cpp:23->nn.cpp:82]   --->   Operation 25 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.86ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.10i16.i4, i16 0, i16 %layer2_output_1_reload_read, i16 %layer2_output_2_reload_read, i16 %layer2_output_3_reload_read, i16 %layer2_output_4_reload_read, i16 %layer2_output_5_reload_read, i16 %layer2_output_6_reload_read, i16 %layer2_output_7_reload_read, i16 %layer2_output_8_reload_read, i16 %layer2_output_9_reload_read, i4 %i" [nn.cpp:25->nn.cpp:82]   --->   Operation 26 'mux' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 1.86> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.14ns)   --->   "%icmp_ln25 = icmp_sgt  i16 %tmp, i16 %max_val_load_1" [nn.cpp:25->nn.cpp:82]   --->   Operation 27 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%max_val_1 = select i1 %icmp_ln25, i16 %tmp, i16 %max_val_load_1" [nn.cpp:25->nn.cpp:82]   --->   Operation 28 'select' 'max_val_1' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.77ns)   --->   "%add_ln23 = add i4 %i, i4 1" [nn.cpp:23->nn.cpp:82]   --->   Operation 29 'add' 'add_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i_2" [nn.cpp:23->nn.cpp:82]   --->   Operation 30 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln23 = store i16 %max_val_1, i16 %max_val" [nn.cpp:23->nn.cpp:82]   --->   Operation 31 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body.i" [nn.cpp:23->nn.cpp:82]   --->   Operation 32 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%max_val_load = load i16 %max_val"   --->   Operation 33 'load' 'max_val_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %max_val_out, i16 %max_val_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_output_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_val_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val                     (alloca           ) [ 01]
i_2                         (alloca           ) [ 01]
layer2_output_9_reload_read (read             ) [ 00]
layer2_output_8_reload_read (read             ) [ 00]
layer2_output_7_reload_read (read             ) [ 00]
layer2_output_6_reload_read (read             ) [ 00]
layer2_output_5_reload_read (read             ) [ 00]
layer2_output_4_reload_read (read             ) [ 00]
layer2_output_3_reload_read (read             ) [ 00]
layer2_output_2_reload_read (read             ) [ 00]
layer2_output_1_reload_read (read             ) [ 00]
layer2_output_reload_read   (read             ) [ 00]
store_ln0                   (store            ) [ 00]
store_ln0                   (store            ) [ 00]
br_ln0                      (br               ) [ 00]
i                           (load             ) [ 00]
icmp_ln23                   (icmp             ) [ 01]
br_ln23                     (br               ) [ 00]
max_val_load_1              (load             ) [ 00]
specpipeline_ln24           (specpipeline     ) [ 00]
speclooptripcount_ln19      (speclooptripcount) [ 00]
specloopname_ln23           (specloopname     ) [ 00]
tmp                         (mux              ) [ 00]
icmp_ln25                   (icmp             ) [ 00]
max_val_1                   (select           ) [ 00]
add_ln23                    (add              ) [ 00]
store_ln23                  (store            ) [ 00]
store_ln23                  (store            ) [ 00]
br_ln23                     (br               ) [ 00]
max_val_load                (load             ) [ 00]
write_ln0                   (write            ) [ 00]
ret_ln0                     (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_output_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_output_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_output_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_output_3_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_3_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_output_4_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_4_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer2_output_5_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_5_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer2_output_6_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_6_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer2_output_7_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_7_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_output_8_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_8_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_output_9_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_9_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="max_val_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i16.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="max_val_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="layer2_output_9_reload_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_9_reload_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="layer2_output_8_reload_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_8_reload_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="layer2_output_7_reload_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_7_reload_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="layer2_output_6_reload_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_6_reload_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="layer2_output_5_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_5_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="layer2_output_4_reload_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_4_reload_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="layer2_output_3_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_3_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="layer2_output_2_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_2_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="layer2_output_1_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_1_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="layer2_output_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln23_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="max_val_load_1_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="16" slack="0"/>
<pin id="151" dir="0" index="3" bw="16" slack="0"/>
<pin id="152" dir="0" index="4" bw="16" slack="0"/>
<pin id="153" dir="0" index="5" bw="16" slack="0"/>
<pin id="154" dir="0" index="6" bw="16" slack="0"/>
<pin id="155" dir="0" index="7" bw="16" slack="0"/>
<pin id="156" dir="0" index="8" bw="16" slack="0"/>
<pin id="157" dir="0" index="9" bw="16" slack="0"/>
<pin id="158" dir="0" index="10" bw="16" slack="0"/>
<pin id="159" dir="0" index="11" bw="4" slack="0"/>
<pin id="160" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln25_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="max_val_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="16" slack="0"/>
<pin id="183" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln23_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln23_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln23_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="max_val_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load/1 "/>
</bind>
</comp>

<comp id="207" class="1005" name="max_val_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_2_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="112" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="106" pin="2"/><net_sink comp="147" pin=2"/></net>

<net id="164"><net_src comp="100" pin="2"/><net_sink comp="147" pin=3"/></net>

<net id="165"><net_src comp="94" pin="2"/><net_sink comp="147" pin=4"/></net>

<net id="166"><net_src comp="88" pin="2"/><net_sink comp="147" pin=5"/></net>

<net id="167"><net_src comp="82" pin="2"/><net_sink comp="147" pin=6"/></net>

<net id="168"><net_src comp="76" pin="2"/><net_sink comp="147" pin=7"/></net>

<net id="169"><net_src comp="70" pin="2"/><net_sink comp="147" pin=8"/></net>

<net id="170"><net_src comp="64" pin="2"/><net_sink comp="147" pin=9"/></net>

<net id="171"><net_src comp="58" pin="2"/><net_sink comp="147" pin=10"/></net>

<net id="172"><net_src comp="135" pin="1"/><net_sink comp="147" pin=11"/></net>

<net id="177"><net_src comp="147" pin="12"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="144" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="147" pin="12"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="144" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="135" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="179" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="210"><net_src comp="50" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="54" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="193" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_val_out | {1 }
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_1_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_2_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_3_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_4_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_5_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_6_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_7_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_8_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_23_1 : layer2_output_9_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln23 : 2
		br_ln23 : 3
		max_val_load_1 : 1
		tmp : 2
		icmp_ln25 : 3
		max_val_1 : 4
		add_ln23 : 2
		store_ln23 : 3
		store_ln23 : 5
		max_val_load : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|    mux   |                tmp_fu_147               |    0    |    41   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |             icmp_ln23_fu_138            |    0    |    13   |
|          |             icmp_ln25_fu_173            |    0    |    23   |
|----------|-----------------------------------------|---------|---------|
|  select  |             max_val_1_fu_179            |    0    |    16   |
|----------|-----------------------------------------|---------|---------|
|    add   |             add_ln23_fu_187             |    0    |    13   |
|----------|-----------------------------------------|---------|---------|
|          |  layer2_output_9_reload_read_read_fu_58 |    0    |    0    |
|          |  layer2_output_8_reload_read_read_fu_64 |    0    |    0    |
|          |  layer2_output_7_reload_read_read_fu_70 |    0    |    0    |
|          |  layer2_output_6_reload_read_read_fu_76 |    0    |    0    |
|   read   |  layer2_output_5_reload_read_read_fu_82 |    0    |    0    |
|          |  layer2_output_4_reload_read_read_fu_88 |    0    |    0    |
|          |  layer2_output_3_reload_read_read_fu_94 |    0    |    0    |
|          | layer2_output_2_reload_read_read_fu_100 |    0    |    0    |
|          | layer2_output_1_reload_read_read_fu_106 |    0    |    0    |
|          |  layer2_output_reload_read_read_fu_112  |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   write  |          write_ln0_write_fu_118         |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   106   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|  i_2_reg_215  |    4   |
|max_val_reg_207|   16   |
+---------------+--------+
|     Total     |   20   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   106  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   20   |    -   |
+-----------+--------+--------+
|   Total   |   20   |   106  |
+-----------+--------+--------+
