{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716649783374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716649783374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 12:09:43 2024 " "Processing started: Sat May 25 12:09:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716649783374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649783374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA " "Command: quartus_map --read_settings_files=on --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649783374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716649783554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716649783554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/alarm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system.v(56) " "Verilog HDL Module Instantiation warning at system.v(56): ignored dangling comma in List of Port Connections" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system.v(64) " "Verilog HDL Module Instantiation warning at system.v(64): ignored dangling comma in List of Port Connections" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valvulaentrada.v 1 1 " "Found 1 design units, including 1 entities, in source file valvulaentrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 ValvulaEntrada " "Found entity 1: ValvulaEntrada" {  } { { "ValvulaEntrada.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/ValvulaEntrada.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gotejamento.v 1 1 " "Found 1 design units, including 1 entities, in source file gotejamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 gotejamento " "Found entity 1: gotejamento" {  } { { "gotejamento.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/gotejamento.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aspersao.v 1 1 " "Found 1 design units, including 1 entities, in source file aspersao.v" { { "Info" "ISGN_ENTITY_NAME" "1 aspersao " "Found entity 1: aspersao" {  } { { "aspersao.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/aspersao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderirrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderirrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderIrrigacao " "Found entity 1: decoderIrrigacao" {  } { { "decoderIrrigacao.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/decoderIrrigacao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderniveldagua.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderniveldagua.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderNivelDagua " "Found entity 1: decoderNivelDagua" {  } { { "decoderNivelDagua.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/decoderNivelDagua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788231 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplexador.v(22) " "Verilog HDL Module Instantiation warning at multiplexador.v(22): ignored dangling comma in List of Port Connections" {  } { { "multiplexador.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/multiplexador.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788232 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplexador.v(27) " "Verilog HDL Module Instantiation warning at multiplexador.v(27): ignored dangling comma in List of Port Connections" {  } { { "multiplexador.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/multiplexador.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/multiplexador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788232 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(16) " "Verilog HDL Module Instantiation warning at delay.v(16): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(26) " "Verilog HDL Module Instantiation warning at delay.v(26): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(36) " "Verilog HDL Module Instantiation warning at delay.v(36): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(46) " "Verilog HDL Module Instantiation warning at delay.v(46): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(56) " "Verilog HDL Module Instantiation warning at delay.v(56): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(66) " "Verilog HDL Module Instantiation warning at delay.v(66): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(76) " "Verilog HDL Module Instantiation warning at delay.v(76): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(86) " "Verilog HDL Module Instantiation warning at delay.v(86): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788234 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(96) " "Verilog HDL Module Instantiation warning at delay.v(96): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "output_files/dFlipFlop.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/dFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788234 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(31) " "Verilog HDL Module Instantiation warning at decoderColuna.v(31): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoderColuna.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(41) " "Verilog HDL Module Instantiation warning at decoderColuna.v(41): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoderColuna.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(51) " "Verilog HDL Module Instantiation warning at decoderColuna.v(51): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoderColuna.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decodercoluna.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decodercoluna.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderColuna " "Found entity 1: decoderColuna" {  } { { "output_files/decoderColuna.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoderColuna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tFlipFlop " "Found entity 1: tFlipFlop" {  } { { "output_files/tFlipFlop.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/tFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788236 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(16) " "Verilog HDL Module Instantiation warning at delayC.v(16): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delayC.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788237 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(26) " "Verilog HDL Module Instantiation warning at delayC.v(26): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delayC.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/delayc.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/delayc.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayC " "Found entity 1: delayC" {  } { { "output_files/delayC.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delayC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decoder7segdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decoder7segdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7segDigit " "Found entity 1: decoder7segDigit" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788238 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(25) " "Verilog HDL Module Instantiation warning at UndSec.v(25): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788239 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(35) " "Verilog HDL Module Instantiation warning at UndSec.v(35): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788239 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(47) " "Verilog HDL Module Instantiation warning at UndSec.v(47): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788239 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(59) " "Verilog HDL Module Instantiation warning at UndSec.v(59): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "undsec.v 1 1 " "Found 1 design units, including 1 entities, in source file undsec.v" { { "Info" "ISGN_ENTITY_NAME" "1 UndSec " "Found entity 1: UndSec" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788239 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(22) " "Verilog HDL Module Instantiation warning at DzSec.v(22): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzSec.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(32) " "Verilog HDL Module Instantiation warning at DzSec.v(32): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzSec.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(44) " "Verilog HDL Module Instantiation warning at DzSec.v(44): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzSec.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dzsec.v 1 1 " "Found 1 design units, including 1 entities, in source file dzsec.v" { { "Info" "ISGN_ENTITY_NAME" "1 DzSec " "Found entity 1: DzSec" {  } { { "DzSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzSec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(20) " "Verilog HDL Module Instantiation warning at UndMin.v(20): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndMin.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(30) " "Verilog HDL Module Instantiation warning at UndMin.v(30): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndMin.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(42) " "Verilog HDL Module Instantiation warning at UndMin.v(42): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndMin.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(54) " "Verilog HDL Module Instantiation warning at UndMin.v(54): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndMin.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "undmin.v 1 1 " "Found 1 design units, including 1 entities, in source file undmin.v" { { "Info" "ISGN_ENTITY_NAME" "1 UndMin " "Found entity 1: UndMin" {  } { { "UndMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndMin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzMin.v(23) " "Verilog HDL Module Instantiation warning at DzMin.v(23): ignored dangling comma in List of Port Connections" {  } { { "DzMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzMin.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzMin.v(33) " "Verilog HDL Module Instantiation warning at DzMin.v(33): ignored dangling comma in List of Port Connections" {  } { { "DzMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzMin.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dzmin.v 1 1 " "Found 1 design units, including 1 entities, in source file dzmin.v" { { "Info" "ISGN_ENTITY_NAME" "1 DzMin " "Found entity 1: DzMin" {  } { { "DzMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzMin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(46) " "Verilog HDL Module Instantiation warning at cronometro.v(46): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(57) " "Verilog HDL Module Instantiation warning at cronometro.v(57): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d0 D0 cronometro.v(5) " "Verilog HDL Declaration information at cronometro.v(5): object \"d0\" differs only in case from object \"D0\" in the same scope" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d1 D1 cronometro.v(5) " "Verilog HDL Declaration information at cronometro.v(5): object \"d1\" differs only in case from object \"D1\" in the same scope" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d2 D2 cronometro.v(5) " "Verilog HDL Declaration information at cronometro.v(5): object \"d2\" differs only in case from object \"D2\" in the same scope" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d3 D3 cronometro.v(5) " "Verilog HDL Declaration information at cronometro.v(5): object \"d3\" differs only in case from object \"D3\" in the same scope" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxcountcronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file muxcountcronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxCountCronometro " "Found entity 1: muxCountCronometro" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788243 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "twoBitCounter.v(16) " "Verilog HDL Module Instantiation warning at twoBitCounter.v(16): ignored dangling comma in List of Port Connections" {  } { { "twoBitCounter.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/twoBitCounter.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788244 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "twoBitCounter.v(26) " "Verilog HDL Module Instantiation warning at twoBitCounter.v(26): ignored dangling comma in List of Port Connections" {  } { { "twoBitCounter.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/twoBitCounter.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file twobitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoBitCounter " "Found entity 1: twoBitCounter" {  } { { "twoBitCounter.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/twoBitCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytodigit.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytodigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToDigit " "Found entity 1: binaryToDigit" {  } { { "binaryToDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/binaryToDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7wire decoderIrrigacao.v(41) " "Verilog HDL Implicit Net warning at decoderIrrigacao.v(41): created implicit net for \"and7wire\"" {  } { { "decoderIrrigacao.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/decoderIrrigacao.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5wire decoder7segDigit.v(46) " "Verilog HDL Implicit Net warning at decoder7segDigit.v(46): created implicit net for \"and5wire\"" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alin UndSec.v(12) " "Verilog HDL Implicit Net warning at UndSec.v(12): created implicit net for \"Alin\"" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1Wire DzSec.v(34) " "Verilog HDL Implicit Net warning at DzSec.v(34): created implicit net for \"and1Wire\"" {  } { { "DzSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzSec.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a muxCountCronometro.v(14) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(14): created implicit net for \"a\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b muxCountCronometro.v(15) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(15): created implicit net for \"b\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_bar muxCountCronometro.v(20) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(20): created implicit net for \"A_bar\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_bar muxCountCronometro.v(21) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(21): created implicit net for \"B_bar\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d0 muxCountCronometro.v(22) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(22): created implicit net for \"d0\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 muxCountCronometro.v(23) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(23): created implicit net for \"d1\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d2 muxCountCronometro.v(24) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(24): created implicit net for \"d2\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d3 muxCountCronometro.v(25) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(25): created implicit net for \"d3\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716649788262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:alarm " "Elaborating entity \"alarm\" for hierarchy \"alarm:alarm\"" {  } { { "system.v" "alarm" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ValvulaEntrada ValvulaEntrada:ve " "Elaborating entity \"ValvulaEntrada\" for hierarchy \"ValvulaEntrada:ve\"" {  } { { "system.v" "ve" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gotejamento gotejamento:gt " "Elaborating entity \"gotejamento\" for hierarchy \"gotejamento:gt\"" {  } { { "system.v" "gt" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aspersao aspersao:as " "Elaborating entity \"aspersao\" for hierarchy \"aspersao:as\"" {  } { { "system.v" "as" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:dl " "Elaborating entity \"delay\" for hierarchy \"delay:dl\"" {  } { { "system.v" "dl" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop delay:dl\|dFlipFlop:F0 " "Elaborating entity \"dFlipFlop\" for hierarchy \"delay:dl\|dFlipFlop:F0\"" {  } { { "output_files/delay.v" "F0" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayC delayC:dlc " "Elaborating entity \"delayC\" for hierarchy \"delayC:dlc\"" {  } { { "system.v" "dlc" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderColuna decoderColuna:dC " "Elaborating entity \"decoderColuna\" for hierarchy \"decoderColuna:dC\"" {  } { { "system.v" "dC" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderNivelDagua decoderNivelDagua:dnd " "Elaborating entity \"decoderNivelDagua\" for hierarchy \"decoderNivelDagua:dnd\"" {  } { { "system.v" "dnd" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderIrrigacao decoderIrrigacao:di " "Elaborating entity \"decoderIrrigacao\" for hierarchy \"decoderIrrigacao:di\"" {  } { { "system.v" "di" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:mux " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:mux\"" {  } { { "system.v" "mux" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:timer " "Elaborating entity \"cronometro\" for hierarchy \"cronometro:timer\"" {  } { { "system.v" "timer" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToDigit cronometro:timer\|binaryToDigit:btd " "Elaborating entity \"binaryToDigit\" for hierarchy \"cronometro:timer\|binaryToDigit:btd\"" {  } { { "cronometro.v" "btd" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoBitCounter cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc " "Elaborating entity \"twoBitCounter\" for hierarchy \"cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\"" {  } { { "binaryToDigit.v" "tbc" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/binaryToDigit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UndSec cronometro:timer\|UndSec:UndS " "Elaborating entity \"UndSec\" for hierarchy \"cronometro:timer\|UndSec:UndS\"" {  } { { "cronometro.v" "UndS" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788271 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Alin 0 UndSec.v(12) " "Net \"Alin\" at UndSec.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716649788271 "|system|cronometro:timer|UndSec:UndS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tFlipFlop cronometro:timer\|UndSec:UndS\|tFlipFlop:F0 " "Elaborating entity \"tFlipFlop\" for hierarchy \"cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\"" {  } { { "UndSec.v" "F0" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DzSec cronometro:timer\|DzSec:DzS " "Elaborating entity \"DzSec\" for hierarchy \"cronometro:timer\|DzSec:DzS\"" {  } { { "cronometro.v" "DzS" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UndMin cronometro:timer\|UndMin:UndM " "Elaborating entity \"UndMin\" for hierarchy \"cronometro:timer\|UndMin:UndM\"" {  } { { "cronometro.v" "UndM" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DzMin cronometro:timer\|DzMin:DzM " "Elaborating entity \"DzMin\" for hierarchy \"cronometro:timer\|DzMin:DzM\"" {  } { { "cronometro.v" "DzM" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxCountCronometro cronometro:timer\|muxCountCronometro:MCC " "Elaborating entity \"muxCountCronometro\" for hierarchy \"cronometro:timer\|muxCountCronometro:MCC\"" {  } { { "cronometro.v" "MCC" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7segDigit cronometro:timer\|decoder7segDigit:d7s " "Elaborating entity \"decoder7segDigit\" for hierarchy \"cronometro:timer\|decoder7segDigit:d7s\"" {  } { { "cronometro.v" "d7s" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788279 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "and5wire 0 decoder7segDigit.v(46) " "Net \"and5wire\" at decoder7segDigit.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716649788279 "|system|cronometro:timer|decoder7segDigit:d7s"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716649788449 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1716649788451 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C0 " "Inserted always-enabled tri-state buffer between \"C0\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C1 " "Inserted always-enabled tri-state buffer between \"C1\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C2 " "Inserted always-enabled tri-state buffer between \"C2\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C3 " "Inserted always-enabled tri-state buffer between \"C3\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C4 " "Inserted always-enabled tri-state buffer between \"C4\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d0 " "Inserted always-enabled tri-state buffer between \"d0\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d1 " "Inserted always-enabled tri-state buffer between \"d1\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d2 " "Inserted always-enabled tri-state buffer between \"d2\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d3 " "Inserted always-enabled tri-state buffer between \"d3\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1716649788452 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C0 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C0\" is moved to its source" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716649788453 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C1 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C1\" is moved to its source" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716649788453 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C2 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C2\" is moved to its source" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716649788453 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C3 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C3\" is moved to its source" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716649788453 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C4 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C4\" is moved to its source" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716649788453 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1716649788453 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "C0~synth " "Node \"C0~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C1~synth " "Node \"C1~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C2~synth " "Node \"C2~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C3~synth " "Node \"C3~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C4~synth " "Node \"C4~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d0~synth " "Node \"d0~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d1~synth " "Node \"d1~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d2~synth " "Node \"d2~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d3~synth " "Node \"d3~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716649788481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716649788500 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716649788500 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716649788500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716649788500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716649788500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/REGUAAUTOMATIZADA.map.smsg " "Generated suppressed messages file C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/REGUAAUTOMATIZADA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716649788549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 12:09:48 2024 " "Processing ended: Sat May 25 12:09:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716649788549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716649788549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716649788549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788549 ""}
