{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508324492735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508324492735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 18 13:01:32 2017 " "Processing started: Wed Oct 18 13:01:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508324492735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508324492735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shet -c shet " "Command: quartus_map --read_settings_files=on --write_settings_files=off shet -c shet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508324492735 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1508324493051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/slim/documents/vhdl/ny mapp/cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324493472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "../Ny mapp/CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324493472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324493472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/ny mapp/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/ny mapp/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324493472 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508324493472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508324493472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508324493503 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_step Counter.vhd(24) " "VHDL Process Statement warning at Counter.vhd(24): signal \"prev_step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "step Counter.vhd(25) " "VHDL Process Statement warning at Counter.vhd(25): signal \"step\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(26) " "VHDL Process Statement warning at Counter.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(27) " "VHDL Process Statement warning at Counter.vhd(27): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(30) " "VHDL Process Statement warning at Counter.vhd(30): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Counter.vhd(32) " "VHDL Process Statement warning at Counter.vhd(32): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_step Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"prev_step\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counts Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"counts\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex Counter.vhd(22) " "VHDL Process Statement warning at Counter.vhd(22): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] Counter.vhd(22) " "Inferred latch for \"hex\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] Counter.vhd(22) " "Inferred latch for \"hex\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] Counter.vhd(22) " "Inferred latch for \"hex\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] Counter.vhd(22) " "Inferred latch for \"hex\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] Counter.vhd(22) " "Inferred latch for \"hex\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] Counter.vhd(22) " "Inferred latch for \"hex\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] Counter.vhd(22) " "Inferred latch for \"hex\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[0\] Counter.vhd(22) " "Inferred latch for \"counts\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[1\] Counter.vhd(22) " "Inferred latch for \"counts\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[2\] Counter.vhd(22) " "Inferred latch for \"counts\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[3\] Counter.vhd(22) " "Inferred latch for \"counts\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493503 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[4\] Counter.vhd(22) " "Inferred latch for \"counts\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[5\] Counter.vhd(22) " "Inferred latch for \"counts\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[6\] Counter.vhd(22) " "Inferred latch for \"counts\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[7\] Counter.vhd(22) " "Inferred latch for \"counts\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[8\] Counter.vhd(22) " "Inferred latch for \"counts\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[9\] Counter.vhd(22) " "Inferred latch for \"counts\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[10\] Counter.vhd(22) " "Inferred latch for \"counts\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[11\] Counter.vhd(22) " "Inferred latch for \"counts\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[12\] Counter.vhd(22) " "Inferred latch for \"counts\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[13\] Counter.vhd(22) " "Inferred latch for \"counts\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[14\] Counter.vhd(22) " "Inferred latch for \"counts\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[15\] Counter.vhd(22) " "Inferred latch for \"counts\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[16\] Counter.vhd(22) " "Inferred latch for \"counts\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[17\] Counter.vhd(22) " "Inferred latch for \"counts\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[18\] Counter.vhd(22) " "Inferred latch for \"counts\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[19\] Counter.vhd(22) " "Inferred latch for \"counts\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[20\] Counter.vhd(22) " "Inferred latch for \"counts\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[21\] Counter.vhd(22) " "Inferred latch for \"counts\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[22\] Counter.vhd(22) " "Inferred latch for \"counts\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[23\] Counter.vhd(22) " "Inferred latch for \"counts\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[24\] Counter.vhd(22) " "Inferred latch for \"counts\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[25\] Counter.vhd(22) " "Inferred latch for \"counts\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[26\] Counter.vhd(22) " "Inferred latch for \"counts\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[27\] Counter.vhd(22) " "Inferred latch for \"counts\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[28\] Counter.vhd(22) " "Inferred latch for \"counts\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[29\] Counter.vhd(22) " "Inferred latch for \"counts\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[30\] Counter.vhd(22) " "Inferred latch for \"counts\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counts\[31\] Counter.vhd(22) " "Inferred latch for \"counts\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Counter.vhd(22) " "Inferred latch for \"count\[0\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Counter.vhd(22) " "Inferred latch for \"count\[1\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Counter.vhd(22) " "Inferred latch for \"count\[2\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Counter.vhd(22) " "Inferred latch for \"count\[3\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Counter.vhd(22) " "Inferred latch for \"count\[4\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Counter.vhd(22) " "Inferred latch for \"count\[5\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Counter.vhd(22) " "Inferred latch for \"count\[6\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Counter.vhd(22) " "Inferred latch for \"count\[7\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Counter.vhd(22) " "Inferred latch for \"count\[8\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Counter.vhd(22) " "Inferred latch for \"count\[9\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Counter.vhd(22) " "Inferred latch for \"count\[10\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Counter.vhd(22) " "Inferred latch for \"count\[11\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Counter.vhd(22) " "Inferred latch for \"count\[12\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Counter.vhd(22) " "Inferred latch for \"count\[13\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Counter.vhd(22) " "Inferred latch for \"count\[14\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Counter.vhd(22) " "Inferred latch for \"count\[15\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Counter.vhd(22) " "Inferred latch for \"count\[16\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Counter.vhd(22) " "Inferred latch for \"count\[17\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Counter.vhd(22) " "Inferred latch for \"count\[18\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Counter.vhd(22) " "Inferred latch for \"count\[19\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Counter.vhd(22) " "Inferred latch for \"count\[20\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Counter.vhd(22) " "Inferred latch for \"count\[21\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Counter.vhd(22) " "Inferred latch for \"count\[22\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Counter.vhd(22) " "Inferred latch for \"count\[23\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Counter.vhd(22) " "Inferred latch for \"count\[24\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Counter.vhd(22) " "Inferred latch for \"count\[25\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Counter.vhd(22) " "Inferred latch for \"count\[26\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Counter.vhd(22) " "Inferred latch for \"count\[27\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Counter.vhd(22) " "Inferred latch for \"count\[28\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Counter.vhd(22) " "Inferred latch for \"count\[29\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Counter.vhd(22) " "Inferred latch for \"count\[30\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Counter.vhd(22) " "Inferred latch for \"count\[31\]\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_step Counter.vhd(22) " "Inferred latch for \"prev_step\" at Counter.vhd(22)" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1508324493519 "|Counter"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[0\] " "Inserted always-enabled tri-state buffer between \"hex\[0\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324494188 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[1\] " "Inserted always-enabled tri-state buffer between \"hex\[1\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324494188 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[2\] " "Inserted always-enabled tri-state buffer between \"hex\[2\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324494188 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[3\] " "Inserted always-enabled tri-state buffer between \"hex\[3\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324494188 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[4\] " "Inserted always-enabled tri-state buffer between \"hex\[4\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324494188 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[5\] " "Inserted always-enabled tri-state buffer between \"hex\[5\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324494188 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "hex\[6\] " "Inserted always-enabled tri-state buffer between \"hex\[6\]\" and its non-tri-state driver." {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1508324494188 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1508324494188 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "prev_step " "Latch prev_step has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA step " "Ports D and ENA on the latch are fed by the same signal step" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1508324494188 ""}  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1508324494188 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hex\[0\]~synth " "Node \"hex\[0\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324494251 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[1\]~synth " "Node \"hex\[1\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324494251 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[2\]~synth " "Node \"hex\[2\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324494251 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[3\]~synth " "Node \"hex\[3\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324494251 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[4\]~synth " "Node \"hex\[4\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324494251 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[5\]~synth " "Node \"hex\[5\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324494251 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hex\[6\]~synth " "Node \"hex\[6\]~synth\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324494251 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1508324494251 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1508324494373 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1508324494689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324494689 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Ny mapp/Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508324494774 "|Counter|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1508324494774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1508324494774 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1508324494774 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "7 " "Implemented 7 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1508324494774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1508324494774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1508324494774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508324494821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 18 13:01:34 2017 " "Processing ended: Wed Oct 18 13:01:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508324494821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508324494821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508324494821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508324494821 ""}
