{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580015826361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580015826365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 00:17:06 2020 " "Processing started: Sun Jan 26 00:17:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580015826365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580015826365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580015826365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580015826855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580015826855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 5 5 " "Found 5 design units, including 5 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580015833490 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder4 " "Found entity 2: Adder4" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580015833490 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder4 " "Found entity 3: fullAdder4" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580015833490 ""} { "Info" "ISGN_ENTITY_NAME" "4 VerilogPlus " "Found entity 4: VerilogPlus" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580015833490 ""} { "Info" "ISGN_ENTITY_NAME" "5 DECODER " "Found entity 5: DECODER" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580015833490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580015833490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580015833515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4 Adder4:A4_1 " "Elaborating entity \"Adder4\" for hierarchy \"Adder4:A4_1\"" {  } { { "ALU.v" "A4_1" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580015833556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder4 Adder4:A4_1\|fullAdder4:Adder_1 " "Elaborating entity \"fullAdder4\" for hierarchy \"Adder4:A4_1\|fullAdder4:Adder_1\"" {  } { { "ALU.v" "Adder_1" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580015833566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VerilogPlus VerilogPlus:caseone " "Elaborating entity \"VerilogPlus\" for hierarchy \"VerilogPlus:caseone\"" {  } { { "ALU.v" "caseone" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580015833580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER DECODER:one " "Elaborating entity \"DECODER\" for hierarchy \"DECODER:one\"" {  } { { "ALU.v" "one" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580015833592 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_2\[0\] GND " "Pin \"OUT_2\[0\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_2\[1\] GND " "Pin \"OUT_2\[1\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_2\[2\] GND " "Pin \"OUT_2\[2\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_2\[3\] GND " "Pin \"OUT_2\[3\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_2\[4\] GND " "Pin \"OUT_2\[4\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_2\[5\] GND " "Pin \"OUT_2\[5\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_2\[6\] VCC " "Pin \"OUT_2\[6\]\" is stuck at VCC" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_3\[0\] GND " "Pin \"OUT_3\[0\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_3\[1\] GND " "Pin \"OUT_3\[1\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_3\[2\] GND " "Pin \"OUT_3\[2\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_3\[3\] GND " "Pin \"OUT_3\[3\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_3\[4\] GND " "Pin \"OUT_3\[4\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_3\[5\] GND " "Pin \"OUT_3\[5\]\" is stuck at GND" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUT_3\[6\] VCC " "Pin \"OUT_3\[6\]\" is stuck at VCC" {  } { { "ALU.v" "" { Text "C:/Users/Shantanu/Documents/Work/CSC258/3/ALU/ALU.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580015834133 "|ALU|OUT_3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1580015834133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580015834195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580015834489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580015834489 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580015834540 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580015834540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580015834540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580015834540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580015834564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 00:17:14 2020 " "Processing ended: Sun Jan 26 00:17:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580015834564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580015834564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580015834564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580015834564 ""}
