
DumBadgeFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020a4  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  20000000  000020a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000bc  20000074  00002118  00020074  2**2
                  ALLOC
  3 .stack        00002000  20000130  000021d4  00020074  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00020e2c  00000000  00000000  000200f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000301a  00000000  00000000  00040f21  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000458f  00000000  00000000  00043f3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000004a0  00000000  00000000  000484ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000598  00000000  00000000  0004896a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a61e  00000000  00000000  00048f02  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00009e9e  00000000  00000000  00063520  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008e878  00000000  00000000  0006d3be  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000cf0  00000000  00000000  000fbc38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	30 21 00 20 e5 13 00 00 e1 13 00 00 e1 13 00 00     0!. ............
	...
      2c:	e1 13 00 00 00 00 00 00 00 00 00 00 e1 13 00 00     ................
      3c:	e1 13 00 00 e1 13 00 00 e1 13 00 00 e1 13 00 00     ................
      4c:	e1 13 00 00 e1 13 00 00 e1 13 00 00 e1 13 00 00     ................
      5c:	e1 13 00 00 e1 13 00 00 31 06 00 00 41 06 00 00     ........1...A...
      6c:	51 06 00 00 61 06 00 00 71 06 00 00 81 06 00 00     Q...a...q.......
      7c:	e1 13 00 00 e1 13 00 00 e1 13 00 00 e1 13 00 00     ................
      8c:	e1 13 00 00 e1 13 00 00 e1 13 00 00 e1 13 00 00     ................
      9c:	e1 13 00 00 e1 13 00 00 e1 13 00 00 e1 13 00 00     ................
      ac:	e1 13 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000074 	.word	0x20000074
      d4:	00000000 	.word	0x00000000
      d8:	000020a4 	.word	0x000020a4

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000078 	.word	0x20000078
     108:	000020a4 	.word	0x000020a4
     10c:	000020a4 	.word	0x000020a4
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00001171 	.word	0x00001171
     140:	00001b01 	.word	0x00001b01
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_ms+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_ms+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_ms+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_ms+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000000 	.word	0x20000000
     17c:	e000e010 	.word	0xe000e010

00000180 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     180:	4b0c      	ldr	r3, [pc, #48]	; (1b4 <cpu_irq_enter_critical+0x34>)
     182:	681b      	ldr	r3, [r3, #0]
     184:	2b00      	cmp	r3, #0
     186:	d106      	bne.n	196 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     188:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     18c:	2b00      	cmp	r3, #0
     18e:	d007      	beq.n	1a0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     190:	2200      	movs	r2, #0
     192:	4b09      	ldr	r3, [pc, #36]	; (1b8 <cpu_irq_enter_critical+0x38>)
     194:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     196:	4a07      	ldr	r2, [pc, #28]	; (1b4 <cpu_irq_enter_critical+0x34>)
     198:	6813      	ldr	r3, [r2, #0]
     19a:	3301      	adds	r3, #1
     19c:	6013      	str	r3, [r2, #0]
}
     19e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1a0:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     1a2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1a6:	2200      	movs	r2, #0
     1a8:	4b04      	ldr	r3, [pc, #16]	; (1bc <cpu_irq_enter_critical+0x3c>)
     1aa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1ac:	3201      	adds	r2, #1
     1ae:	4b02      	ldr	r3, [pc, #8]	; (1b8 <cpu_irq_enter_critical+0x38>)
     1b0:	701a      	strb	r2, [r3, #0]
     1b2:	e7f0      	b.n	196 <cpu_irq_enter_critical+0x16>
     1b4:	20000090 	.word	0x20000090
     1b8:	20000094 	.word	0x20000094
     1bc:	20000008 	.word	0x20000008

000001c0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1c0:	4b08      	ldr	r3, [pc, #32]	; (1e4 <cpu_irq_leave_critical+0x24>)
     1c2:	681a      	ldr	r2, [r3, #0]
     1c4:	3a01      	subs	r2, #1
     1c6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1c8:	681b      	ldr	r3, [r3, #0]
     1ca:	2b00      	cmp	r3, #0
     1cc:	d109      	bne.n	1e2 <cpu_irq_leave_critical+0x22>
     1ce:	4b06      	ldr	r3, [pc, #24]	; (1e8 <cpu_irq_leave_critical+0x28>)
     1d0:	781b      	ldrb	r3, [r3, #0]
     1d2:	2b00      	cmp	r3, #0
     1d4:	d005      	beq.n	1e2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     1d6:	2201      	movs	r2, #1
     1d8:	4b04      	ldr	r3, [pc, #16]	; (1ec <cpu_irq_leave_critical+0x2c>)
     1da:	701a      	strb	r2, [r3, #0]
     1dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     1e0:	b662      	cpsie	i
	}
}
     1e2:	4770      	bx	lr
     1e4:	20000090 	.word	0x20000090
     1e8:	20000094 	.word	0x20000094
     1ec:	20000008 	.word	0x20000008

000001f0 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1f2:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1f4:	ac01      	add	r4, sp, #4
     1f6:	2501      	movs	r5, #1
     1f8:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     1fa:	2700      	movs	r7, #0
     1fc:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     1fe:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     200:	0021      	movs	r1, r4
     202:	203e      	movs	r0, #62	; 0x3e
     204:	4e06      	ldr	r6, [pc, #24]	; (220 <system_board_init+0x30>)
     206:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     208:	2280      	movs	r2, #128	; 0x80
     20a:	05d2      	lsls	r2, r2, #23
     20c:	4b05      	ldr	r3, [pc, #20]	; (224 <system_board_init+0x34>)
     20e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     210:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     212:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     214:	0021      	movs	r1, r4
     216:	200f      	movs	r0, #15
     218:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     21a:	b003      	add	sp, #12
     21c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     21e:	46c0      	nop			; (mov r8, r8)
     220:	00000229 	.word	0x00000229
     224:	41004480 	.word	0x41004480

00000228 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     228:	b500      	push	{lr}
     22a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     22c:	ab01      	add	r3, sp, #4
     22e:	2280      	movs	r2, #128	; 0x80
     230:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     232:	780a      	ldrb	r2, [r1, #0]
     234:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     236:	784a      	ldrb	r2, [r1, #1]
     238:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     23a:	788a      	ldrb	r2, [r1, #2]
     23c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     23e:	0019      	movs	r1, r3
     240:	4b01      	ldr	r3, [pc, #4]	; (248 <port_pin_set_config+0x20>)
     242:	4798      	blx	r3
}
     244:	b003      	add	sp, #12
     246:	bd00      	pop	{pc}
     248:	00001381 	.word	0x00001381

0000024c <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     24c:	b5f0      	push	{r4, r5, r6, r7, lr}
     24e:	46de      	mov	lr, fp
     250:	4657      	mov	r7, sl
     252:	464e      	mov	r6, r9
     254:	4645      	mov	r5, r8
     256:	b5e0      	push	{r5, r6, r7, lr}
     258:	b087      	sub	sp, #28
     25a:	4680      	mov	r8, r0
     25c:	9104      	str	r1, [sp, #16]
     25e:	0016      	movs	r6, r2
     260:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     262:	2200      	movs	r2, #0
     264:	2300      	movs	r3, #0
     266:	2100      	movs	r1, #0
     268:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     26a:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     26c:	2001      	movs	r0, #1
     26e:	0021      	movs	r1, r4
     270:	9600      	str	r6, [sp, #0]
     272:	9701      	str	r7, [sp, #4]
     274:	465c      	mov	r4, fp
     276:	9403      	str	r4, [sp, #12]
     278:	4644      	mov	r4, r8
     27a:	9405      	str	r4, [sp, #20]
     27c:	e013      	b.n	2a6 <long_division+0x5a>
     27e:	2420      	movs	r4, #32
     280:	1a64      	subs	r4, r4, r1
     282:	0005      	movs	r5, r0
     284:	40e5      	lsrs	r5, r4
     286:	46a8      	mov	r8, r5
     288:	e014      	b.n	2b4 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     28a:	9c00      	ldr	r4, [sp, #0]
     28c:	9d01      	ldr	r5, [sp, #4]
     28e:	1b12      	subs	r2, r2, r4
     290:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     292:	465c      	mov	r4, fp
     294:	464d      	mov	r5, r9
     296:	432c      	orrs	r4, r5
     298:	46a3      	mov	fp, r4
     29a:	9c03      	ldr	r4, [sp, #12]
     29c:	4645      	mov	r5, r8
     29e:	432c      	orrs	r4, r5
     2a0:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     2a2:	3901      	subs	r1, #1
     2a4:	d325      	bcc.n	2f2 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     2a6:	2420      	movs	r4, #32
     2a8:	4264      	negs	r4, r4
     2aa:	190c      	adds	r4, r1, r4
     2ac:	d4e7      	bmi.n	27e <long_division+0x32>
     2ae:	0005      	movs	r5, r0
     2b0:	40a5      	lsls	r5, r4
     2b2:	46a8      	mov	r8, r5
     2b4:	0004      	movs	r4, r0
     2b6:	408c      	lsls	r4, r1
     2b8:	46a1      	mov	r9, r4
		r = r << 1;
     2ba:	1892      	adds	r2, r2, r2
     2bc:	415b      	adcs	r3, r3
     2be:	0014      	movs	r4, r2
     2c0:	001d      	movs	r5, r3
		if (n & bit_shift) {
     2c2:	9e05      	ldr	r6, [sp, #20]
     2c4:	464f      	mov	r7, r9
     2c6:	403e      	ands	r6, r7
     2c8:	46b4      	mov	ip, r6
     2ca:	9e04      	ldr	r6, [sp, #16]
     2cc:	4647      	mov	r7, r8
     2ce:	403e      	ands	r6, r7
     2d0:	46b2      	mov	sl, r6
     2d2:	4666      	mov	r6, ip
     2d4:	4657      	mov	r7, sl
     2d6:	433e      	orrs	r6, r7
     2d8:	d003      	beq.n	2e2 <long_division+0x96>
			r |= 0x01;
     2da:	0006      	movs	r6, r0
     2dc:	4326      	orrs	r6, r4
     2de:	0032      	movs	r2, r6
     2e0:	002b      	movs	r3, r5
		if (r >= d) {
     2e2:	9c00      	ldr	r4, [sp, #0]
     2e4:	9d01      	ldr	r5, [sp, #4]
     2e6:	429d      	cmp	r5, r3
     2e8:	d8db      	bhi.n	2a2 <long_division+0x56>
     2ea:	d1ce      	bne.n	28a <long_division+0x3e>
     2ec:	4294      	cmp	r4, r2
     2ee:	d8d8      	bhi.n	2a2 <long_division+0x56>
     2f0:	e7cb      	b.n	28a <long_division+0x3e>
     2f2:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     2f4:	4658      	mov	r0, fp
     2f6:	0019      	movs	r1, r3
     2f8:	b007      	add	sp, #28
     2fa:	bc3c      	pop	{r2, r3, r4, r5}
     2fc:	4690      	mov	r8, r2
     2fe:	4699      	mov	r9, r3
     300:	46a2      	mov	sl, r4
     302:	46ab      	mov	fp, r5
     304:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000306 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     306:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     308:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     30a:	2340      	movs	r3, #64	; 0x40
     30c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     30e:	4281      	cmp	r1, r0
     310:	d202      	bcs.n	318 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     312:	0018      	movs	r0, r3
     314:	bd10      	pop	{r4, pc}
		baud_calculated++;
     316:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     318:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     31a:	1c63      	adds	r3, r4, #1
     31c:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     31e:	4288      	cmp	r0, r1
     320:	d9f9      	bls.n	316 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     322:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     324:	2cff      	cmp	r4, #255	; 0xff
     326:	d8f4      	bhi.n	312 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     328:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     32a:	2300      	movs	r3, #0
     32c:	e7f1      	b.n	312 <_sercom_get_sync_baud_val+0xc>
	...

00000330 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     330:	b5f0      	push	{r4, r5, r6, r7, lr}
     332:	b083      	sub	sp, #12
     334:	000f      	movs	r7, r1
     336:	0016      	movs	r6, r2
     338:	aa08      	add	r2, sp, #32
     33a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     33c:	0004      	movs	r4, r0
     33e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     340:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     342:	42bc      	cmp	r4, r7
     344:	d902      	bls.n	34c <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     346:	0010      	movs	r0, r2
     348:	b003      	add	sp, #12
     34a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     34c:	2b00      	cmp	r3, #0
     34e:	d114      	bne.n	37a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     350:	0002      	movs	r2, r0
     352:	0008      	movs	r0, r1
     354:	2100      	movs	r1, #0
     356:	4c19      	ldr	r4, [pc, #100]	; (3bc <_sercom_get_async_baud_val+0x8c>)
     358:	47a0      	blx	r4
     35a:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     35c:	003a      	movs	r2, r7
     35e:	2300      	movs	r3, #0
     360:	2000      	movs	r0, #0
     362:	4c17      	ldr	r4, [pc, #92]	; (3c0 <_sercom_get_async_baud_val+0x90>)
     364:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     366:	2200      	movs	r2, #0
     368:	2301      	movs	r3, #1
     36a:	1a12      	subs	r2, r2, r0
     36c:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     36e:	0c12      	lsrs	r2, r2, #16
     370:	041b      	lsls	r3, r3, #16
     372:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     374:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     376:	2200      	movs	r2, #0
     378:	e7e5      	b.n	346 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     37a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     37c:	2b01      	cmp	r3, #1
     37e:	d1f9      	bne.n	374 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     380:	000a      	movs	r2, r1
     382:	2300      	movs	r3, #0
     384:	2100      	movs	r1, #0
     386:	4c0d      	ldr	r4, [pc, #52]	; (3bc <_sercom_get_async_baud_val+0x8c>)
     388:	47a0      	blx	r4
     38a:	0002      	movs	r2, r0
     38c:	000b      	movs	r3, r1
     38e:	9200      	str	r2, [sp, #0]
     390:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     392:	0038      	movs	r0, r7
     394:	2100      	movs	r1, #0
     396:	4c0a      	ldr	r4, [pc, #40]	; (3c0 <_sercom_get_async_baud_val+0x90>)
     398:	47a0      	blx	r4
     39a:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     39c:	2380      	movs	r3, #128	; 0x80
     39e:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     3a0:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     3a2:	4298      	cmp	r0, r3
     3a4:	d8cf      	bhi.n	346 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     3a6:	0f79      	lsrs	r1, r7, #29
     3a8:	00f8      	lsls	r0, r7, #3
     3aa:	9a00      	ldr	r2, [sp, #0]
     3ac:	9b01      	ldr	r3, [sp, #4]
     3ae:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     3b0:	00ea      	lsls	r2, r5, #3
     3b2:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     3b4:	b2d2      	uxtb	r2, r2
     3b6:	0352      	lsls	r2, r2, #13
     3b8:	432a      	orrs	r2, r5
     3ba:	e7db      	b.n	374 <_sercom_get_async_baud_val+0x44>
     3bc:	00001c19 	.word	0x00001c19
     3c0:	0000024d 	.word	0x0000024d

000003c4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     3c4:	b510      	push	{r4, lr}
     3c6:	b082      	sub	sp, #8
     3c8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     3ca:	4b0e      	ldr	r3, [pc, #56]	; (404 <sercom_set_gclk_generator+0x40>)
     3cc:	781b      	ldrb	r3, [r3, #0]
     3ce:	2b00      	cmp	r3, #0
     3d0:	d007      	beq.n	3e2 <sercom_set_gclk_generator+0x1e>
     3d2:	2900      	cmp	r1, #0
     3d4:	d105      	bne.n	3e2 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     3d6:	4b0b      	ldr	r3, [pc, #44]	; (404 <sercom_set_gclk_generator+0x40>)
     3d8:	785b      	ldrb	r3, [r3, #1]
     3da:	4283      	cmp	r3, r0
     3dc:	d010      	beq.n	400 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     3de:	201d      	movs	r0, #29
     3e0:	e00c      	b.n	3fc <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     3e2:	a901      	add	r1, sp, #4
     3e4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     3e6:	2013      	movs	r0, #19
     3e8:	4b07      	ldr	r3, [pc, #28]	; (408 <sercom_set_gclk_generator+0x44>)
     3ea:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     3ec:	2013      	movs	r0, #19
     3ee:	4b07      	ldr	r3, [pc, #28]	; (40c <sercom_set_gclk_generator+0x48>)
     3f0:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     3f2:	4b04      	ldr	r3, [pc, #16]	; (404 <sercom_set_gclk_generator+0x40>)
     3f4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     3f6:	2201      	movs	r2, #1
     3f8:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     3fa:	2000      	movs	r0, #0
}
     3fc:	b002      	add	sp, #8
     3fe:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     400:	2000      	movs	r0, #0
     402:	e7fb      	b.n	3fc <sercom_set_gclk_generator+0x38>
     404:	20000098 	.word	0x20000098
     408:	00001289 	.word	0x00001289
     40c:	000011fd 	.word	0x000011fd

00000410 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     410:	4b40      	ldr	r3, [pc, #256]	; (514 <_sercom_get_default_pad+0x104>)
     412:	4298      	cmp	r0, r3
     414:	d031      	beq.n	47a <_sercom_get_default_pad+0x6a>
     416:	d90a      	bls.n	42e <_sercom_get_default_pad+0x1e>
     418:	4b3f      	ldr	r3, [pc, #252]	; (518 <_sercom_get_default_pad+0x108>)
     41a:	4298      	cmp	r0, r3
     41c:	d04d      	beq.n	4ba <_sercom_get_default_pad+0xaa>
     41e:	4b3f      	ldr	r3, [pc, #252]	; (51c <_sercom_get_default_pad+0x10c>)
     420:	4298      	cmp	r0, r3
     422:	d05a      	beq.n	4da <_sercom_get_default_pad+0xca>
     424:	4b3e      	ldr	r3, [pc, #248]	; (520 <_sercom_get_default_pad+0x110>)
     426:	4298      	cmp	r0, r3
     428:	d037      	beq.n	49a <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     42a:	2000      	movs	r0, #0
}
     42c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     42e:	4b3d      	ldr	r3, [pc, #244]	; (524 <_sercom_get_default_pad+0x114>)
     430:	4298      	cmp	r0, r3
     432:	d00c      	beq.n	44e <_sercom_get_default_pad+0x3e>
     434:	4b3c      	ldr	r3, [pc, #240]	; (528 <_sercom_get_default_pad+0x118>)
     436:	4298      	cmp	r0, r3
     438:	d1f7      	bne.n	42a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     43a:	2901      	cmp	r1, #1
     43c:	d017      	beq.n	46e <_sercom_get_default_pad+0x5e>
     43e:	2900      	cmp	r1, #0
     440:	d05d      	beq.n	4fe <_sercom_get_default_pad+0xee>
     442:	2902      	cmp	r1, #2
     444:	d015      	beq.n	472 <_sercom_get_default_pad+0x62>
     446:	2903      	cmp	r1, #3
     448:	d015      	beq.n	476 <_sercom_get_default_pad+0x66>
	return 0;
     44a:	2000      	movs	r0, #0
     44c:	e7ee      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     44e:	2901      	cmp	r1, #1
     450:	d007      	beq.n	462 <_sercom_get_default_pad+0x52>
     452:	2900      	cmp	r1, #0
     454:	d051      	beq.n	4fa <_sercom_get_default_pad+0xea>
     456:	2902      	cmp	r1, #2
     458:	d005      	beq.n	466 <_sercom_get_default_pad+0x56>
     45a:	2903      	cmp	r1, #3
     45c:	d005      	beq.n	46a <_sercom_get_default_pad+0x5a>
	return 0;
     45e:	2000      	movs	r0, #0
     460:	e7e4      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     462:	4832      	ldr	r0, [pc, #200]	; (52c <_sercom_get_default_pad+0x11c>)
     464:	e7e2      	b.n	42c <_sercom_get_default_pad+0x1c>
     466:	4832      	ldr	r0, [pc, #200]	; (530 <_sercom_get_default_pad+0x120>)
     468:	e7e0      	b.n	42c <_sercom_get_default_pad+0x1c>
     46a:	4832      	ldr	r0, [pc, #200]	; (534 <_sercom_get_default_pad+0x124>)
     46c:	e7de      	b.n	42c <_sercom_get_default_pad+0x1c>
     46e:	4832      	ldr	r0, [pc, #200]	; (538 <_sercom_get_default_pad+0x128>)
     470:	e7dc      	b.n	42c <_sercom_get_default_pad+0x1c>
     472:	4832      	ldr	r0, [pc, #200]	; (53c <_sercom_get_default_pad+0x12c>)
     474:	e7da      	b.n	42c <_sercom_get_default_pad+0x1c>
     476:	4832      	ldr	r0, [pc, #200]	; (540 <_sercom_get_default_pad+0x130>)
     478:	e7d8      	b.n	42c <_sercom_get_default_pad+0x1c>
     47a:	2901      	cmp	r1, #1
     47c:	d007      	beq.n	48e <_sercom_get_default_pad+0x7e>
     47e:	2900      	cmp	r1, #0
     480:	d03f      	beq.n	502 <_sercom_get_default_pad+0xf2>
     482:	2902      	cmp	r1, #2
     484:	d005      	beq.n	492 <_sercom_get_default_pad+0x82>
     486:	2903      	cmp	r1, #3
     488:	d005      	beq.n	496 <_sercom_get_default_pad+0x86>
	return 0;
     48a:	2000      	movs	r0, #0
     48c:	e7ce      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     48e:	482d      	ldr	r0, [pc, #180]	; (544 <_sercom_get_default_pad+0x134>)
     490:	e7cc      	b.n	42c <_sercom_get_default_pad+0x1c>
     492:	482d      	ldr	r0, [pc, #180]	; (548 <_sercom_get_default_pad+0x138>)
     494:	e7ca      	b.n	42c <_sercom_get_default_pad+0x1c>
     496:	482d      	ldr	r0, [pc, #180]	; (54c <_sercom_get_default_pad+0x13c>)
     498:	e7c8      	b.n	42c <_sercom_get_default_pad+0x1c>
     49a:	2901      	cmp	r1, #1
     49c:	d007      	beq.n	4ae <_sercom_get_default_pad+0x9e>
     49e:	2900      	cmp	r1, #0
     4a0:	d031      	beq.n	506 <_sercom_get_default_pad+0xf6>
     4a2:	2902      	cmp	r1, #2
     4a4:	d005      	beq.n	4b2 <_sercom_get_default_pad+0xa2>
     4a6:	2903      	cmp	r1, #3
     4a8:	d005      	beq.n	4b6 <_sercom_get_default_pad+0xa6>
	return 0;
     4aa:	2000      	movs	r0, #0
     4ac:	e7be      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ae:	4828      	ldr	r0, [pc, #160]	; (550 <_sercom_get_default_pad+0x140>)
     4b0:	e7bc      	b.n	42c <_sercom_get_default_pad+0x1c>
     4b2:	4828      	ldr	r0, [pc, #160]	; (554 <_sercom_get_default_pad+0x144>)
     4b4:	e7ba      	b.n	42c <_sercom_get_default_pad+0x1c>
     4b6:	4828      	ldr	r0, [pc, #160]	; (558 <_sercom_get_default_pad+0x148>)
     4b8:	e7b8      	b.n	42c <_sercom_get_default_pad+0x1c>
     4ba:	2901      	cmp	r1, #1
     4bc:	d007      	beq.n	4ce <_sercom_get_default_pad+0xbe>
     4be:	2900      	cmp	r1, #0
     4c0:	d023      	beq.n	50a <_sercom_get_default_pad+0xfa>
     4c2:	2902      	cmp	r1, #2
     4c4:	d005      	beq.n	4d2 <_sercom_get_default_pad+0xc2>
     4c6:	2903      	cmp	r1, #3
     4c8:	d005      	beq.n	4d6 <_sercom_get_default_pad+0xc6>
	return 0;
     4ca:	2000      	movs	r0, #0
     4cc:	e7ae      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ce:	4823      	ldr	r0, [pc, #140]	; (55c <_sercom_get_default_pad+0x14c>)
     4d0:	e7ac      	b.n	42c <_sercom_get_default_pad+0x1c>
     4d2:	4823      	ldr	r0, [pc, #140]	; (560 <_sercom_get_default_pad+0x150>)
     4d4:	e7aa      	b.n	42c <_sercom_get_default_pad+0x1c>
     4d6:	4823      	ldr	r0, [pc, #140]	; (564 <_sercom_get_default_pad+0x154>)
     4d8:	e7a8      	b.n	42c <_sercom_get_default_pad+0x1c>
     4da:	2901      	cmp	r1, #1
     4dc:	d007      	beq.n	4ee <_sercom_get_default_pad+0xde>
     4de:	2900      	cmp	r1, #0
     4e0:	d015      	beq.n	50e <_sercom_get_default_pad+0xfe>
     4e2:	2902      	cmp	r1, #2
     4e4:	d005      	beq.n	4f2 <_sercom_get_default_pad+0xe2>
     4e6:	2903      	cmp	r1, #3
     4e8:	d005      	beq.n	4f6 <_sercom_get_default_pad+0xe6>
	return 0;
     4ea:	2000      	movs	r0, #0
     4ec:	e79e      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ee:	481e      	ldr	r0, [pc, #120]	; (568 <_sercom_get_default_pad+0x158>)
     4f0:	e79c      	b.n	42c <_sercom_get_default_pad+0x1c>
     4f2:	481e      	ldr	r0, [pc, #120]	; (56c <_sercom_get_default_pad+0x15c>)
     4f4:	e79a      	b.n	42c <_sercom_get_default_pad+0x1c>
     4f6:	481e      	ldr	r0, [pc, #120]	; (570 <_sercom_get_default_pad+0x160>)
     4f8:	e798      	b.n	42c <_sercom_get_default_pad+0x1c>
     4fa:	481e      	ldr	r0, [pc, #120]	; (574 <_sercom_get_default_pad+0x164>)
     4fc:	e796      	b.n	42c <_sercom_get_default_pad+0x1c>
     4fe:	2003      	movs	r0, #3
     500:	e794      	b.n	42c <_sercom_get_default_pad+0x1c>
     502:	481d      	ldr	r0, [pc, #116]	; (578 <_sercom_get_default_pad+0x168>)
     504:	e792      	b.n	42c <_sercom_get_default_pad+0x1c>
     506:	481d      	ldr	r0, [pc, #116]	; (57c <_sercom_get_default_pad+0x16c>)
     508:	e790      	b.n	42c <_sercom_get_default_pad+0x1c>
     50a:	481d      	ldr	r0, [pc, #116]	; (580 <_sercom_get_default_pad+0x170>)
     50c:	e78e      	b.n	42c <_sercom_get_default_pad+0x1c>
     50e:	481d      	ldr	r0, [pc, #116]	; (584 <_sercom_get_default_pad+0x174>)
     510:	e78c      	b.n	42c <_sercom_get_default_pad+0x1c>
     512:	46c0      	nop			; (mov r8, r8)
     514:	42001000 	.word	0x42001000
     518:	42001800 	.word	0x42001800
     51c:	42001c00 	.word	0x42001c00
     520:	42001400 	.word	0x42001400
     524:	42000800 	.word	0x42000800
     528:	42000c00 	.word	0x42000c00
     52c:	00050003 	.word	0x00050003
     530:	00060003 	.word	0x00060003
     534:	00070003 	.word	0x00070003
     538:	00010003 	.word	0x00010003
     53c:	001e0003 	.word	0x001e0003
     540:	001f0003 	.word	0x001f0003
     544:	00090003 	.word	0x00090003
     548:	000a0003 	.word	0x000a0003
     54c:	000b0003 	.word	0x000b0003
     550:	00110003 	.word	0x00110003
     554:	00120003 	.word	0x00120003
     558:	00130003 	.word	0x00130003
     55c:	000d0003 	.word	0x000d0003
     560:	000e0003 	.word	0x000e0003
     564:	000f0003 	.word	0x000f0003
     568:	00170003 	.word	0x00170003
     56c:	00180003 	.word	0x00180003
     570:	00190003 	.word	0x00190003
     574:	00040003 	.word	0x00040003
     578:	00080003 	.word	0x00080003
     57c:	00100003 	.word	0x00100003
     580:	000c0003 	.word	0x000c0003
     584:	00160003 	.word	0x00160003

00000588 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     588:	b530      	push	{r4, r5, lr}
     58a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     58c:	4b0b      	ldr	r3, [pc, #44]	; (5bc <_sercom_get_sercom_inst_index+0x34>)
     58e:	466a      	mov	r2, sp
     590:	cb32      	ldmia	r3!, {r1, r4, r5}
     592:	c232      	stmia	r2!, {r1, r4, r5}
     594:	cb32      	ldmia	r3!, {r1, r4, r5}
     596:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     598:	9b00      	ldr	r3, [sp, #0]
     59a:	4283      	cmp	r3, r0
     59c:	d00b      	beq.n	5b6 <_sercom_get_sercom_inst_index+0x2e>
     59e:	2301      	movs	r3, #1
     5a0:	009a      	lsls	r2, r3, #2
     5a2:	4669      	mov	r1, sp
     5a4:	5852      	ldr	r2, [r2, r1]
     5a6:	4282      	cmp	r2, r0
     5a8:	d006      	beq.n	5b8 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5aa:	3301      	adds	r3, #1
     5ac:	2b06      	cmp	r3, #6
     5ae:	d1f7      	bne.n	5a0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     5b0:	2000      	movs	r0, #0
}
     5b2:	b007      	add	sp, #28
     5b4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5b6:	2300      	movs	r3, #0
			return i;
     5b8:	b2d8      	uxtb	r0, r3
     5ba:	e7fa      	b.n	5b2 <_sercom_get_sercom_inst_index+0x2a>
     5bc:	00001e1c 	.word	0x00001e1c

000005c0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     5c0:	4770      	bx	lr
	...

000005c4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     5c4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     5c6:	4b0a      	ldr	r3, [pc, #40]	; (5f0 <_sercom_set_handler+0x2c>)
     5c8:	781b      	ldrb	r3, [r3, #0]
     5ca:	2b00      	cmp	r3, #0
     5cc:	d10c      	bne.n	5e8 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     5ce:	4f09      	ldr	r7, [pc, #36]	; (5f4 <_sercom_set_handler+0x30>)
     5d0:	4e09      	ldr	r6, [pc, #36]	; (5f8 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     5d2:	4d0a      	ldr	r5, [pc, #40]	; (5fc <_sercom_set_handler+0x38>)
     5d4:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     5d6:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     5d8:	195a      	adds	r2, r3, r5
     5da:	6014      	str	r4, [r2, #0]
     5dc:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5de:	2b18      	cmp	r3, #24
     5e0:	d1f9      	bne.n	5d6 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     5e2:	2201      	movs	r2, #1
     5e4:	4b02      	ldr	r3, [pc, #8]	; (5f0 <_sercom_set_handler+0x2c>)
     5e6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     5e8:	0080      	lsls	r0, r0, #2
     5ea:	4b02      	ldr	r3, [pc, #8]	; (5f4 <_sercom_set_handler+0x30>)
     5ec:	50c1      	str	r1, [r0, r3]
}
     5ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5f0:	2000009a 	.word	0x2000009a
     5f4:	2000009c 	.word	0x2000009c
     5f8:	000005c1 	.word	0x000005c1
     5fc:	200000d8 	.word	0x200000d8

00000600 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     600:	b500      	push	{lr}
     602:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     604:	2309      	movs	r3, #9
     606:	466a      	mov	r2, sp
     608:	7013      	strb	r3, [r2, #0]
     60a:	3301      	adds	r3, #1
     60c:	7053      	strb	r3, [r2, #1]
     60e:	3301      	adds	r3, #1
     610:	7093      	strb	r3, [r2, #2]
     612:	3301      	adds	r3, #1
     614:	70d3      	strb	r3, [r2, #3]
     616:	3301      	adds	r3, #1
     618:	7113      	strb	r3, [r2, #4]
     61a:	3301      	adds	r3, #1
     61c:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     61e:	4b03      	ldr	r3, [pc, #12]	; (62c <_sercom_get_interrupt_vector+0x2c>)
     620:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     622:	466b      	mov	r3, sp
     624:	5618      	ldrsb	r0, [r3, r0]
}
     626:	b003      	add	sp, #12
     628:	bd00      	pop	{pc}
     62a:	46c0      	nop			; (mov r8, r8)
     62c:	00000589 	.word	0x00000589

00000630 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     630:	b510      	push	{r4, lr}
     632:	4b02      	ldr	r3, [pc, #8]	; (63c <SERCOM0_Handler+0xc>)
     634:	681b      	ldr	r3, [r3, #0]
     636:	2000      	movs	r0, #0
     638:	4798      	blx	r3
     63a:	bd10      	pop	{r4, pc}
     63c:	2000009c 	.word	0x2000009c

00000640 <SERCOM1_Handler>:
     640:	b510      	push	{r4, lr}
     642:	4b02      	ldr	r3, [pc, #8]	; (64c <SERCOM1_Handler+0xc>)
     644:	685b      	ldr	r3, [r3, #4]
     646:	2001      	movs	r0, #1
     648:	4798      	blx	r3
     64a:	bd10      	pop	{r4, pc}
     64c:	2000009c 	.word	0x2000009c

00000650 <SERCOM2_Handler>:
     650:	b510      	push	{r4, lr}
     652:	4b02      	ldr	r3, [pc, #8]	; (65c <SERCOM2_Handler+0xc>)
     654:	689b      	ldr	r3, [r3, #8]
     656:	2002      	movs	r0, #2
     658:	4798      	blx	r3
     65a:	bd10      	pop	{r4, pc}
     65c:	2000009c 	.word	0x2000009c

00000660 <SERCOM3_Handler>:
     660:	b510      	push	{r4, lr}
     662:	4b02      	ldr	r3, [pc, #8]	; (66c <SERCOM3_Handler+0xc>)
     664:	68db      	ldr	r3, [r3, #12]
     666:	2003      	movs	r0, #3
     668:	4798      	blx	r3
     66a:	bd10      	pop	{r4, pc}
     66c:	2000009c 	.word	0x2000009c

00000670 <SERCOM4_Handler>:
     670:	b510      	push	{r4, lr}
     672:	4b02      	ldr	r3, [pc, #8]	; (67c <SERCOM4_Handler+0xc>)
     674:	691b      	ldr	r3, [r3, #16]
     676:	2004      	movs	r0, #4
     678:	4798      	blx	r3
     67a:	bd10      	pop	{r4, pc}
     67c:	2000009c 	.word	0x2000009c

00000680 <SERCOM5_Handler>:
     680:	b510      	push	{r4, lr}
     682:	4b02      	ldr	r3, [pc, #8]	; (68c <SERCOM5_Handler+0xc>)
     684:	695b      	ldr	r3, [r3, #20]
     686:	2005      	movs	r0, #5
     688:	4798      	blx	r3
     68a:	bd10      	pop	{r4, pc}
     68c:	2000009c 	.word	0x2000009c

00000690 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     690:	b5f0      	push	{r4, r5, r6, r7, lr}
     692:	46de      	mov	lr, fp
     694:	4657      	mov	r7, sl
     696:	464e      	mov	r6, r9
     698:	4645      	mov	r5, r8
     69a:	b5e0      	push	{r5, r6, r7, lr}
     69c:	b091      	sub	sp, #68	; 0x44
     69e:	0005      	movs	r5, r0
     6a0:	000c      	movs	r4, r1
     6a2:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     6a4:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     6a6:	0008      	movs	r0, r1
     6a8:	4bba      	ldr	r3, [pc, #744]	; (994 <usart_init+0x304>)
     6aa:	4798      	blx	r3
     6ac:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     6ae:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     6b0:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     6b2:	07db      	lsls	r3, r3, #31
     6b4:	d506      	bpl.n	6c4 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     6b6:	b011      	add	sp, #68	; 0x44
     6b8:	bc3c      	pop	{r2, r3, r4, r5}
     6ba:	4690      	mov	r8, r2
     6bc:	4699      	mov	r9, r3
     6be:	46a2      	mov	sl, r4
     6c0:	46ab      	mov	fp, r5
     6c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     6c4:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     6c6:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     6c8:	079b      	lsls	r3, r3, #30
     6ca:	d4f4      	bmi.n	6b6 <usart_init+0x26>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     6cc:	49b2      	ldr	r1, [pc, #712]	; (998 <usart_init+0x308>)
     6ce:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     6d0:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     6d2:	2301      	movs	r3, #1
     6d4:	40bb      	lsls	r3, r7
     6d6:	4303      	orrs	r3, r0
     6d8:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     6da:	a90f      	add	r1, sp, #60	; 0x3c
     6dc:	272d      	movs	r7, #45	; 0x2d
     6de:	5df3      	ldrb	r3, [r6, r7]
     6e0:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     6e2:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     6e4:	b2d3      	uxtb	r3, r2
     6e6:	9302      	str	r3, [sp, #8]
     6e8:	0018      	movs	r0, r3
     6ea:	4bac      	ldr	r3, [pc, #688]	; (99c <usart_init+0x30c>)
     6ec:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     6ee:	9802      	ldr	r0, [sp, #8]
     6f0:	4bab      	ldr	r3, [pc, #684]	; (9a0 <usart_init+0x310>)
     6f2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     6f4:	5df0      	ldrb	r0, [r6, r7]
     6f6:	2100      	movs	r1, #0
     6f8:	4baa      	ldr	r3, [pc, #680]	; (9a4 <usart_init+0x314>)
     6fa:	4798      	blx	r3
	module->character_size = config->character_size;
     6fc:	7af3      	ldrb	r3, [r6, #11]
     6fe:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     700:	2324      	movs	r3, #36	; 0x24
     702:	5cf3      	ldrb	r3, [r6, r3]
     704:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     706:	2325      	movs	r3, #37	; 0x25
     708:	5cf3      	ldrb	r3, [r6, r3]
     70a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     70c:	7ef3      	ldrb	r3, [r6, #27]
     70e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     710:	7f33      	ldrb	r3, [r6, #28]
     712:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     714:	682b      	ldr	r3, [r5, #0]
     716:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     718:	0018      	movs	r0, r3
     71a:	4b9e      	ldr	r3, [pc, #632]	; (994 <usart_init+0x304>)
     71c:	4798      	blx	r3
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     71e:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     720:	2200      	movs	r2, #0
     722:	230e      	movs	r3, #14
     724:	a906      	add	r1, sp, #24
     726:	468c      	mov	ip, r1
     728:	4463      	add	r3, ip
     72a:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     72c:	8a32      	ldrh	r2, [r6, #16]
     72e:	9202      	str	r2, [sp, #8]
     730:	2380      	movs	r3, #128	; 0x80
     732:	01db      	lsls	r3, r3, #7
     734:	429a      	cmp	r2, r3
     736:	d100      	bne.n	73a <usart_init+0xaa>
     738:	e09a      	b.n	870 <usart_init+0x1e0>
     73a:	d90f      	bls.n	75c <usart_init+0xcc>
     73c:	23c0      	movs	r3, #192	; 0xc0
     73e:	01db      	lsls	r3, r3, #7
     740:	9a02      	ldr	r2, [sp, #8]
     742:	429a      	cmp	r2, r3
     744:	d100      	bne.n	748 <usart_init+0xb8>
     746:	e08e      	b.n	866 <usart_init+0x1d6>
     748:	2380      	movs	r3, #128	; 0x80
     74a:	021b      	lsls	r3, r3, #8
     74c:	429a      	cmp	r2, r3
     74e:	d000      	beq.n	752 <usart_init+0xc2>
     750:	e11b      	b.n	98a <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     752:	2303      	movs	r3, #3
     754:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     756:	2300      	movs	r3, #0
     758:	9307      	str	r3, [sp, #28]
     75a:	e008      	b.n	76e <usart_init+0xde>
	switch (config->sample_rate) {
     75c:	2380      	movs	r3, #128	; 0x80
     75e:	019b      	lsls	r3, r3, #6
     760:	429a      	cmp	r2, r3
     762:	d000      	beq.n	766 <usart_init+0xd6>
     764:	e111      	b.n	98a <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     766:	2310      	movs	r3, #16
     768:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     76a:	3b0f      	subs	r3, #15
     76c:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     76e:	6833      	ldr	r3, [r6, #0]
     770:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     772:	68f3      	ldr	r3, [r6, #12]
     774:	469b      	mov	fp, r3
		config->sample_adjustment |
     776:	6973      	ldr	r3, [r6, #20]
     778:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     77a:	7e33      	ldrb	r3, [r6, #24]
     77c:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     77e:	2326      	movs	r3, #38	; 0x26
     780:	5cf3      	ldrb	r3, [r6, r3]
     782:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     784:	6873      	ldr	r3, [r6, #4]
     786:	4699      	mov	r9, r3
	switch (transfer_mode)
     788:	2b00      	cmp	r3, #0
     78a:	d100      	bne.n	78e <usart_init+0xfe>
     78c:	e09c      	b.n	8c8 <usart_init+0x238>
     78e:	2380      	movs	r3, #128	; 0x80
     790:	055b      	lsls	r3, r3, #21
     792:	4599      	cmp	r9, r3
     794:	d100      	bne.n	798 <usart_init+0x108>
     796:	e080      	b.n	89a <usart_init+0x20a>
	if(config->encoding_format_enable) {
     798:	7e73      	ldrb	r3, [r6, #25]
     79a:	2b00      	cmp	r3, #0
     79c:	d002      	beq.n	7a4 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     79e:	7eb3      	ldrb	r3, [r6, #26]
     7a0:	4642      	mov	r2, r8
     7a2:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
     7a4:	230e      	movs	r3, #14
     7a6:	aa06      	add	r2, sp, #24
     7a8:	4694      	mov	ip, r2
     7aa:	4463      	add	r3, ip
     7ac:	881b      	ldrh	r3, [r3, #0]
     7ae:	4642      	mov	r2, r8
     7b0:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     7b2:	9b05      	ldr	r3, [sp, #20]
     7b4:	465a      	mov	r2, fp
     7b6:	4313      	orrs	r3, r2
     7b8:	9a03      	ldr	r2, [sp, #12]
     7ba:	4313      	orrs	r3, r2
     7bc:	464a      	mov	r2, r9
     7be:	4313      	orrs	r3, r2
     7c0:	9f02      	ldr	r7, [sp, #8]
     7c2:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     7c4:	9b04      	ldr	r3, [sp, #16]
     7c6:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     7c8:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     7ca:	4653      	mov	r3, sl
     7cc:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     7ce:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     7d0:	2327      	movs	r3, #39	; 0x27
     7d2:	5cf3      	ldrb	r3, [r6, r3]
     7d4:	2b00      	cmp	r3, #0
     7d6:	d101      	bne.n	7dc <usart_init+0x14c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     7d8:	3304      	adds	r3, #4
     7da:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     7dc:	7e73      	ldrb	r3, [r6, #25]
     7de:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     7e0:	7f32      	ldrb	r2, [r6, #28]
     7e2:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     7e4:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     7e6:	7f72      	ldrb	r2, [r6, #29]
     7e8:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     7ea:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     7ec:	2224      	movs	r2, #36	; 0x24
     7ee:	5cb2      	ldrb	r2, [r6, r2]
     7f0:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     7f2:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     7f4:	2225      	movs	r2, #37	; 0x25
     7f6:	5cb2      	ldrb	r2, [r6, r2]
     7f8:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     7fa:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     7fc:	7ab1      	ldrb	r1, [r6, #10]
     7fe:	7af2      	ldrb	r2, [r6, #11]
     800:	4311      	orrs	r1, r2
     802:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     804:	8933      	ldrh	r3, [r6, #8]
     806:	2bff      	cmp	r3, #255	; 0xff
     808:	d100      	bne.n	80c <usart_init+0x17c>
     80a:	e081      	b.n	910 <usart_init+0x280>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     80c:	2280      	movs	r2, #128	; 0x80
     80e:	0452      	lsls	r2, r2, #17
     810:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     812:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     814:	232c      	movs	r3, #44	; 0x2c
     816:	5cf3      	ldrb	r3, [r6, r3]
     818:	2b00      	cmp	r3, #0
     81a:	d103      	bne.n	824 <usart_init+0x194>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     81c:	4b62      	ldr	r3, [pc, #392]	; (9a8 <usart_init+0x318>)
     81e:	789b      	ldrb	r3, [r3, #2]
     820:	079b      	lsls	r3, r3, #30
     822:	d501      	bpl.n	828 <usart_init+0x198>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     824:	2380      	movs	r3, #128	; 0x80
     826:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     828:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     82a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     82c:	2b00      	cmp	r3, #0
     82e:	d1fc      	bne.n	82a <usart_init+0x19a>
	usart_hw->CTRLB.reg = ctrlb;
     830:	4643      	mov	r3, r8
     832:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     834:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     836:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     838:	2b00      	cmp	r3, #0
     83a:	d1fc      	bne.n	836 <usart_init+0x1a6>
	usart_hw->CTRLA.reg = ctrla;
     83c:	4643      	mov	r3, r8
     83e:	601f      	str	r7, [r3, #0]
     840:	ab0e      	add	r3, sp, #56	; 0x38
     842:	2280      	movs	r2, #128	; 0x80
     844:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     846:	2200      	movs	r2, #0
     848:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     84a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     84c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     84e:	6b33      	ldr	r3, [r6, #48]	; 0x30
     850:	930a      	str	r3, [sp, #40]	; 0x28
     852:	6b73      	ldr	r3, [r6, #52]	; 0x34
     854:	930b      	str	r3, [sp, #44]	; 0x2c
     856:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     858:	930c      	str	r3, [sp, #48]	; 0x30
     85a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     85c:	9302      	str	r3, [sp, #8]
     85e:	930d      	str	r3, [sp, #52]	; 0x34
     860:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     862:	ae0a      	add	r6, sp, #40	; 0x28
     864:	e063      	b.n	92e <usart_init+0x29e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     866:	2308      	movs	r3, #8
     868:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     86a:	3b07      	subs	r3, #7
     86c:	9307      	str	r3, [sp, #28]
     86e:	e77e      	b.n	76e <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     870:	6833      	ldr	r3, [r6, #0]
     872:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     874:	68f3      	ldr	r3, [r6, #12]
     876:	469b      	mov	fp, r3
		config->sample_adjustment |
     878:	6973      	ldr	r3, [r6, #20]
     87a:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     87c:	7e33      	ldrb	r3, [r6, #24]
     87e:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     880:	2326      	movs	r3, #38	; 0x26
     882:	5cf3      	ldrb	r3, [r6, r3]
     884:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     886:	6873      	ldr	r3, [r6, #4]
     888:	4699      	mov	r9, r3
	switch (transfer_mode)
     88a:	2b00      	cmp	r3, #0
     88c:	d018      	beq.n	8c0 <usart_init+0x230>
     88e:	2380      	movs	r3, #128	; 0x80
     890:	055b      	lsls	r3, r3, #21
     892:	4599      	cmp	r9, r3
     894:	d001      	beq.n	89a <usart_init+0x20a>
	enum status_code status_code = STATUS_OK;
     896:	2000      	movs	r0, #0
     898:	e025      	b.n	8e6 <usart_init+0x256>
			if (!config->use_external_clock) {
     89a:	2327      	movs	r3, #39	; 0x27
     89c:	5cf3      	ldrb	r3, [r6, r3]
     89e:	2b00      	cmp	r3, #0
     8a0:	d000      	beq.n	8a4 <usart_init+0x214>
     8a2:	e779      	b.n	798 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     8a4:	6a33      	ldr	r3, [r6, #32]
     8a6:	001f      	movs	r7, r3
     8a8:	b2c0      	uxtb	r0, r0
     8aa:	4b40      	ldr	r3, [pc, #256]	; (9ac <usart_init+0x31c>)
     8ac:	4798      	blx	r3
     8ae:	0001      	movs	r1, r0
     8b0:	220e      	movs	r2, #14
     8b2:	ab06      	add	r3, sp, #24
     8b4:	469c      	mov	ip, r3
     8b6:	4462      	add	r2, ip
     8b8:	0038      	movs	r0, r7
     8ba:	4b3d      	ldr	r3, [pc, #244]	; (9b0 <usart_init+0x320>)
     8bc:	4798      	blx	r3
     8be:	e012      	b.n	8e6 <usart_init+0x256>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     8c0:	2308      	movs	r3, #8
     8c2:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     8c4:	2300      	movs	r3, #0
     8c6:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     8c8:	2327      	movs	r3, #39	; 0x27
     8ca:	5cf3      	ldrb	r3, [r6, r3]
     8cc:	2b00      	cmp	r3, #0
     8ce:	d00e      	beq.n	8ee <usart_init+0x25e>
				status_code =
     8d0:	9b06      	ldr	r3, [sp, #24]
     8d2:	9300      	str	r3, [sp, #0]
     8d4:	9b07      	ldr	r3, [sp, #28]
     8d6:	220e      	movs	r2, #14
     8d8:	a906      	add	r1, sp, #24
     8da:	468c      	mov	ip, r1
     8dc:	4462      	add	r2, ip
     8de:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     8e0:	6a30      	ldr	r0, [r6, #32]
     8e2:	4f34      	ldr	r7, [pc, #208]	; (9b4 <usart_init+0x324>)
     8e4:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     8e6:	2800      	cmp	r0, #0
     8e8:	d000      	beq.n	8ec <usart_init+0x25c>
     8ea:	e6e4      	b.n	6b6 <usart_init+0x26>
     8ec:	e754      	b.n	798 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     8ee:	6a33      	ldr	r3, [r6, #32]
     8f0:	001f      	movs	r7, r3
     8f2:	b2c0      	uxtb	r0, r0
     8f4:	4b2d      	ldr	r3, [pc, #180]	; (9ac <usart_init+0x31c>)
     8f6:	4798      	blx	r3
     8f8:	0001      	movs	r1, r0
				status_code =
     8fa:	9b06      	ldr	r3, [sp, #24]
     8fc:	9300      	str	r3, [sp, #0]
     8fe:	9b07      	ldr	r3, [sp, #28]
     900:	220e      	movs	r2, #14
     902:	a806      	add	r0, sp, #24
     904:	4684      	mov	ip, r0
     906:	4462      	add	r2, ip
     908:	0038      	movs	r0, r7
     90a:	4f2a      	ldr	r7, [pc, #168]	; (9b4 <usart_init+0x324>)
     90c:	47b8      	blx	r7
     90e:	e7ea      	b.n	8e6 <usart_init+0x256>
		if(config->lin_slave_enable) {
     910:	7ef3      	ldrb	r3, [r6, #27]
     912:	2b00      	cmp	r3, #0
     914:	d100      	bne.n	918 <usart_init+0x288>
     916:	e77d      	b.n	814 <usart_init+0x184>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     918:	2380      	movs	r3, #128	; 0x80
     91a:	04db      	lsls	r3, r3, #19
     91c:	431f      	orrs	r7, r3
     91e:	e779      	b.n	814 <usart_init+0x184>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     920:	0020      	movs	r0, r4
     922:	4b25      	ldr	r3, [pc, #148]	; (9b8 <usart_init+0x328>)
     924:	4798      	blx	r3
     926:	e007      	b.n	938 <usart_init+0x2a8>
     928:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     92a:	2f04      	cmp	r7, #4
     92c:	d00d      	beq.n	94a <usart_init+0x2ba>
     92e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     930:	00bb      	lsls	r3, r7, #2
     932:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     934:	2800      	cmp	r0, #0
     936:	d0f3      	beq.n	920 <usart_init+0x290>
		if (current_pinmux != PINMUX_UNUSED) {
     938:	1c43      	adds	r3, r0, #1
     93a:	d0f5      	beq.n	928 <usart_init+0x298>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     93c:	a90e      	add	r1, sp, #56	; 0x38
     93e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     940:	0c00      	lsrs	r0, r0, #16
     942:	b2c0      	uxtb	r0, r0
     944:	4b1d      	ldr	r3, [pc, #116]	; (9bc <usart_init+0x32c>)
     946:	4798      	blx	r3
     948:	e7ee      	b.n	928 <usart_init+0x298>
		module->callback[i]            = NULL;
     94a:	2300      	movs	r3, #0
     94c:	60eb      	str	r3, [r5, #12]
     94e:	612b      	str	r3, [r5, #16]
     950:	616b      	str	r3, [r5, #20]
     952:	61ab      	str	r3, [r5, #24]
     954:	61eb      	str	r3, [r5, #28]
     956:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
     958:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     95a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     95c:	2200      	movs	r2, #0
     95e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     960:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     962:	3330      	adds	r3, #48	; 0x30
     964:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     966:	3301      	adds	r3, #1
     968:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     96a:	3301      	adds	r3, #1
     96c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     96e:	3301      	adds	r3, #1
     970:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     972:	6828      	ldr	r0, [r5, #0]
     974:	4b07      	ldr	r3, [pc, #28]	; (994 <usart_init+0x304>)
     976:	4798      	blx	r3
     978:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     97a:	4911      	ldr	r1, [pc, #68]	; (9c0 <usart_init+0x330>)
     97c:	4b11      	ldr	r3, [pc, #68]	; (9c4 <usart_init+0x334>)
     97e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     980:	00a4      	lsls	r4, r4, #2
     982:	4b11      	ldr	r3, [pc, #68]	; (9c8 <usart_init+0x338>)
     984:	50e5      	str	r5, [r4, r3]
	return status_code;
     986:	2000      	movs	r0, #0
     988:	e695      	b.n	6b6 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     98a:	2310      	movs	r3, #16
     98c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     98e:	2300      	movs	r3, #0
     990:	9307      	str	r3, [sp, #28]
     992:	e6ec      	b.n	76e <usart_init+0xde>
     994:	00000589 	.word	0x00000589
     998:	40000400 	.word	0x40000400
     99c:	00001289 	.word	0x00001289
     9a0:	000011fd 	.word	0x000011fd
     9a4:	000003c5 	.word	0x000003c5
     9a8:	41002000 	.word	0x41002000
     9ac:	000012a5 	.word	0x000012a5
     9b0:	00000307 	.word	0x00000307
     9b4:	00000331 	.word	0x00000331
     9b8:	00000411 	.word	0x00000411
     9bc:	00001381 	.word	0x00001381
     9c0:	00000ab1 	.word	0x00000ab1
     9c4:	000005c5 	.word	0x000005c5
     9c8:	200000d8 	.word	0x200000d8

000009cc <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     9cc:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
     9ce:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
     9d0:	2a00      	cmp	r2, #0
     9d2:	d101      	bne.n	9d8 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
     9d4:	0018      	movs	r0, r3
     9d6:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
     9d8:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
     9da:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     9dc:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
     9de:	2a00      	cmp	r2, #0
     9e0:	d1f8      	bne.n	9d4 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     9e2:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
     9e4:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     9e6:	2102      	movs	r1, #2
     9e8:	7e13      	ldrb	r3, [r2, #24]
     9ea:	420b      	tst	r3, r1
     9ec:	d0fc      	beq.n	9e8 <usart_write_wait+0x1c>
	return STATUS_OK;
     9ee:	2300      	movs	r3, #0
     9f0:	e7f0      	b.n	9d4 <usart_write_wait+0x8>
	...

000009f4 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     9f4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9f6:	46ce      	mov	lr, r9
     9f8:	4647      	mov	r7, r8
     9fa:	b580      	push	{r7, lr}
     9fc:	b083      	sub	sp, #12
     9fe:	0005      	movs	r5, r0
     a00:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     a02:	2017      	movs	r0, #23
	if (length == 0) {
     a04:	2a00      	cmp	r2, #0
     a06:	d104      	bne.n	a12 <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
     a08:	b003      	add	sp, #12
     a0a:	bc0c      	pop	{r2, r3}
     a0c:	4690      	mov	r8, r2
     a0e:	4699      	mov	r9, r3
     a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
     a12:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
     a14:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
     a16:	2b00      	cmp	r3, #0
     a18:	d0f6      	beq.n	a08 <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
     a1a:	682c      	ldr	r4, [r5, #0]
	while (length--) {
     a1c:	3a01      	subs	r2, #1
     a1e:	b293      	uxth	r3, r2
     a20:	4699      	mov	r9, r3
     a22:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
     a24:	2701      	movs	r7, #1
	while (length--) {
     a26:	4b20      	ldr	r3, [pc, #128]	; (aa8 <usart_write_buffer_wait+0xb4>)
     a28:	4698      	mov	r8, r3
     a2a:	e011      	b.n	a50 <usart_write_buffer_wait+0x5c>
		uint16_t data_to_send = tx_data[tx_pos++];
     a2c:	1c73      	adds	r3, r6, #1
     a2e:	b29b      	uxth	r3, r3
     a30:	9a01      	ldr	r2, [sp, #4]
     a32:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     a34:	796a      	ldrb	r2, [r5, #5]
     a36:	2a01      	cmp	r2, #1
     a38:	d017      	beq.n	a6a <usart_write_buffer_wait+0x76>
		uint16_t data_to_send = tx_data[tx_pos++];
     a3a:	b289      	uxth	r1, r1
     a3c:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
     a3e:	0028      	movs	r0, r5
     a40:	4b1a      	ldr	r3, [pc, #104]	; (aac <usart_write_buffer_wait+0xb8>)
     a42:	4798      	blx	r3
	while (length--) {
     a44:	464b      	mov	r3, r9
     a46:	3b01      	subs	r3, #1
     a48:	b29b      	uxth	r3, r3
     a4a:	4699      	mov	r9, r3
     a4c:	4543      	cmp	r3, r8
     a4e:	d013      	beq.n	a78 <usart_write_buffer_wait+0x84>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
     a50:	7e23      	ldrb	r3, [r4, #24]
     a52:	423b      	tst	r3, r7
     a54:	d1ea      	bne.n	a2c <usart_write_buffer_wait+0x38>
     a56:	4b14      	ldr	r3, [pc, #80]	; (aa8 <usart_write_buffer_wait+0xb4>)
     a58:	7e22      	ldrb	r2, [r4, #24]
     a5a:	423a      	tst	r2, r7
     a5c:	d1e6      	bne.n	a2c <usart_write_buffer_wait+0x38>
			} else if (i == USART_TIMEOUT) {
     a5e:	2b01      	cmp	r3, #1
     a60:	d019      	beq.n	a96 <usart_write_buffer_wait+0xa2>
     a62:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
     a64:	2b00      	cmp	r3, #0
     a66:	d1f7      	bne.n	a58 <usart_write_buffer_wait+0x64>
     a68:	e7e0      	b.n	a2c <usart_write_buffer_wait+0x38>
			data_to_send |= (tx_data[tx_pos++] << 8);
     a6a:	3602      	adds	r6, #2
     a6c:	b2b6      	uxth	r6, r6
     a6e:	9a01      	ldr	r2, [sp, #4]
     a70:	5cd3      	ldrb	r3, [r2, r3]
     a72:	021b      	lsls	r3, r3, #8
     a74:	4319      	orrs	r1, r3
     a76:	e7e2      	b.n	a3e <usart_write_buffer_wait+0x4a>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
     a78:	7e23      	ldrb	r3, [r4, #24]
     a7a:	079b      	lsls	r3, r3, #30
     a7c:	d40d      	bmi.n	a9a <usart_write_buffer_wait+0xa6>
     a7e:	4b0a      	ldr	r3, [pc, #40]	; (aa8 <usart_write_buffer_wait+0xb4>)
     a80:	2102      	movs	r1, #2
     a82:	7e22      	ldrb	r2, [r4, #24]
     a84:	420a      	tst	r2, r1
     a86:	d10a      	bne.n	a9e <usart_write_buffer_wait+0xaa>
		} else if (i == USART_TIMEOUT) {
     a88:	2b01      	cmp	r3, #1
     a8a:	d00a      	beq.n	aa2 <usart_write_buffer_wait+0xae>
     a8c:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
     a8e:	2b00      	cmp	r3, #0
     a90:	d1f7      	bne.n	a82 <usart_write_buffer_wait+0x8e>
	return STATUS_OK;
     a92:	2000      	movs	r0, #0
     a94:	e7b8      	b.n	a08 <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
     a96:	2012      	movs	r0, #18
     a98:	e7b6      	b.n	a08 <usart_write_buffer_wait+0x14>
	return STATUS_OK;
     a9a:	2000      	movs	r0, #0
     a9c:	e7b4      	b.n	a08 <usart_write_buffer_wait+0x14>
     a9e:	2000      	movs	r0, #0
     aa0:	e7b2      	b.n	a08 <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
     aa2:	2012      	movs	r0, #18
     aa4:	e7b0      	b.n	a08 <usart_write_buffer_wait+0x14>
     aa6:	46c0      	nop			; (mov r8, r8)
     aa8:	0000ffff 	.word	0x0000ffff
     aac:	000009cd 	.word	0x000009cd

00000ab0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     ab2:	0080      	lsls	r0, r0, #2
     ab4:	4b62      	ldr	r3, [pc, #392]	; (c40 <_usart_interrupt_handler+0x190>)
     ab6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     ab8:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     aba:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
     abc:	2b00      	cmp	r3, #0
     abe:	d1fc      	bne.n	aba <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     ac0:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     ac2:	7da6      	ldrb	r6, [r4, #22]
     ac4:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     ac6:	2330      	movs	r3, #48	; 0x30
     ac8:	5ceb      	ldrb	r3, [r5, r3]
     aca:	2231      	movs	r2, #49	; 0x31
     acc:	5caf      	ldrb	r7, [r5, r2]
     ace:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     ad0:	07f3      	lsls	r3, r6, #31
     ad2:	d522      	bpl.n	b1a <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     ad4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     ad6:	b29b      	uxth	r3, r3
     ad8:	2b00      	cmp	r3, #0
     ada:	d01c      	beq.n	b16 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     adc:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     ade:	7813      	ldrb	r3, [r2, #0]
     ae0:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     ae2:	1c51      	adds	r1, r2, #1
     ae4:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     ae6:	7969      	ldrb	r1, [r5, #5]
     ae8:	2901      	cmp	r1, #1
     aea:	d00e      	beq.n	b0a <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     aec:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     aee:	05db      	lsls	r3, r3, #23
     af0:	0ddb      	lsrs	r3, r3, #23
     af2:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     af4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     af6:	3b01      	subs	r3, #1
     af8:	b29b      	uxth	r3, r3
     afa:	85eb      	strh	r3, [r5, #46]	; 0x2e
     afc:	2b00      	cmp	r3, #0
     afe:	d10c      	bne.n	b1a <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     b00:	3301      	adds	r3, #1
     b02:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     b04:	3301      	adds	r3, #1
     b06:	75a3      	strb	r3, [r4, #22]
     b08:	e007      	b.n	b1a <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     b0a:	7851      	ldrb	r1, [r2, #1]
     b0c:	0209      	lsls	r1, r1, #8
     b0e:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     b10:	3202      	adds	r2, #2
     b12:	62aa      	str	r2, [r5, #40]	; 0x28
     b14:	e7eb      	b.n	aee <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     b16:	2301      	movs	r3, #1
     b18:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     b1a:	07b3      	lsls	r3, r6, #30
     b1c:	d506      	bpl.n	b2c <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     b1e:	2302      	movs	r3, #2
     b20:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     b22:	2200      	movs	r2, #0
     b24:	3331      	adds	r3, #49	; 0x31
     b26:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     b28:	07fb      	lsls	r3, r7, #31
     b2a:	d41a      	bmi.n	b62 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     b2c:	0773      	lsls	r3, r6, #29
     b2e:	d565      	bpl.n	bfc <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
     b30:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     b32:	b29b      	uxth	r3, r3
     b34:	2b00      	cmp	r3, #0
     b36:	d05f      	beq.n	bf8 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     b38:	8b63      	ldrh	r3, [r4, #26]
     b3a:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     b3c:	071a      	lsls	r2, r3, #28
     b3e:	d414      	bmi.n	b6a <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     b40:	223f      	movs	r2, #63	; 0x3f
     b42:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     b44:	2b00      	cmp	r3, #0
     b46:	d034      	beq.n	bb2 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     b48:	079a      	lsls	r2, r3, #30
     b4a:	d511      	bpl.n	b70 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     b4c:	221a      	movs	r2, #26
     b4e:	2332      	movs	r3, #50	; 0x32
     b50:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     b52:	3b30      	subs	r3, #48	; 0x30
     b54:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     b56:	077b      	lsls	r3, r7, #29
     b58:	d550      	bpl.n	bfc <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     b5a:	0028      	movs	r0, r5
     b5c:	696b      	ldr	r3, [r5, #20]
     b5e:	4798      	blx	r3
     b60:	e04c      	b.n	bfc <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     b62:	0028      	movs	r0, r5
     b64:	68eb      	ldr	r3, [r5, #12]
     b66:	4798      	blx	r3
     b68:	e7e0      	b.n	b2c <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
     b6a:	2237      	movs	r2, #55	; 0x37
     b6c:	4013      	ands	r3, r2
     b6e:	e7e9      	b.n	b44 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     b70:	075a      	lsls	r2, r3, #29
     b72:	d505      	bpl.n	b80 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
     b74:	221e      	movs	r2, #30
     b76:	2332      	movs	r3, #50	; 0x32
     b78:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     b7a:	3b2e      	subs	r3, #46	; 0x2e
     b7c:	8363      	strh	r3, [r4, #26]
     b7e:	e7ea      	b.n	b56 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     b80:	07da      	lsls	r2, r3, #31
     b82:	d505      	bpl.n	b90 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
     b84:	2213      	movs	r2, #19
     b86:	2332      	movs	r3, #50	; 0x32
     b88:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     b8a:	3b31      	subs	r3, #49	; 0x31
     b8c:	8363      	strh	r3, [r4, #26]
     b8e:	e7e2      	b.n	b56 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     b90:	06da      	lsls	r2, r3, #27
     b92:	d505      	bpl.n	ba0 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
     b94:	2242      	movs	r2, #66	; 0x42
     b96:	2332      	movs	r3, #50	; 0x32
     b98:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     b9a:	3b22      	subs	r3, #34	; 0x22
     b9c:	8363      	strh	r3, [r4, #26]
     b9e:	e7da      	b.n	b56 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     ba0:	2220      	movs	r2, #32
     ba2:	421a      	tst	r2, r3
     ba4:	d0d7      	beq.n	b56 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     ba6:	3221      	adds	r2, #33	; 0x21
     ba8:	2332      	movs	r3, #50	; 0x32
     baa:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     bac:	3b12      	subs	r3, #18
     bae:	8363      	strh	r3, [r4, #26]
     bb0:	e7d1      	b.n	b56 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     bb2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     bb4:	05db      	lsls	r3, r3, #23
     bb6:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     bb8:	b2da      	uxtb	r2, r3
     bba:	6a69      	ldr	r1, [r5, #36]	; 0x24
     bbc:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     bbe:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     bc0:	1c51      	adds	r1, r2, #1
     bc2:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     bc4:	7969      	ldrb	r1, [r5, #5]
     bc6:	2901      	cmp	r1, #1
     bc8:	d010      	beq.n	bec <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     bca:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     bcc:	3b01      	subs	r3, #1
     bce:	b29b      	uxth	r3, r3
     bd0:	85ab      	strh	r3, [r5, #44]	; 0x2c
     bd2:	2b00      	cmp	r3, #0
     bd4:	d112      	bne.n	bfc <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     bd6:	3304      	adds	r3, #4
     bd8:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     bda:	2200      	movs	r2, #0
     bdc:	332e      	adds	r3, #46	; 0x2e
     bde:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     be0:	07bb      	lsls	r3, r7, #30
     be2:	d50b      	bpl.n	bfc <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     be4:	0028      	movs	r0, r5
     be6:	692b      	ldr	r3, [r5, #16]
     be8:	4798      	blx	r3
     bea:	e007      	b.n	bfc <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     bec:	0a1b      	lsrs	r3, r3, #8
     bee:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     bf0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     bf2:	3301      	adds	r3, #1
     bf4:	626b      	str	r3, [r5, #36]	; 0x24
     bf6:	e7e8      	b.n	bca <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     bf8:	2304      	movs	r3, #4
     bfa:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     bfc:	06f3      	lsls	r3, r6, #27
     bfe:	d504      	bpl.n	c0a <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     c00:	2310      	movs	r3, #16
     c02:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     c04:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     c06:	06fb      	lsls	r3, r7, #27
     c08:	d40e      	bmi.n	c28 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     c0a:	06b3      	lsls	r3, r6, #26
     c0c:	d504      	bpl.n	c18 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     c0e:	2320      	movs	r3, #32
     c10:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     c12:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     c14:	073b      	lsls	r3, r7, #28
     c16:	d40b      	bmi.n	c30 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     c18:	0733      	lsls	r3, r6, #28
     c1a:	d504      	bpl.n	c26 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     c1c:	2308      	movs	r3, #8
     c1e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     c20:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     c22:	06bb      	lsls	r3, r7, #26
     c24:	d408      	bmi.n	c38 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     c28:	0028      	movs	r0, r5
     c2a:	69eb      	ldr	r3, [r5, #28]
     c2c:	4798      	blx	r3
     c2e:	e7ec      	b.n	c0a <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     c30:	0028      	movs	r0, r5
     c32:	69ab      	ldr	r3, [r5, #24]
     c34:	4798      	blx	r3
     c36:	e7ef      	b.n	c18 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     c38:	6a2b      	ldr	r3, [r5, #32]
     c3a:	0028      	movs	r0, r5
     c3c:	4798      	blx	r3
}
     c3e:	e7f2      	b.n	c26 <_usart_interrupt_handler+0x176>
     c40:	200000d8 	.word	0x200000d8

00000c44 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     c44:	b510      	push	{r4, lr}
	switch (clock_source) {
     c46:	2808      	cmp	r0, #8
     c48:	d803      	bhi.n	c52 <system_clock_source_get_hz+0xe>
     c4a:	0080      	lsls	r0, r0, #2
     c4c:	4b1c      	ldr	r3, [pc, #112]	; (cc0 <system_clock_source_get_hz+0x7c>)
     c4e:	581b      	ldr	r3, [r3, r0]
     c50:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     c52:	2000      	movs	r0, #0
     c54:	e032      	b.n	cbc <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     c56:	4b1b      	ldr	r3, [pc, #108]	; (cc4 <system_clock_source_get_hz+0x80>)
     c58:	6918      	ldr	r0, [r3, #16]
     c5a:	e02f      	b.n	cbc <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     c5c:	4b1a      	ldr	r3, [pc, #104]	; (cc8 <system_clock_source_get_hz+0x84>)
     c5e:	6a1b      	ldr	r3, [r3, #32]
     c60:	059b      	lsls	r3, r3, #22
     c62:	0f9b      	lsrs	r3, r3, #30
     c64:	4819      	ldr	r0, [pc, #100]	; (ccc <system_clock_source_get_hz+0x88>)
     c66:	40d8      	lsrs	r0, r3
     c68:	e028      	b.n	cbc <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     c6a:	4b16      	ldr	r3, [pc, #88]	; (cc4 <system_clock_source_get_hz+0x80>)
     c6c:	6958      	ldr	r0, [r3, #20]
     c6e:	e025      	b.n	cbc <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     c70:	4b14      	ldr	r3, [pc, #80]	; (cc4 <system_clock_source_get_hz+0x80>)
     c72:	681b      	ldr	r3, [r3, #0]
			return 0;
     c74:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     c76:	079b      	lsls	r3, r3, #30
     c78:	d520      	bpl.n	cbc <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     c7a:	4913      	ldr	r1, [pc, #76]	; (cc8 <system_clock_source_get_hz+0x84>)
     c7c:	2210      	movs	r2, #16
     c7e:	68cb      	ldr	r3, [r1, #12]
     c80:	421a      	tst	r2, r3
     c82:	d0fc      	beq.n	c7e <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     c84:	4b0f      	ldr	r3, [pc, #60]	; (cc4 <system_clock_source_get_hz+0x80>)
     c86:	681a      	ldr	r2, [r3, #0]
     c88:	2324      	movs	r3, #36	; 0x24
     c8a:	4013      	ands	r3, r2
     c8c:	2b04      	cmp	r3, #4
     c8e:	d001      	beq.n	c94 <system_clock_source_get_hz+0x50>
			return 48000000UL;
     c90:	480f      	ldr	r0, [pc, #60]	; (cd0 <system_clock_source_get_hz+0x8c>)
     c92:	e013      	b.n	cbc <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     c94:	2000      	movs	r0, #0
     c96:	4b0f      	ldr	r3, [pc, #60]	; (cd4 <system_clock_source_get_hz+0x90>)
     c98:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     c9a:	4b0a      	ldr	r3, [pc, #40]	; (cc4 <system_clock_source_get_hz+0x80>)
     c9c:	689b      	ldr	r3, [r3, #8]
     c9e:	041b      	lsls	r3, r3, #16
     ca0:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     ca2:	4358      	muls	r0, r3
     ca4:	e00a      	b.n	cbc <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     ca6:	2350      	movs	r3, #80	; 0x50
     ca8:	4a07      	ldr	r2, [pc, #28]	; (cc8 <system_clock_source_get_hz+0x84>)
     caa:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     cac:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     cae:	075b      	lsls	r3, r3, #29
     cb0:	d504      	bpl.n	cbc <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     cb2:	4b04      	ldr	r3, [pc, #16]	; (cc4 <system_clock_source_get_hz+0x80>)
     cb4:	68d8      	ldr	r0, [r3, #12]
     cb6:	e001      	b.n	cbc <system_clock_source_get_hz+0x78>
		return 32768UL;
     cb8:	2080      	movs	r0, #128	; 0x80
     cba:	0200      	lsls	r0, r0, #8
	}
}
     cbc:	bd10      	pop	{r4, pc}
     cbe:	46c0      	nop			; (mov r8, r8)
     cc0:	00001e34 	.word	0x00001e34
     cc4:	200000b4 	.word	0x200000b4
     cc8:	40000800 	.word	0x40000800
     ccc:	007a1200 	.word	0x007a1200
     cd0:	02dc6c00 	.word	0x02dc6c00
     cd4:	000012a5 	.word	0x000012a5

00000cd8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     cd8:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     cda:	490c      	ldr	r1, [pc, #48]	; (d0c <system_clock_source_osc8m_set_config+0x34>)
     cdc:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     cde:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     ce0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     ce2:	7840      	ldrb	r0, [r0, #1]
     ce4:	2201      	movs	r2, #1
     ce6:	4010      	ands	r0, r2
     ce8:	0180      	lsls	r0, r0, #6
     cea:	2640      	movs	r6, #64	; 0x40
     cec:	43b3      	bics	r3, r6
     cee:	4303      	orrs	r3, r0
     cf0:	402a      	ands	r2, r5
     cf2:	01d2      	lsls	r2, r2, #7
     cf4:	2080      	movs	r0, #128	; 0x80
     cf6:	4383      	bics	r3, r0
     cf8:	4313      	orrs	r3, r2
     cfa:	2203      	movs	r2, #3
     cfc:	4022      	ands	r2, r4
     cfe:	0212      	lsls	r2, r2, #8
     d00:	4803      	ldr	r0, [pc, #12]	; (d10 <system_clock_source_osc8m_set_config+0x38>)
     d02:	4003      	ands	r3, r0
     d04:	4313      	orrs	r3, r2
     d06:	620b      	str	r3, [r1, #32]
}
     d08:	bd70      	pop	{r4, r5, r6, pc}
     d0a:	46c0      	nop			; (mov r8, r8)
     d0c:	40000800 	.word	0x40000800
     d10:	fffffcff 	.word	0xfffffcff

00000d14 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
     d14:	b5f0      	push	{r4, r5, r6, r7, lr}
     d16:	46de      	mov	lr, fp
     d18:	4657      	mov	r7, sl
     d1a:	464e      	mov	r6, r9
     d1c:	4645      	mov	r5, r8
     d1e:	b5e0      	push	{r5, r6, r7, lr}
     d20:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
     d22:	4b26      	ldr	r3, [pc, #152]	; (dbc <system_clock_source_xosc32k_set_config+0xa8>)
     d24:	469b      	mov	fp, r3
     d26:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
     d28:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
     d2a:	7800      	ldrb	r0, [r0, #0]
     d2c:	4242      	negs	r2, r0
     d2e:	4142      	adcs	r2, r0
     d30:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
     d32:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
     d34:	78ca      	ldrb	r2, [r1, #3]
     d36:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
     d38:	790a      	ldrb	r2, [r1, #4]
     d3a:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
     d3c:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
     d3e:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
     d40:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
     d42:	688a      	ldr	r2, [r1, #8]
     d44:	491e      	ldr	r1, [pc, #120]	; (dc0 <system_clock_source_xosc32k_set_config+0xac>)
     d46:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
     d48:	2101      	movs	r1, #1
     d4a:	464a      	mov	r2, r9
     d4c:	0092      	lsls	r2, r2, #2
     d4e:	4691      	mov	r9, r2
     d50:	2204      	movs	r2, #4
     d52:	4393      	bics	r3, r2
     d54:	464a      	mov	r2, r9
     d56:	4313      	orrs	r3, r2
     d58:	4642      	mov	r2, r8
     d5a:	400a      	ands	r2, r1
     d5c:	00d2      	lsls	r2, r2, #3
     d5e:	4690      	mov	r8, r2
     d60:	2208      	movs	r2, #8
     d62:	4393      	bics	r3, r2
     d64:	4642      	mov	r2, r8
     d66:	4313      	orrs	r3, r2
     d68:	4662      	mov	r2, ip
     d6a:	400a      	ands	r2, r1
     d6c:	0112      	lsls	r2, r2, #4
     d6e:	4694      	mov	ip, r2
     d70:	2210      	movs	r2, #16
     d72:	4393      	bics	r3, r2
     d74:	4662      	mov	r2, ip
     d76:	4313      	orrs	r3, r2
     d78:	4008      	ands	r0, r1
     d7a:	0140      	lsls	r0, r0, #5
     d7c:	2220      	movs	r2, #32
     d7e:	4393      	bics	r3, r2
     d80:	4303      	orrs	r3, r0
     d82:	400f      	ands	r7, r1
     d84:	01bf      	lsls	r7, r7, #6
     d86:	2040      	movs	r0, #64	; 0x40
     d88:	4383      	bics	r3, r0
     d8a:	433b      	orrs	r3, r7
     d8c:	400e      	ands	r6, r1
     d8e:	01f6      	lsls	r6, r6, #7
     d90:	3040      	adds	r0, #64	; 0x40
     d92:	4383      	bics	r3, r0
     d94:	4333      	orrs	r3, r6
     d96:	3879      	subs	r0, #121	; 0x79
     d98:	4005      	ands	r5, r0
     d9a:	022d      	lsls	r5, r5, #8
     d9c:	4809      	ldr	r0, [pc, #36]	; (dc4 <system_clock_source_xosc32k_set_config+0xb0>)
     d9e:	4003      	ands	r3, r0
     da0:	432b      	orrs	r3, r5
     da2:	4021      	ands	r1, r4
     da4:	0309      	lsls	r1, r1, #12
     da6:	4808      	ldr	r0, [pc, #32]	; (dc8 <system_clock_source_xosc32k_set_config+0xb4>)
     da8:	4003      	ands	r3, r0
     daa:	430b      	orrs	r3, r1
     dac:	465a      	mov	r2, fp
     dae:	8293      	strh	r3, [r2, #20]
}
     db0:	bc3c      	pop	{r2, r3, r4, r5}
     db2:	4690      	mov	r8, r2
     db4:	4699      	mov	r9, r3
     db6:	46a2      	mov	sl, r4
     db8:	46ab      	mov	fp, r5
     dba:	bdf0      	pop	{r4, r5, r6, r7, pc}
     dbc:	40000800 	.word	0x40000800
     dc0:	200000b4 	.word	0x200000b4
     dc4:	fffff8ff 	.word	0xfffff8ff
     dc8:	ffffefff 	.word	0xffffefff

00000dcc <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
     dcc:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     dce:	7a03      	ldrb	r3, [r0, #8]
     dd0:	069b      	lsls	r3, r3, #26
     dd2:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
     dd4:	8942      	ldrh	r2, [r0, #10]
     dd6:	0592      	lsls	r2, r2, #22
     dd8:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     dda:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
     ddc:	4918      	ldr	r1, [pc, #96]	; (e40 <system_clock_source_dfll_set_config+0x74>)
     dde:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
     de0:	7983      	ldrb	r3, [r0, #6]
     de2:	79c2      	ldrb	r2, [r0, #7]
     de4:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
     de6:	8842      	ldrh	r2, [r0, #2]
     de8:	8884      	ldrh	r4, [r0, #4]
     dea:	4322      	orrs	r2, r4
     dec:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
     dee:	7842      	ldrb	r2, [r0, #1]
     df0:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
     df2:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
     df4:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
     df6:	7803      	ldrb	r3, [r0, #0]
     df8:	2b04      	cmp	r3, #4
     dfa:	d011      	beq.n	e20 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
     dfc:	2b20      	cmp	r3, #32
     dfe:	d10e      	bne.n	e1e <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     e00:	7b03      	ldrb	r3, [r0, #12]
     e02:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     e04:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
     e06:	4313      	orrs	r3, r2
     e08:	89c2      	ldrh	r2, [r0, #14]
     e0a:	0412      	lsls	r2, r2, #16
     e0c:	490d      	ldr	r1, [pc, #52]	; (e44 <system_clock_source_dfll_set_config+0x78>)
     e0e:	400a      	ands	r2, r1
     e10:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
     e12:	4a0b      	ldr	r2, [pc, #44]	; (e40 <system_clock_source_dfll_set_config+0x74>)
     e14:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
     e16:	6811      	ldr	r1, [r2, #0]
     e18:	4b0b      	ldr	r3, [pc, #44]	; (e48 <system_clock_source_dfll_set_config+0x7c>)
     e1a:	430b      	orrs	r3, r1
     e1c:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
     e1e:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     e20:	7b03      	ldrb	r3, [r0, #12]
     e22:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     e24:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
     e26:	4313      	orrs	r3, r2
     e28:	89c2      	ldrh	r2, [r0, #14]
     e2a:	0412      	lsls	r2, r2, #16
     e2c:	4905      	ldr	r1, [pc, #20]	; (e44 <system_clock_source_dfll_set_config+0x78>)
     e2e:	400a      	ands	r2, r1
     e30:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
     e32:	4a03      	ldr	r2, [pc, #12]	; (e40 <system_clock_source_dfll_set_config+0x74>)
     e34:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
     e36:	6813      	ldr	r3, [r2, #0]
     e38:	2104      	movs	r1, #4
     e3a:	430b      	orrs	r3, r1
     e3c:	6013      	str	r3, [r2, #0]
     e3e:	e7ee      	b.n	e1e <system_clock_source_dfll_set_config+0x52>
     e40:	200000b4 	.word	0x200000b4
     e44:	03ff0000 	.word	0x03ff0000
     e48:	00000424 	.word	0x00000424

00000e4c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     e4c:	2808      	cmp	r0, #8
     e4e:	d803      	bhi.n	e58 <system_clock_source_enable+0xc>
     e50:	0080      	lsls	r0, r0, #2
     e52:	4b25      	ldr	r3, [pc, #148]	; (ee8 <system_clock_source_enable+0x9c>)
     e54:	581b      	ldr	r3, [r3, r0]
     e56:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     e58:	2017      	movs	r0, #23
     e5a:	e044      	b.n	ee6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     e5c:	4a23      	ldr	r2, [pc, #140]	; (eec <system_clock_source_enable+0xa0>)
     e5e:	6a13      	ldr	r3, [r2, #32]
     e60:	2102      	movs	r1, #2
     e62:	430b      	orrs	r3, r1
     e64:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     e66:	2000      	movs	r0, #0
     e68:	e03d      	b.n	ee6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     e6a:	4a20      	ldr	r2, [pc, #128]	; (eec <system_clock_source_enable+0xa0>)
     e6c:	6993      	ldr	r3, [r2, #24]
     e6e:	2102      	movs	r1, #2
     e70:	430b      	orrs	r3, r1
     e72:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     e74:	2000      	movs	r0, #0
		break;
     e76:	e036      	b.n	ee6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     e78:	4a1c      	ldr	r2, [pc, #112]	; (eec <system_clock_source_enable+0xa0>)
     e7a:	8a13      	ldrh	r3, [r2, #16]
     e7c:	2102      	movs	r1, #2
     e7e:	430b      	orrs	r3, r1
     e80:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     e82:	2000      	movs	r0, #0
		break;
     e84:	e02f      	b.n	ee6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     e86:	4a19      	ldr	r2, [pc, #100]	; (eec <system_clock_source_enable+0xa0>)
     e88:	8a93      	ldrh	r3, [r2, #20]
     e8a:	2102      	movs	r1, #2
     e8c:	430b      	orrs	r3, r1
     e8e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     e90:	2000      	movs	r0, #0
		break;
     e92:	e028      	b.n	ee6 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     e94:	4916      	ldr	r1, [pc, #88]	; (ef0 <system_clock_source_enable+0xa4>)
     e96:	680b      	ldr	r3, [r1, #0]
     e98:	2202      	movs	r2, #2
     e9a:	4313      	orrs	r3, r2
     e9c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     e9e:	4b13      	ldr	r3, [pc, #76]	; (eec <system_clock_source_enable+0xa0>)
     ea0:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     ea2:	0019      	movs	r1, r3
     ea4:	320e      	adds	r2, #14
     ea6:	68cb      	ldr	r3, [r1, #12]
     ea8:	421a      	tst	r2, r3
     eaa:	d0fc      	beq.n	ea6 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     eac:	4a10      	ldr	r2, [pc, #64]	; (ef0 <system_clock_source_enable+0xa4>)
     eae:	6891      	ldr	r1, [r2, #8]
     eb0:	4b0e      	ldr	r3, [pc, #56]	; (eec <system_clock_source_enable+0xa0>)
     eb2:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     eb4:	6852      	ldr	r2, [r2, #4]
     eb6:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     eb8:	2200      	movs	r2, #0
     eba:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     ebc:	0019      	movs	r1, r3
     ebe:	3210      	adds	r2, #16
     ec0:	68cb      	ldr	r3, [r1, #12]
     ec2:	421a      	tst	r2, r3
     ec4:	d0fc      	beq.n	ec0 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     ec6:	4b0a      	ldr	r3, [pc, #40]	; (ef0 <system_clock_source_enable+0xa4>)
     ec8:	681b      	ldr	r3, [r3, #0]
     eca:	b29b      	uxth	r3, r3
     ecc:	4a07      	ldr	r2, [pc, #28]	; (eec <system_clock_source_enable+0xa0>)
     ece:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     ed0:	2000      	movs	r0, #0
     ed2:	e008      	b.n	ee6 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     ed4:	4905      	ldr	r1, [pc, #20]	; (eec <system_clock_source_enable+0xa0>)
     ed6:	2244      	movs	r2, #68	; 0x44
     ed8:	5c8b      	ldrb	r3, [r1, r2]
     eda:	2002      	movs	r0, #2
     edc:	4303      	orrs	r3, r0
     ede:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     ee0:	2000      	movs	r0, #0
		break;
     ee2:	e000      	b.n	ee6 <system_clock_source_enable+0x9a>
		return STATUS_OK;
     ee4:	2000      	movs	r0, #0
}
     ee6:	4770      	bx	lr
     ee8:	00001e58 	.word	0x00001e58
     eec:	40000800 	.word	0x40000800
     ef0:	200000b4 	.word	0x200000b4

00000ef4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
     ef6:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     ef8:	22c2      	movs	r2, #194	; 0xc2
     efa:	00d2      	lsls	r2, r2, #3
     efc:	4b47      	ldr	r3, [pc, #284]	; (101c <system_clock_init+0x128>)
     efe:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     f00:	4947      	ldr	r1, [pc, #284]	; (1020 <system_clock_init+0x12c>)
     f02:	684b      	ldr	r3, [r1, #4]
     f04:	221e      	movs	r2, #30
     f06:	4393      	bics	r3, r2
     f08:	3a1c      	subs	r2, #28
     f0a:	4313      	orrs	r3, r2
     f0c:	604b      	str	r3, [r1, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
     f0e:	ab01      	add	r3, sp, #4
     f10:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     f12:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     f14:	4d43      	ldr	r5, [pc, #268]	; (1024 <system_clock_init+0x130>)
     f16:	b2e0      	uxtb	r0, r4
     f18:	a901      	add	r1, sp, #4
     f1a:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     f1c:	3401      	adds	r4, #1
     f1e:	2c25      	cmp	r4, #37	; 0x25
     f20:	d1f9      	bne.n	f16 <system_clock_init+0x22>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
     f22:	a80a      	add	r0, sp, #40	; 0x28
     f24:	2300      	movs	r3, #0
     f26:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
     f28:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
     f2a:	2280      	movs	r2, #128	; 0x80
     f2c:	0212      	lsls	r2, r2, #8
     f2e:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
     f30:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
     f32:	2201      	movs	r2, #1
     f34:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
     f36:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
     f38:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
     f3a:	3205      	adds	r2, #5
     f3c:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
     f3e:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
     f40:	4b39      	ldr	r3, [pc, #228]	; (1028 <system_clock_init+0x134>)
     f42:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
     f44:	2005      	movs	r0, #5
     f46:	4b39      	ldr	r3, [pc, #228]	; (102c <system_clock_init+0x138>)
     f48:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
     f4a:	4934      	ldr	r1, [pc, #208]	; (101c <system_clock_init+0x128>)
     f4c:	2202      	movs	r2, #2
     f4e:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
     f50:	421a      	tst	r2, r3
     f52:	d0fc      	beq.n	f4e <system_clock_init+0x5a>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
     f54:	4a31      	ldr	r2, [pc, #196]	; (101c <system_clock_init+0x128>)
     f56:	8a93      	ldrh	r3, [r2, #20]
     f58:	2180      	movs	r1, #128	; 0x80
     f5a:	430b      	orrs	r3, r1
     f5c:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
     f5e:	ab05      	add	r3, sp, #20
     f60:	2100      	movs	r1, #0
     f62:	2200      	movs	r2, #0
     f64:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
     f66:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
     f68:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
     f6a:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
     f6c:	313f      	adds	r1, #63	; 0x3f
     f6e:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
     f70:	393b      	subs	r1, #59	; 0x3b
     f72:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
     f74:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
     f76:	4b2e      	ldr	r3, [pc, #184]	; (1030 <system_clock_init+0x13c>)
     f78:	681b      	ldr	r3, [r3, #0]
     f7a:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
     f7c:	2b3f      	cmp	r3, #63	; 0x3f
     f7e:	d04b      	beq.n	1018 <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
     f80:	a805      	add	r0, sp, #20
     f82:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
     f84:	23b7      	movs	r3, #183	; 0xb7
     f86:	00db      	lsls	r3, r3, #3
     f88:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
     f8a:	2307      	movs	r3, #7
     f8c:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
     f8e:	3338      	adds	r3, #56	; 0x38
     f90:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
     f92:	4b28      	ldr	r3, [pc, #160]	; (1034 <system_clock_init+0x140>)
     f94:	4798      	blx	r3
	config->run_in_standby  = false;
     f96:	a804      	add	r0, sp, #16
     f98:	2500      	movs	r5, #0
     f9a:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
     f9c:	2601      	movs	r6, #1
     f9e:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     fa0:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     fa2:	4b25      	ldr	r3, [pc, #148]	; (1038 <system_clock_init+0x144>)
     fa4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     fa6:	2006      	movs	r0, #6
     fa8:	4f20      	ldr	r7, [pc, #128]	; (102c <system_clock_init+0x138>)
     faa:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     fac:	4b23      	ldr	r3, [pc, #140]	; (103c <system_clock_init+0x148>)
     fae:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     fb0:	ac01      	add	r4, sp, #4
     fb2:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
     fb4:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
     fb6:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
     fb8:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
     fba:	2305      	movs	r3, #5
     fbc:	7023      	strb	r3, [r4, #0]
     fbe:	0021      	movs	r1, r4
     fc0:	2001      	movs	r0, #1
     fc2:	4b1f      	ldr	r3, [pc, #124]	; (1040 <system_clock_init+0x14c>)
     fc4:	4798      	blx	r3
     fc6:	2001      	movs	r0, #1
     fc8:	4b1e      	ldr	r3, [pc, #120]	; (1044 <system_clock_init+0x150>)
     fca:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
     fcc:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
     fce:	0021      	movs	r1, r4
     fd0:	2000      	movs	r0, #0
     fd2:	4b14      	ldr	r3, [pc, #80]	; (1024 <system_clock_init+0x130>)
     fd4:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
     fd6:	2000      	movs	r0, #0
     fd8:	4b1b      	ldr	r3, [pc, #108]	; (1048 <system_clock_init+0x154>)
     fda:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
     fdc:	2007      	movs	r0, #7
     fde:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
     fe0:	490e      	ldr	r1, [pc, #56]	; (101c <system_clock_init+0x128>)
     fe2:	22d0      	movs	r2, #208	; 0xd0
     fe4:	68cb      	ldr	r3, [r1, #12]
     fe6:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
     fe8:	2bd0      	cmp	r3, #208	; 0xd0
     fea:	d1fb      	bne.n	fe4 <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
     fec:	4a17      	ldr	r2, [pc, #92]	; (104c <system_clock_init+0x158>)
     fee:	2300      	movs	r3, #0
     ff0:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     ff2:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     ff4:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     ff6:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
     ff8:	a901      	add	r1, sp, #4
     ffa:	2201      	movs	r2, #1
     ffc:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
     ffe:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    1000:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    1002:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1004:	3307      	adds	r3, #7
    1006:	700b      	strb	r3, [r1, #0]
    1008:	2000      	movs	r0, #0
    100a:	4b0d      	ldr	r3, [pc, #52]	; (1040 <system_clock_init+0x14c>)
    100c:	4798      	blx	r3
    100e:	2000      	movs	r0, #0
    1010:	4b0c      	ldr	r3, [pc, #48]	; (1044 <system_clock_init+0x150>)
    1012:	4798      	blx	r3
#endif
}
    1014:	b00f      	add	sp, #60	; 0x3c
    1016:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    1018:	3b20      	subs	r3, #32
    101a:	e7b1      	b.n	f80 <system_clock_init+0x8c>
    101c:	40000800 	.word	0x40000800
    1020:	41004000 	.word	0x41004000
    1024:	00001289 	.word	0x00001289
    1028:	00000d15 	.word	0x00000d15
    102c:	00000e4d 	.word	0x00000e4d
    1030:	00806024 	.word	0x00806024
    1034:	00000dcd 	.word	0x00000dcd
    1038:	00000cd9 	.word	0x00000cd9
    103c:	00001051 	.word	0x00001051
    1040:	00001075 	.word	0x00001075
    1044:	0000112d 	.word	0x0000112d
    1048:	000011fd 	.word	0x000011fd
    104c:	40000400 	.word	0x40000400

00001050 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1050:	4a06      	ldr	r2, [pc, #24]	; (106c <system_gclk_init+0x1c>)
    1052:	6993      	ldr	r3, [r2, #24]
    1054:	2108      	movs	r1, #8
    1056:	430b      	orrs	r3, r1
    1058:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    105a:	2201      	movs	r2, #1
    105c:	4b04      	ldr	r3, [pc, #16]	; (1070 <system_gclk_init+0x20>)
    105e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1060:	0019      	movs	r1, r3
    1062:	780b      	ldrb	r3, [r1, #0]
    1064:	4213      	tst	r3, r2
    1066:	d1fc      	bne.n	1062 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1068:	4770      	bx	lr
    106a:	46c0      	nop			; (mov r8, r8)
    106c:	40000400 	.word	0x40000400
    1070:	40000c00 	.word	0x40000c00

00001074 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1074:	b570      	push	{r4, r5, r6, lr}
    1076:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1078:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    107a:	780d      	ldrb	r5, [r1, #0]
    107c:	022d      	lsls	r5, r5, #8
    107e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1080:	784b      	ldrb	r3, [r1, #1]
    1082:	2b00      	cmp	r3, #0
    1084:	d002      	beq.n	108c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1086:	2380      	movs	r3, #128	; 0x80
    1088:	02db      	lsls	r3, r3, #11
    108a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    108c:	7a4b      	ldrb	r3, [r1, #9]
    108e:	2b00      	cmp	r3, #0
    1090:	d002      	beq.n	1098 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1092:	2380      	movs	r3, #128	; 0x80
    1094:	031b      	lsls	r3, r3, #12
    1096:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1098:	6848      	ldr	r0, [r1, #4]
    109a:	2801      	cmp	r0, #1
    109c:	d910      	bls.n	10c0 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    109e:	1e43      	subs	r3, r0, #1
    10a0:	4218      	tst	r0, r3
    10a2:	d134      	bne.n	110e <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    10a4:	2802      	cmp	r0, #2
    10a6:	d930      	bls.n	110a <system_gclk_gen_set_config+0x96>
    10a8:	2302      	movs	r3, #2
    10aa:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    10ac:	3201      	adds	r2, #1
						mask <<= 1) {
    10ae:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    10b0:	4298      	cmp	r0, r3
    10b2:	d8fb      	bhi.n	10ac <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    10b4:	0212      	lsls	r2, r2, #8
    10b6:	4332      	orrs	r2, r6
    10b8:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    10ba:	2380      	movs	r3, #128	; 0x80
    10bc:	035b      	lsls	r3, r3, #13
    10be:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    10c0:	7a0b      	ldrb	r3, [r1, #8]
    10c2:	2b00      	cmp	r3, #0
    10c4:	d002      	beq.n	10cc <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    10c6:	2380      	movs	r3, #128	; 0x80
    10c8:	039b      	lsls	r3, r3, #14
    10ca:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10cc:	4a13      	ldr	r2, [pc, #76]	; (111c <system_gclk_gen_set_config+0xa8>)
    10ce:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    10d0:	b25b      	sxtb	r3, r3
    10d2:	2b00      	cmp	r3, #0
    10d4:	dbfb      	blt.n	10ce <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    10d6:	4b12      	ldr	r3, [pc, #72]	; (1120 <system_gclk_gen_set_config+0xac>)
    10d8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    10da:	4b12      	ldr	r3, [pc, #72]	; (1124 <system_gclk_gen_set_config+0xb0>)
    10dc:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10de:	4a0f      	ldr	r2, [pc, #60]	; (111c <system_gclk_gen_set_config+0xa8>)
    10e0:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    10e2:	b25b      	sxtb	r3, r3
    10e4:	2b00      	cmp	r3, #0
    10e6:	dbfb      	blt.n	10e0 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    10e8:	4b0c      	ldr	r3, [pc, #48]	; (111c <system_gclk_gen_set_config+0xa8>)
    10ea:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    10ec:	001a      	movs	r2, r3
    10ee:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    10f0:	b25b      	sxtb	r3, r3
    10f2:	2b00      	cmp	r3, #0
    10f4:	dbfb      	blt.n	10ee <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    10f6:	4a09      	ldr	r2, [pc, #36]	; (111c <system_gclk_gen_set_config+0xa8>)
    10f8:	6853      	ldr	r3, [r2, #4]
    10fa:	2180      	movs	r1, #128	; 0x80
    10fc:	0249      	lsls	r1, r1, #9
    10fe:	400b      	ands	r3, r1
    1100:	431d      	orrs	r5, r3
    1102:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1104:	4b08      	ldr	r3, [pc, #32]	; (1128 <system_gclk_gen_set_config+0xb4>)
    1106:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1108:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    110a:	2200      	movs	r2, #0
    110c:	e7d2      	b.n	10b4 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    110e:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1110:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1112:	2380      	movs	r3, #128	; 0x80
    1114:	029b      	lsls	r3, r3, #10
    1116:	431d      	orrs	r5, r3
    1118:	e7d2      	b.n	10c0 <system_gclk_gen_set_config+0x4c>
    111a:	46c0      	nop			; (mov r8, r8)
    111c:	40000c00 	.word	0x40000c00
    1120:	00000181 	.word	0x00000181
    1124:	40000c08 	.word	0x40000c08
    1128:	000001c1 	.word	0x000001c1

0000112c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    112c:	b510      	push	{r4, lr}
    112e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1130:	4a0b      	ldr	r2, [pc, #44]	; (1160 <system_gclk_gen_enable+0x34>)
    1132:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1134:	b25b      	sxtb	r3, r3
    1136:	2b00      	cmp	r3, #0
    1138:	dbfb      	blt.n	1132 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    113a:	4b0a      	ldr	r3, [pc, #40]	; (1164 <system_gclk_gen_enable+0x38>)
    113c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    113e:	4b0a      	ldr	r3, [pc, #40]	; (1168 <system_gclk_gen_enable+0x3c>)
    1140:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1142:	4a07      	ldr	r2, [pc, #28]	; (1160 <system_gclk_gen_enable+0x34>)
    1144:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1146:	b25b      	sxtb	r3, r3
    1148:	2b00      	cmp	r3, #0
    114a:	dbfb      	blt.n	1144 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    114c:	4a04      	ldr	r2, [pc, #16]	; (1160 <system_gclk_gen_enable+0x34>)
    114e:	6851      	ldr	r1, [r2, #4]
    1150:	2380      	movs	r3, #128	; 0x80
    1152:	025b      	lsls	r3, r3, #9
    1154:	430b      	orrs	r3, r1
    1156:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1158:	4b04      	ldr	r3, [pc, #16]	; (116c <system_gclk_gen_enable+0x40>)
    115a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    115c:	bd10      	pop	{r4, pc}
    115e:	46c0      	nop			; (mov r8, r8)
    1160:	40000c00 	.word	0x40000c00
    1164:	00000181 	.word	0x00000181
    1168:	40000c04 	.word	0x40000c04
    116c:	000001c1 	.word	0x000001c1

00001170 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1170:	b570      	push	{r4, r5, r6, lr}
    1172:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1174:	4a1a      	ldr	r2, [pc, #104]	; (11e0 <system_gclk_gen_get_hz+0x70>)
    1176:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1178:	b25b      	sxtb	r3, r3
    117a:	2b00      	cmp	r3, #0
    117c:	dbfb      	blt.n	1176 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    117e:	4b19      	ldr	r3, [pc, #100]	; (11e4 <system_gclk_gen_get_hz+0x74>)
    1180:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1182:	4b19      	ldr	r3, [pc, #100]	; (11e8 <system_gclk_gen_get_hz+0x78>)
    1184:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1186:	4a16      	ldr	r2, [pc, #88]	; (11e0 <system_gclk_gen_get_hz+0x70>)
    1188:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    118a:	b25b      	sxtb	r3, r3
    118c:	2b00      	cmp	r3, #0
    118e:	dbfb      	blt.n	1188 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1190:	4e13      	ldr	r6, [pc, #76]	; (11e0 <system_gclk_gen_get_hz+0x70>)
    1192:	6870      	ldr	r0, [r6, #4]
    1194:	04c0      	lsls	r0, r0, #19
    1196:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1198:	4b14      	ldr	r3, [pc, #80]	; (11ec <system_gclk_gen_get_hz+0x7c>)
    119a:	4798      	blx	r3
    119c:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    119e:	4b12      	ldr	r3, [pc, #72]	; (11e8 <system_gclk_gen_get_hz+0x78>)
    11a0:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    11a2:	6876      	ldr	r6, [r6, #4]
    11a4:	02f6      	lsls	r6, r6, #11
    11a6:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    11a8:	4b11      	ldr	r3, [pc, #68]	; (11f0 <system_gclk_gen_get_hz+0x80>)
    11aa:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11ac:	4a0c      	ldr	r2, [pc, #48]	; (11e0 <system_gclk_gen_get_hz+0x70>)
    11ae:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    11b0:	b25b      	sxtb	r3, r3
    11b2:	2b00      	cmp	r3, #0
    11b4:	dbfb      	blt.n	11ae <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    11b6:	4b0a      	ldr	r3, [pc, #40]	; (11e0 <system_gclk_gen_get_hz+0x70>)
    11b8:	689c      	ldr	r4, [r3, #8]
    11ba:	0224      	lsls	r4, r4, #8
    11bc:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    11be:	4b0d      	ldr	r3, [pc, #52]	; (11f4 <system_gclk_gen_get_hz+0x84>)
    11c0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    11c2:	2e00      	cmp	r6, #0
    11c4:	d107      	bne.n	11d6 <system_gclk_gen_get_hz+0x66>
    11c6:	2c01      	cmp	r4, #1
    11c8:	d907      	bls.n	11da <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    11ca:	0021      	movs	r1, r4
    11cc:	0028      	movs	r0, r5
    11ce:	4b0a      	ldr	r3, [pc, #40]	; (11f8 <system_gclk_gen_get_hz+0x88>)
    11d0:	4798      	blx	r3
    11d2:	0005      	movs	r5, r0
    11d4:	e001      	b.n	11da <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    11d6:	3401      	adds	r4, #1
    11d8:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    11da:	0028      	movs	r0, r5
    11dc:	bd70      	pop	{r4, r5, r6, pc}
    11de:	46c0      	nop			; (mov r8, r8)
    11e0:	40000c00 	.word	0x40000c00
    11e4:	00000181 	.word	0x00000181
    11e8:	40000c04 	.word	0x40000c04
    11ec:	00000c45 	.word	0x00000c45
    11f0:	40000c08 	.word	0x40000c08
    11f4:	000001c1 	.word	0x000001c1
    11f8:	00001b01 	.word	0x00001b01

000011fc <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    11fc:	b510      	push	{r4, lr}
    11fe:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1200:	4b06      	ldr	r3, [pc, #24]	; (121c <system_gclk_chan_enable+0x20>)
    1202:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1204:	4b06      	ldr	r3, [pc, #24]	; (1220 <system_gclk_chan_enable+0x24>)
    1206:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1208:	4a06      	ldr	r2, [pc, #24]	; (1224 <system_gclk_chan_enable+0x28>)
    120a:	8853      	ldrh	r3, [r2, #2]
    120c:	2180      	movs	r1, #128	; 0x80
    120e:	01c9      	lsls	r1, r1, #7
    1210:	430b      	orrs	r3, r1
    1212:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1214:	4b04      	ldr	r3, [pc, #16]	; (1228 <system_gclk_chan_enable+0x2c>)
    1216:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1218:	bd10      	pop	{r4, pc}
    121a:	46c0      	nop			; (mov r8, r8)
    121c:	00000181 	.word	0x00000181
    1220:	40000c02 	.word	0x40000c02
    1224:	40000c00 	.word	0x40000c00
    1228:	000001c1 	.word	0x000001c1

0000122c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    122c:	b510      	push	{r4, lr}
    122e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1230:	4b0f      	ldr	r3, [pc, #60]	; (1270 <system_gclk_chan_disable+0x44>)
    1232:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1234:	4b0f      	ldr	r3, [pc, #60]	; (1274 <system_gclk_chan_disable+0x48>)
    1236:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1238:	4a0f      	ldr	r2, [pc, #60]	; (1278 <system_gclk_chan_disable+0x4c>)
    123a:	8853      	ldrh	r3, [r2, #2]
    123c:	051b      	lsls	r3, r3, #20
    123e:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1240:	8853      	ldrh	r3, [r2, #2]
    1242:	490e      	ldr	r1, [pc, #56]	; (127c <system_gclk_chan_disable+0x50>)
    1244:	400b      	ands	r3, r1
    1246:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1248:	8853      	ldrh	r3, [r2, #2]
    124a:	490d      	ldr	r1, [pc, #52]	; (1280 <system_gclk_chan_disable+0x54>)
    124c:	400b      	ands	r3, r1
    124e:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1250:	0011      	movs	r1, r2
    1252:	2280      	movs	r2, #128	; 0x80
    1254:	01d2      	lsls	r2, r2, #7
    1256:	884b      	ldrh	r3, [r1, #2]
    1258:	4213      	tst	r3, r2
    125a:	d1fc      	bne.n	1256 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    125c:	4906      	ldr	r1, [pc, #24]	; (1278 <system_gclk_chan_disable+0x4c>)
    125e:	884a      	ldrh	r2, [r1, #2]
    1260:	0203      	lsls	r3, r0, #8
    1262:	4806      	ldr	r0, [pc, #24]	; (127c <system_gclk_chan_disable+0x50>)
    1264:	4002      	ands	r2, r0
    1266:	4313      	orrs	r3, r2
    1268:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    126a:	4b06      	ldr	r3, [pc, #24]	; (1284 <system_gclk_chan_disable+0x58>)
    126c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    126e:	bd10      	pop	{r4, pc}
    1270:	00000181 	.word	0x00000181
    1274:	40000c02 	.word	0x40000c02
    1278:	40000c00 	.word	0x40000c00
    127c:	fffff0ff 	.word	0xfffff0ff
    1280:	ffffbfff 	.word	0xffffbfff
    1284:	000001c1 	.word	0x000001c1

00001288 <system_gclk_chan_set_config>:
{
    1288:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    128a:	780c      	ldrb	r4, [r1, #0]
    128c:	0224      	lsls	r4, r4, #8
    128e:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1290:	4b02      	ldr	r3, [pc, #8]	; (129c <system_gclk_chan_set_config+0x14>)
    1292:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1294:	b2a4      	uxth	r4, r4
    1296:	4b02      	ldr	r3, [pc, #8]	; (12a0 <system_gclk_chan_set_config+0x18>)
    1298:	805c      	strh	r4, [r3, #2]
}
    129a:	bd10      	pop	{r4, pc}
    129c:	0000122d 	.word	0x0000122d
    12a0:	40000c00 	.word	0x40000c00

000012a4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    12a4:	b510      	push	{r4, lr}
    12a6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    12a8:	4b06      	ldr	r3, [pc, #24]	; (12c4 <system_gclk_chan_get_hz+0x20>)
    12aa:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    12ac:	4b06      	ldr	r3, [pc, #24]	; (12c8 <system_gclk_chan_get_hz+0x24>)
    12ae:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    12b0:	4b06      	ldr	r3, [pc, #24]	; (12cc <system_gclk_chan_get_hz+0x28>)
    12b2:	885c      	ldrh	r4, [r3, #2]
    12b4:	0524      	lsls	r4, r4, #20
    12b6:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    12b8:	4b05      	ldr	r3, [pc, #20]	; (12d0 <system_gclk_chan_get_hz+0x2c>)
    12ba:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    12bc:	0020      	movs	r0, r4
    12be:	4b05      	ldr	r3, [pc, #20]	; (12d4 <system_gclk_chan_get_hz+0x30>)
    12c0:	4798      	blx	r3
}
    12c2:	bd10      	pop	{r4, pc}
    12c4:	00000181 	.word	0x00000181
    12c8:	40000c02 	.word	0x40000c02
    12cc:	40000c00 	.word	0x40000c00
    12d0:	000001c1 	.word	0x000001c1
    12d4:	00001171 	.word	0x00001171

000012d8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    12d8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    12da:	78d3      	ldrb	r3, [r2, #3]
    12dc:	2b00      	cmp	r3, #0
    12de:	d135      	bne.n	134c <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    12e0:	7813      	ldrb	r3, [r2, #0]
    12e2:	2b80      	cmp	r3, #128	; 0x80
    12e4:	d029      	beq.n	133a <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    12e6:	061b      	lsls	r3, r3, #24
    12e8:	2480      	movs	r4, #128	; 0x80
    12ea:	0264      	lsls	r4, r4, #9
    12ec:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    12ee:	7854      	ldrb	r4, [r2, #1]
    12f0:	2502      	movs	r5, #2
    12f2:	43ac      	bics	r4, r5
    12f4:	d106      	bne.n	1304 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    12f6:	7894      	ldrb	r4, [r2, #2]
    12f8:	2c00      	cmp	r4, #0
    12fa:	d120      	bne.n	133e <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    12fc:	2480      	movs	r4, #128	; 0x80
    12fe:	02a4      	lsls	r4, r4, #10
    1300:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1302:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1304:	7854      	ldrb	r4, [r2, #1]
    1306:	3c01      	subs	r4, #1
    1308:	2c01      	cmp	r4, #1
    130a:	d91c      	bls.n	1346 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    130c:	040d      	lsls	r5, r1, #16
    130e:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1310:	24a0      	movs	r4, #160	; 0xa0
    1312:	05e4      	lsls	r4, r4, #23
    1314:	432c      	orrs	r4, r5
    1316:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1318:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    131a:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    131c:	24d0      	movs	r4, #208	; 0xd0
    131e:	0624      	lsls	r4, r4, #24
    1320:	432c      	orrs	r4, r5
    1322:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1324:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1326:	78d4      	ldrb	r4, [r2, #3]
    1328:	2c00      	cmp	r4, #0
    132a:	d122      	bne.n	1372 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    132c:	035b      	lsls	r3, r3, #13
    132e:	d51c      	bpl.n	136a <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1330:	7893      	ldrb	r3, [r2, #2]
    1332:	2b01      	cmp	r3, #1
    1334:	d01e      	beq.n	1374 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1336:	6141      	str	r1, [r0, #20]
    1338:	e017      	b.n	136a <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    133a:	2300      	movs	r3, #0
    133c:	e7d7      	b.n	12ee <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    133e:	24c0      	movs	r4, #192	; 0xc0
    1340:	02e4      	lsls	r4, r4, #11
    1342:	4323      	orrs	r3, r4
    1344:	e7dd      	b.n	1302 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1346:	4c0d      	ldr	r4, [pc, #52]	; (137c <_system_pinmux_config+0xa4>)
    1348:	4023      	ands	r3, r4
    134a:	e7df      	b.n	130c <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    134c:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    134e:	040c      	lsls	r4, r1, #16
    1350:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1352:	23a0      	movs	r3, #160	; 0xa0
    1354:	05db      	lsls	r3, r3, #23
    1356:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1358:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    135a:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    135c:	23d0      	movs	r3, #208	; 0xd0
    135e:	061b      	lsls	r3, r3, #24
    1360:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1362:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1364:	78d3      	ldrb	r3, [r2, #3]
    1366:	2b00      	cmp	r3, #0
    1368:	d103      	bne.n	1372 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    136a:	7853      	ldrb	r3, [r2, #1]
    136c:	3b01      	subs	r3, #1
    136e:	2b01      	cmp	r3, #1
    1370:	d902      	bls.n	1378 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1372:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1374:	6181      	str	r1, [r0, #24]
    1376:	e7f8      	b.n	136a <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1378:	6081      	str	r1, [r0, #8]
}
    137a:	e7fa      	b.n	1372 <_system_pinmux_config+0x9a>
    137c:	fffbffff 	.word	0xfffbffff

00001380 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1380:	b510      	push	{r4, lr}
    1382:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1384:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1386:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1388:	2900      	cmp	r1, #0
    138a:	d104      	bne.n	1396 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    138c:	0943      	lsrs	r3, r0, #5
    138e:	01db      	lsls	r3, r3, #7
    1390:	4905      	ldr	r1, [pc, #20]	; (13a8 <system_pinmux_pin_set_config+0x28>)
    1392:	468c      	mov	ip, r1
    1394:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1396:	241f      	movs	r4, #31
    1398:	4020      	ands	r0, r4
    139a:	2101      	movs	r1, #1
    139c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    139e:	0018      	movs	r0, r3
    13a0:	4b02      	ldr	r3, [pc, #8]	; (13ac <system_pinmux_pin_set_config+0x2c>)
    13a2:	4798      	blx	r3
}
    13a4:	bd10      	pop	{r4, pc}
    13a6:	46c0      	nop			; (mov r8, r8)
    13a8:	41004400 	.word	0x41004400
    13ac:	000012d9 	.word	0x000012d9

000013b0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    13b0:	4770      	bx	lr
	...

000013b4 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    13b4:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    13b6:	4b05      	ldr	r3, [pc, #20]	; (13cc <system_init+0x18>)
    13b8:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    13ba:	4b05      	ldr	r3, [pc, #20]	; (13d0 <system_init+0x1c>)
    13bc:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    13be:	4b05      	ldr	r3, [pc, #20]	; (13d4 <system_init+0x20>)
    13c0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    13c2:	4b05      	ldr	r3, [pc, #20]	; (13d8 <system_init+0x24>)
    13c4:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    13c6:	4b05      	ldr	r3, [pc, #20]	; (13dc <system_init+0x28>)
    13c8:	4798      	blx	r3
}
    13ca:	bd10      	pop	{r4, pc}
    13cc:	00000ef5 	.word	0x00000ef5
    13d0:	000001f1 	.word	0x000001f1
    13d4:	000013b1 	.word	0x000013b1
    13d8:	000013b1 	.word	0x000013b1
    13dc:	000013b1 	.word	0x000013b1

000013e0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    13e0:	e7fe      	b.n	13e0 <Dummy_Handler>
	...

000013e4 <Reset_Handler>:
{
    13e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    13e6:	4a2a      	ldr	r2, [pc, #168]	; (1490 <Reset_Handler+0xac>)
    13e8:	4b2a      	ldr	r3, [pc, #168]	; (1494 <Reset_Handler+0xb0>)
    13ea:	429a      	cmp	r2, r3
    13ec:	d011      	beq.n	1412 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    13ee:	001a      	movs	r2, r3
    13f0:	4b29      	ldr	r3, [pc, #164]	; (1498 <Reset_Handler+0xb4>)
    13f2:	429a      	cmp	r2, r3
    13f4:	d20d      	bcs.n	1412 <Reset_Handler+0x2e>
    13f6:	4a29      	ldr	r2, [pc, #164]	; (149c <Reset_Handler+0xb8>)
    13f8:	3303      	adds	r3, #3
    13fa:	1a9b      	subs	r3, r3, r2
    13fc:	089b      	lsrs	r3, r3, #2
    13fe:	3301      	adds	r3, #1
    1400:	009b      	lsls	r3, r3, #2
    1402:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1404:	4823      	ldr	r0, [pc, #140]	; (1494 <Reset_Handler+0xb0>)
    1406:	4922      	ldr	r1, [pc, #136]	; (1490 <Reset_Handler+0xac>)
    1408:	588c      	ldr	r4, [r1, r2]
    140a:	5084      	str	r4, [r0, r2]
    140c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    140e:	429a      	cmp	r2, r3
    1410:	d1fa      	bne.n	1408 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1412:	4a23      	ldr	r2, [pc, #140]	; (14a0 <Reset_Handler+0xbc>)
    1414:	4b23      	ldr	r3, [pc, #140]	; (14a4 <Reset_Handler+0xc0>)
    1416:	429a      	cmp	r2, r3
    1418:	d20a      	bcs.n	1430 <Reset_Handler+0x4c>
    141a:	43d3      	mvns	r3, r2
    141c:	4921      	ldr	r1, [pc, #132]	; (14a4 <Reset_Handler+0xc0>)
    141e:	185b      	adds	r3, r3, r1
    1420:	2103      	movs	r1, #3
    1422:	438b      	bics	r3, r1
    1424:	3304      	adds	r3, #4
    1426:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1428:	2100      	movs	r1, #0
    142a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    142c:	4293      	cmp	r3, r2
    142e:	d1fc      	bne.n	142a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1430:	4a1d      	ldr	r2, [pc, #116]	; (14a8 <Reset_Handler+0xc4>)
    1432:	21ff      	movs	r1, #255	; 0xff
    1434:	4b1d      	ldr	r3, [pc, #116]	; (14ac <Reset_Handler+0xc8>)
    1436:	438b      	bics	r3, r1
    1438:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    143a:	39fd      	subs	r1, #253	; 0xfd
    143c:	2390      	movs	r3, #144	; 0x90
    143e:	005b      	lsls	r3, r3, #1
    1440:	4a1b      	ldr	r2, [pc, #108]	; (14b0 <Reset_Handler+0xcc>)
    1442:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1444:	4a1b      	ldr	r2, [pc, #108]	; (14b4 <Reset_Handler+0xd0>)
    1446:	78d3      	ldrb	r3, [r2, #3]
    1448:	2503      	movs	r5, #3
    144a:	43ab      	bics	r3, r5
    144c:	2402      	movs	r4, #2
    144e:	4323      	orrs	r3, r4
    1450:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1452:	78d3      	ldrb	r3, [r2, #3]
    1454:	270c      	movs	r7, #12
    1456:	43bb      	bics	r3, r7
    1458:	2608      	movs	r6, #8
    145a:	4333      	orrs	r3, r6
    145c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    145e:	4b16      	ldr	r3, [pc, #88]	; (14b8 <Reset_Handler+0xd4>)
    1460:	7b98      	ldrb	r0, [r3, #14]
    1462:	2230      	movs	r2, #48	; 0x30
    1464:	4390      	bics	r0, r2
    1466:	2220      	movs	r2, #32
    1468:	4310      	orrs	r0, r2
    146a:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    146c:	7b99      	ldrb	r1, [r3, #14]
    146e:	43b9      	bics	r1, r7
    1470:	4331      	orrs	r1, r6
    1472:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1474:	7b9a      	ldrb	r2, [r3, #14]
    1476:	43aa      	bics	r2, r5
    1478:	4322      	orrs	r2, r4
    147a:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    147c:	4a0f      	ldr	r2, [pc, #60]	; (14bc <Reset_Handler+0xd8>)
    147e:	6853      	ldr	r3, [r2, #4]
    1480:	2180      	movs	r1, #128	; 0x80
    1482:	430b      	orrs	r3, r1
    1484:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1486:	4b0e      	ldr	r3, [pc, #56]	; (14c0 <Reset_Handler+0xdc>)
    1488:	4798      	blx	r3
        main();
    148a:	4b0e      	ldr	r3, [pc, #56]	; (14c4 <Reset_Handler+0xe0>)
    148c:	4798      	blx	r3
    148e:	e7fe      	b.n	148e <Reset_Handler+0xaa>
    1490:	000020a4 	.word	0x000020a4
    1494:	20000000 	.word	0x20000000
    1498:	20000074 	.word	0x20000074
    149c:	20000004 	.word	0x20000004
    14a0:	20000074 	.word	0x20000074
    14a4:	20000130 	.word	0x20000130
    14a8:	e000ed00 	.word	0xe000ed00
    14ac:	00000000 	.word	0x00000000
    14b0:	41007000 	.word	0x41007000
    14b4:	41005000 	.word	0x41005000
    14b8:	41004800 	.word	0x41004800
    14bc:	41004000 	.word	0x41004000
    14c0:	00001c6d 	.word	0x00001c6d
    14c4:	000019e1 	.word	0x000019e1

000014c8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    14c8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    14ca:	4a06      	ldr	r2, [pc, #24]	; (14e4 <_sbrk+0x1c>)
    14cc:	6812      	ldr	r2, [r2, #0]
    14ce:	2a00      	cmp	r2, #0
    14d0:	d004      	beq.n	14dc <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    14d2:	4a04      	ldr	r2, [pc, #16]	; (14e4 <_sbrk+0x1c>)
    14d4:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    14d6:	18c3      	adds	r3, r0, r3
    14d8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    14da:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    14dc:	4902      	ldr	r1, [pc, #8]	; (14e8 <_sbrk+0x20>)
    14de:	4a01      	ldr	r2, [pc, #4]	; (14e4 <_sbrk+0x1c>)
    14e0:	6011      	str	r1, [r2, #0]
    14e2:	e7f6      	b.n	14d2 <_sbrk+0xa>
    14e4:	200000cc 	.word	0x200000cc
    14e8:	20002130 	.word	0x20002130

000014ec <configure_usart>:
}


/**************************SERCOM STUFF*******************************/
void configure_usart(void)
{
    14ec:	b530      	push	{r4, r5, lr}
    14ee:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    14f0:	2380      	movs	r3, #128	; 0x80
    14f2:	05db      	lsls	r3, r3, #23
    14f4:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    14f6:	2300      	movs	r3, #0
    14f8:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    14fa:	22ff      	movs	r2, #255	; 0xff
    14fc:	4669      	mov	r1, sp
    14fe:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1500:	2200      	movs	r2, #0
    1502:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1504:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    1506:	2196      	movs	r1, #150	; 0x96
    1508:	0189      	lsls	r1, r1, #6
    150a:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    150c:	2101      	movs	r1, #1
    150e:	2024      	movs	r0, #36	; 0x24
    1510:	466c      	mov	r4, sp
    1512:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1514:	3001      	adds	r0, #1
    1516:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1518:	3125      	adds	r1, #37	; 0x25
    151a:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    151c:	3101      	adds	r1, #1
    151e:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1520:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1522:	3105      	adds	r1, #5
    1524:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1526:	3101      	adds	r1, #1
    1528:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    152a:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    152c:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    152e:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1530:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1532:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1534:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1536:	2313      	movs	r3, #19
    1538:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    153a:	7762      	strb	r2, [r4, #29]
		}
	}
	#else
	{
		config_usart.baudrate    = 9600;
		config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    153c:	2380      	movs	r3, #128	; 0x80
    153e:	035b      	lsls	r3, r3, #13
    1540:	9303      	str	r3, [sp, #12]
		config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    1542:	4b12      	ldr	r3, [pc, #72]	; (158c <configure_usart+0xa0>)
    1544:	930c      	str	r3, [sp, #48]	; 0x30
		config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    1546:	4b12      	ldr	r3, [pc, #72]	; (1590 <configure_usart+0xa4>)
    1548:	930d      	str	r3, [sp, #52]	; 0x34
		config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    154a:	2301      	movs	r3, #1
    154c:	425b      	negs	r3, r3
    154e:	930e      	str	r3, [sp, #56]	; 0x38
		config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    1550:	930f      	str	r3, [sp, #60]	; 0x3c
		while (usart_init(&usart_instance,
    1552:	4d10      	ldr	r5, [pc, #64]	; (1594 <configure_usart+0xa8>)
    1554:	4c10      	ldr	r4, [pc, #64]	; (1598 <configure_usart+0xac>)
    1556:	466a      	mov	r2, sp
    1558:	4910      	ldr	r1, [pc, #64]	; (159c <configure_usart+0xb0>)
    155a:	0028      	movs	r0, r5
    155c:	47a0      	blx	r4
    155e:	2800      	cmp	r0, #0
    1560:	d1f9      	bne.n	1556 <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1562:	4d0c      	ldr	r5, [pc, #48]	; (1594 <configure_usart+0xa8>)
    1564:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1566:	0020      	movs	r0, r4
    1568:	4b0d      	ldr	r3, [pc, #52]	; (15a0 <configure_usart+0xb4>)
    156a:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    156c:	231f      	movs	r3, #31
    156e:	4018      	ands	r0, r3
    1570:	3b1e      	subs	r3, #30
    1572:	4083      	lsls	r3, r0
    1574:	4a0b      	ldr	r2, [pc, #44]	; (15a4 <configure_usart+0xb8>)
    1576:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1578:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    157a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    157c:	2b00      	cmp	r3, #0
    157e:	d1fc      	bne.n	157a <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1580:	6823      	ldr	r3, [r4, #0]
    1582:	2202      	movs	r2, #2
    1584:	4313      	orrs	r3, r2
    1586:	6023      	str	r3, [r4, #0]
		EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {
		}
	}
	#endif
	usart_enable(&usart_instance);
}
    1588:	b011      	add	sp, #68	; 0x44
    158a:	bd30      	pop	{r4, r5, pc}
    158c:	00160002 	.word	0x00160002
    1590:	00170002 	.word	0x00170002
    1594:	200000f0 	.word	0x200000f0
    1598:	00000691 	.word	0x00000691
    159c:	42001400 	.word	0x42001400
    15a0:	00000601 	.word	0x00000601
    15a4:	e000e100 	.word	0xe000e100

000015a8 <LCD_Fast_Fill>:
		(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
	REG_PORT_OUTSET1 = LCD_CS;
}

void LCD_Fast_Fill(int ch, int cl, long pix)
{
    15a8:	b570      	push	{r4, r5, r6, lr}
	int blocks;

	REG_PORT_OUTCLR1 = 0x0000ffff;
    15aa:	4c19      	ldr	r4, [pc, #100]	; (1610 <LCD_Fast_Fill+0x68>)
    15ac:	4b19      	ldr	r3, [pc, #100]	; (1614 <LCD_Fast_Fill+0x6c>)
    15ae:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTSET1 = (ch << 8) | cl;
    15b0:	0200      	lsls	r0, r0, #8
    15b2:	4301      	orrs	r1, r0
    15b4:	4b18      	ldr	r3, [pc, #96]	; (1618 <LCD_Fast_Fill+0x70>)
    15b6:	6019      	str	r1, [r3, #0]

	blocks = pix/16;
    15b8:	17d3      	asrs	r3, r2, #31
    15ba:	260f      	movs	r6, #15
    15bc:	401e      	ands	r6, r3
    15be:	18b6      	adds	r6, r6, r2
    15c0:	1136      	asrs	r6, r6, #4
	for (int i=0; i<blocks; i++)
    15c2:	2500      	movs	r5, #0
    15c4:	2e00      	cmp	r6, #0
    15c6:	dd0c      	ble.n	15e2 <LCD_Fast_Fill+0x3a>
	{
		for (int j=0; j<16; j++)
		{
			REG_PORT_OUTCLR1 = LCD_WR;
    15c8:	4c12      	ldr	r4, [pc, #72]	; (1614 <LCD_Fast_Fill+0x6c>)
    15ca:	2180      	movs	r1, #128	; 0x80
    15cc:	0289      	lsls	r1, r1, #10
			REG_PORT_OUTSET1 = LCD_WR;
    15ce:	4812      	ldr	r0, [pc, #72]	; (1618 <LCD_Fast_Fill+0x70>)
{
    15d0:	2310      	movs	r3, #16
			REG_PORT_OUTCLR1 = LCD_WR;
    15d2:	6021      	str	r1, [r4, #0]
			REG_PORT_OUTSET1 = LCD_WR;
    15d4:	6001      	str	r1, [r0, #0]
    15d6:	3b01      	subs	r3, #1
		for (int j=0; j<16; j++)
    15d8:	2b00      	cmp	r3, #0
    15da:	d1fa      	bne.n	15d2 <LCD_Fast_Fill+0x2a>
	for (int i=0; i<blocks; i++)
    15dc:	3501      	adds	r5, #1
    15de:	42ae      	cmp	r6, r5
    15e0:	d1f6      	bne.n	15d0 <LCD_Fast_Fill+0x28>
		}
	}
	
	if ((pix % 16) != 0)
    15e2:	0713      	lsls	r3, r2, #28
    15e4:	d013      	beq.n	160e <LCD_Fast_Fill+0x66>
		for (int i=0; i<(pix % 16)+1; i++)
    15e6:	17d3      	asrs	r3, r2, #31
    15e8:	0f1b      	lsrs	r3, r3, #28
    15ea:	18d2      	adds	r2, r2, r3
    15ec:	210f      	movs	r1, #15
    15ee:	4011      	ands	r1, r2
    15f0:	1ac9      	subs	r1, r1, r3
    15f2:	1c4b      	adds	r3, r1, #1
    15f4:	2b00      	cmp	r3, #0
    15f6:	dd0a      	ble.n	160e <LCD_Fast_Fill+0x66>
    15f8:	0019      	movs	r1, r3
    15fa:	2300      	movs	r3, #0
		{
			REG_PORT_OUTCLR1 = LCD_WR;
    15fc:	4c05      	ldr	r4, [pc, #20]	; (1614 <LCD_Fast_Fill+0x6c>)
    15fe:	2280      	movs	r2, #128	; 0x80
    1600:	0292      	lsls	r2, r2, #10
			REG_PORT_OUTSET1 = LCD_WR;
    1602:	4805      	ldr	r0, [pc, #20]	; (1618 <LCD_Fast_Fill+0x70>)
			REG_PORT_OUTCLR1 = LCD_WR;
    1604:	6022      	str	r2, [r4, #0]
			REG_PORT_OUTSET1 = LCD_WR;
    1606:	6002      	str	r2, [r0, #0]
		for (int i=0; i<(pix % 16)+1; i++)
    1608:	3301      	adds	r3, #1
    160a:	4299      	cmp	r1, r3
    160c:	d1fa      	bne.n	1604 <LCD_Fast_Fill+0x5c>
		}
}
    160e:	bd70      	pop	{r4, r5, r6, pc}
    1610:	0000ffff 	.word	0x0000ffff
    1614:	41004494 	.word	0x41004494
    1618:	41004498 	.word	0x41004498

0000161c <setColorRGB>:
{
	setXY(0,0,display_X_size,display_Y_size);
}

void setColorRGB(unsigned char r, unsigned char g, unsigned char b)
{
    161c:	b510      	push	{r4, lr}
	fore_Color_High = ((r&248)|g>>5);
    161e:	094b      	lsrs	r3, r1, #5
    1620:	2407      	movs	r4, #7
    1622:	43a0      	bics	r0, r4
    1624:	4318      	orrs	r0, r3
    1626:	4b05      	ldr	r3, [pc, #20]	; (163c <setColorRGB+0x20>)
    1628:	8018      	strh	r0, [r3, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    162a:	00c9      	lsls	r1, r1, #3
    162c:	23e0      	movs	r3, #224	; 0xe0
    162e:	4019      	ands	r1, r3
    1630:	08d2      	lsrs	r2, r2, #3
    1632:	430a      	orrs	r2, r1
    1634:	4b02      	ldr	r3, [pc, #8]	; (1640 <setColorRGB+0x24>)
    1636:	801a      	strh	r2, [r3, #0]
}
    1638:	bd10      	pop	{r4, pc}
    163a:	46c0      	nop			; (mov r8, r8)
    163c:	20000126 	.word	0x20000126
    1640:	20000128 	.word	0x20000128

00001644 <LCD_Write_Bus>:
	LCD_Write_COM16(0x2c,0x00);
}


void LCD_Write_Bus(char VH, char VL)
{
    1644:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = 0x0000ffff;
    1646:	4c06      	ldr	r4, [pc, #24]	; (1660 <LCD_Write_Bus+0x1c>)
    1648:	4b06      	ldr	r3, [pc, #24]	; (1664 <LCD_Write_Bus+0x20>)
    164a:	6023      	str	r3, [r4, #0]
	REG_PORT_OUTSET1 = (VH << 8) | VL;
    164c:	0200      	lsls	r0, r0, #8
    164e:	4301      	orrs	r1, r0
    1650:	4b05      	ldr	r3, [pc, #20]	; (1668 <LCD_Write_Bus+0x24>)
    1652:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    1654:	2280      	movs	r2, #128	; 0x80
    1656:	0292      	lsls	r2, r2, #10
    1658:	6022      	str	r2, [r4, #0]
	REG_PORT_OUTSET1 = LCD_WR;
    165a:	601a      	str	r2, [r3, #0]

}
    165c:	bd10      	pop	{r4, pc}
    165e:	46c0      	nop			; (mov r8, r8)
    1660:	41004494 	.word	0x41004494
    1664:	0000ffff 	.word	0x0000ffff
    1668:	41004498 	.word	0x41004498

0000166c <LCD_Write_COM16>:

void LCD_Write_COM16(char VH, char VL)
{
    166c:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_DC;
    166e:	2280      	movs	r2, #128	; 0x80
    1670:	0412      	lsls	r2, r2, #16
    1672:	4b02      	ldr	r3, [pc, #8]	; (167c <LCD_Write_COM16+0x10>)
    1674:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(VH,VL);
    1676:	4b02      	ldr	r3, [pc, #8]	; (1680 <LCD_Write_COM16+0x14>)
    1678:	4798      	blx	r3
}
    167a:	bd10      	pop	{r4, pc}
    167c:	41004494 	.word	0x41004494
    1680:	00001645 	.word	0x00001645

00001684 <LCD_Write_DATA8>:
	REG_PORT_OUTSET1 = LCD_DC;
	LCD_Write_Bus(VH,VL);
}

void LCD_Write_DATA8(char VL)
{
    1684:	b510      	push	{r4, lr}
    1686:	0001      	movs	r1, r0
	REG_PORT_OUTSET1 = LCD_DC;
    1688:	2280      	movs	r2, #128	; 0x80
    168a:	0412      	lsls	r2, r2, #16
    168c:	4b02      	ldr	r3, [pc, #8]	; (1698 <LCD_Write_DATA8+0x14>)
    168e:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(0x00, VL);
    1690:	2000      	movs	r0, #0
    1692:	4b02      	ldr	r3, [pc, #8]	; (169c <LCD_Write_DATA8+0x18>)
    1694:	4798      	blx	r3
}
    1696:	bd10      	pop	{r4, pc}
    1698:	41004498 	.word	0x41004498
    169c:	00001645 	.word	0x00001645

000016a0 <setXY>:
{
    16a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    16a2:	b083      	sub	sp, #12
    16a4:	000e      	movs	r6, r1
    16a6:	9300      	str	r3, [sp, #0]
	y1=display_Y_size-y1;
    16a8:	4b1c      	ldr	r3, [pc, #112]	; (171c <setXY+0x7c>)
    16aa:	881d      	ldrh	r5, [r3, #0]
    16ac:	1a28      	subs	r0, r5, r0
    16ae:	b287      	uxth	r7, r0
	y2=display_Y_size-y2;
    16b0:	1aad      	subs	r5, r5, r2
    16b2:	b2ad      	uxth	r5, r5
	LCD_Write_COM16(0x2a,0x00);
    16b4:	2100      	movs	r1, #0
    16b6:	202a      	movs	r0, #42	; 0x2a
    16b8:	4c19      	ldr	r4, [pc, #100]	; (1720 <setXY+0x80>)
    16ba:	47a0      	blx	r4
	LCD_Write_DATA8(x1>>8);
    16bc:	9601      	str	r6, [sp, #4]
    16be:	0a30      	lsrs	r0, r6, #8
    16c0:	4e18      	ldr	r6, [pc, #96]	; (1724 <setXY+0x84>)
    16c2:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x01);
    16c4:	2101      	movs	r1, #1
    16c6:	202a      	movs	r0, #42	; 0x2a
    16c8:	47a0      	blx	r4
	LCD_Write_DATA8(x1);
    16ca:	466b      	mov	r3, sp
    16cc:	7918      	ldrb	r0, [r3, #4]
    16ce:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x02);
    16d0:	2102      	movs	r1, #2
    16d2:	202a      	movs	r0, #42	; 0x2a
    16d4:	47a0      	blx	r4
	LCD_Write_DATA8(x2>>8);
    16d6:	9b00      	ldr	r3, [sp, #0]
    16d8:	0a18      	lsrs	r0, r3, #8
    16da:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x03);
    16dc:	2103      	movs	r1, #3
    16de:	202a      	movs	r0, #42	; 0x2a
    16e0:	47a0      	blx	r4
	LCD_Write_DATA8(x2);
    16e2:	466b      	mov	r3, sp
    16e4:	7818      	ldrb	r0, [r3, #0]
    16e6:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x00);
    16e8:	2100      	movs	r1, #0
    16ea:	202b      	movs	r0, #43	; 0x2b
    16ec:	47a0      	blx	r4
	LCD_Write_DATA8(y1>>8);
    16ee:	0a28      	lsrs	r0, r5, #8
    16f0:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x01);
    16f2:	2101      	movs	r1, #1
    16f4:	202b      	movs	r0, #43	; 0x2b
    16f6:	47a0      	blx	r4
	LCD_Write_DATA8(y1);
    16f8:	b2e8      	uxtb	r0, r5
    16fa:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x02);
    16fc:	2102      	movs	r1, #2
    16fe:	202b      	movs	r0, #43	; 0x2b
    1700:	47a0      	blx	r4
	LCD_Write_DATA8(y2>>8);
    1702:	0a38      	lsrs	r0, r7, #8
    1704:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x03);
    1706:	2103      	movs	r1, #3
    1708:	202b      	movs	r0, #43	; 0x2b
    170a:	47a0      	blx	r4
	LCD_Write_DATA8(y2);
    170c:	b2f8      	uxtb	r0, r7
    170e:	47b0      	blx	r6
	LCD_Write_COM16(0x2c,0x00);
    1710:	2100      	movs	r1, #0
    1712:	202c      	movs	r0, #44	; 0x2c
    1714:	47a0      	blx	r4
}
    1716:	b003      	add	sp, #12
    1718:	bdf0      	pop	{r4, r5, r6, r7, pc}
    171a:	46c0      	nop			; (mov r8, r8)
    171c:	2000000c 	.word	0x2000000c
    1720:	0000166d 	.word	0x0000166d
    1724:	00001685 	.word	0x00001685

00001728 <fillRect>:
{
    1728:	b5f0      	push	{r4, r5, r6, r7, lr}
    172a:	46ce      	mov	lr, r9
    172c:	4647      	mov	r7, r8
    172e:	b580      	push	{r7, lr}
    1730:	b083      	sub	sp, #12
    1732:	4681      	mov	r9, r0
    1734:	4688      	mov	r8, r1
    1736:	0015      	movs	r5, r2
    1738:	001c      	movs	r4, r3
	if (x1>x2)
    173a:	4290      	cmp	r0, r2
    173c:	dd02      	ble.n	1744 <fillRect+0x1c>
    173e:	0403      	lsls	r3, r0, #16
		SwapUint16(x1, x2);
    1740:	4691      	mov	r9, r2
    1742:	0c1d      	lsrs	r5, r3, #16
	if (y1>y2)
    1744:	45a0      	cmp	r8, r4
    1746:	dd03      	ble.n	1750 <fillRect+0x28>
    1748:	4643      	mov	r3, r8
    174a:	041b      	lsls	r3, r3, #16
		SwapUint16(y1, y2);
    174c:	46a0      	mov	r8, r4
    174e:	0c1c      	lsrs	r4, r3, #16
	REG_PORT_OUTCLR1 = LCD_CS;
    1750:	2780      	movs	r7, #128	; 0x80
    1752:	03ff      	lsls	r7, r7, #15
    1754:	4b12      	ldr	r3, [pc, #72]	; (17a0 <fillRect+0x78>)
    1756:	601f      	str	r7, [r3, #0]
	setXY(x1, y1, x2, y2);
    1758:	b2a3      	uxth	r3, r4
    175a:	b2aa      	uxth	r2, r5
    175c:	4641      	mov	r1, r8
    175e:	4668      	mov	r0, sp
    1760:	80c1      	strh	r1, [r0, #6]
    1762:	88c1      	ldrh	r1, [r0, #6]
    1764:	4648      	mov	r0, r9
    1766:	466e      	mov	r6, sp
    1768:	80f0      	strh	r0, [r6, #6]
    176a:	88f0      	ldrh	r0, [r6, #6]
    176c:	4e0d      	ldr	r6, [pc, #52]	; (17a4 <fillRect+0x7c>)
    176e:	47b0      	blx	r6
	REG_PORT_OUTSET1 = LCD_DC;
    1770:	4e0d      	ldr	r6, [pc, #52]	; (17a8 <fillRect+0x80>)
    1772:	2380      	movs	r3, #128	; 0x80
    1774:	041b      	lsls	r3, r3, #16
    1776:	6033      	str	r3, [r6, #0]
		(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
    1778:	464b      	mov	r3, r9
    177a:	1aed      	subs	r5, r5, r3
    177c:	3501      	adds	r5, #1
    177e:	4643      	mov	r3, r8
    1780:	1ae2      	subs	r2, r4, r3
    1782:	3201      	adds	r2, #1
	LCD_Fast_Fill(fore_Color_High, fore_Color_Low, 
    1784:	436a      	muls	r2, r5
    1786:	4b09      	ldr	r3, [pc, #36]	; (17ac <fillRect+0x84>)
    1788:	8819      	ldrh	r1, [r3, #0]
    178a:	4b09      	ldr	r3, [pc, #36]	; (17b0 <fillRect+0x88>)
    178c:	8818      	ldrh	r0, [r3, #0]
    178e:	4b09      	ldr	r3, [pc, #36]	; (17b4 <fillRect+0x8c>)
    1790:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    1792:	6037      	str	r7, [r6, #0]
}
    1794:	b003      	add	sp, #12
    1796:	bc0c      	pop	{r2, r3}
    1798:	4690      	mov	r8, r2
    179a:	4699      	mov	r9, r3
    179c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    179e:	46c0      	nop			; (mov r8, r8)
    17a0:	41004494 	.word	0x41004494
    17a4:	000016a1 	.word	0x000016a1
    17a8:	41004498 	.word	0x41004498
    17ac:	20000128 	.word	0x20000128
    17b0:	20000126 	.word	0x20000126
    17b4:	000015a9 	.word	0x000015a9

000017b8 <clrXY>:
{
    17b8:	b510      	push	{r4, lr}
	setXY(0,0,display_X_size,display_Y_size);
    17ba:	4b04      	ldr	r3, [pc, #16]	; (17cc <clrXY+0x14>)
    17bc:	881b      	ldrh	r3, [r3, #0]
    17be:	4a04      	ldr	r2, [pc, #16]	; (17d0 <clrXY+0x18>)
    17c0:	8812      	ldrh	r2, [r2, #0]
    17c2:	2100      	movs	r1, #0
    17c4:	2000      	movs	r0, #0
    17c6:	4c03      	ldr	r4, [pc, #12]	; (17d4 <clrXY+0x1c>)
    17c8:	47a0      	blx	r4
}
    17ca:	bd10      	pop	{r4, pc}
    17cc:	2000000c 	.word	0x2000000c
    17d0:	2000000a 	.word	0x2000000a
    17d4:	000016a1 	.word	0x000016a1

000017d8 <clrScr>:
{
    17d8:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_CS;
    17da:	2280      	movs	r2, #128	; 0x80
    17dc:	03d2      	lsls	r2, r2, #15
    17de:	4b02      	ldr	r3, [pc, #8]	; (17e8 <clrScr+0x10>)
    17e0:	601a      	str	r2, [r3, #0]
	clrXY();
    17e2:	4b02      	ldr	r3, [pc, #8]	; (17ec <clrScr+0x14>)
    17e4:	4798      	blx	r3
}
    17e6:	bd10      	pop	{r4, pc}
    17e8:	41004494 	.word	0x41004494
    17ec:	000017b9 	.word	0x000017b9

000017f0 <SetBrightness>:



void SetBrightness(char brightness)
{
    17f0:	b570      	push	{r4, r5, r6, lr}
    17f2:	0005      	movs	r5, r0
	REG_PORT_OUTCLR1 = LCD_CS;
    17f4:	2480      	movs	r4, #128	; 0x80
    17f6:	03e4      	lsls	r4, r4, #15
    17f8:	4b05      	ldr	r3, [pc, #20]	; (1810 <SetBrightness+0x20>)
    17fa:	601c      	str	r4, [r3, #0]
	LCD_Write_COM16(0x00,0x51);
    17fc:	2151      	movs	r1, #81	; 0x51
    17fe:	2000      	movs	r0, #0
    1800:	4b04      	ldr	r3, [pc, #16]	; (1814 <SetBrightness+0x24>)
    1802:	4798      	blx	r3
	LCD_Write_DATA8(brightness);
    1804:	0028      	movs	r0, r5
    1806:	4b04      	ldr	r3, [pc, #16]	; (1818 <SetBrightness+0x28>)
    1808:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    180a:	4b04      	ldr	r3, [pc, #16]	; (181c <SetBrightness+0x2c>)
    180c:	601c      	str	r4, [r3, #0]
}
    180e:	bd70      	pop	{r4, r5, r6, pc}
    1810:	41004494 	.word	0x41004494
    1814:	0000166d 	.word	0x0000166d
    1818:	00001685 	.word	0x00001685
    181c:	41004498 	.word	0x41004498

00001820 <drawKare>:
//	graphic in the entire project. Please note this is the most
//	space efficient way to do this; a 40x31 bitmap is 930 bytes, 
//	whereas	this is (104*2)+28+20, or 256 bytes.
/*********************************************************************/
void drawKare(int emotion)
{
    1820:	b5f0      	push	{r4, r5, r6, r7, lr}
    1822:	b0c1      	sub	sp, #260	; 0x104
    1824:	0007      	movs	r7, r0
	uint16_t body[104] = {10,10,20,20,20,0,380,10,380,10,390,20,0,
    1826:	22d0      	movs	r2, #208	; 0xd0
    1828:	4930      	ldr	r1, [pc, #192]	; (18ec <drawKare+0xcc>)
    182a:	a80c      	add	r0, sp, #48	; 0x30
    182c:	4b30      	ldr	r3, [pc, #192]	; (18f0 <drawKare+0xd0>)
    182e:	4798      	blx	r3
		50,120,0,130,50,140,0,150,50,160,0,170,50,180,0,190,50,200,
		300,200,370,210,30,220,370,230,30,240,370,250,30,260,370,
		270,90,280,300,290};
		
	//Yeah, these are uint8 arrays.		
	uint8_t happyTerm[28] = {180,80,190,130,170,130,190,140,140,
    1830:	a805      	add	r0, sp, #20
    1832:	4b30      	ldr	r3, [pc, #192]	; (18f4 <drawKare+0xd4>)
    1834:	001a      	movs	r2, r3
    1836:	3250      	adds	r2, #80	; 0x50
    1838:	0001      	movs	r1, r0
    183a:	ca31      	ldmia	r2!, {r0, r4, r5}
    183c:	c131      	stmia	r1!, {r0, r4, r5}
    183e:	ca31      	ldmia	r2!, {r0, r4, r5}
    1840:	c131      	stmia	r1!, {r0, r4, r5}
    1842:	6812      	ldr	r2, [r2, #0]
    1844:	600a      	str	r2, [r1, #0]
		60,150,100,210,60,220,100,130,150,140,160,140,160,220,170,
		220,150,230,160};
		
	uint8_t rPiBeret[20] = {120,60,240,80,110,70,120,90,150,
    1846:	336c      	adds	r3, #108	; 0x6c
    1848:	466a      	mov	r2, sp
    184a:	cb13      	ldmia	r3!, {r0, r1, r4}
    184c:	c213      	stmia	r2!, {r0, r1, r4}
    184e:	cb03      	ldmia	r3!, {r0, r1}
    1850:	c203      	stmia	r2!, {r0, r1}
	back_Color_High = ((r&248)|g>>5);
    1852:	2300      	movs	r3, #0
    1854:	4a28      	ldr	r2, [pc, #160]	; (18f8 <drawKare+0xd8>)
    1856:	8013      	strh	r3, [r2, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    1858:	4a28      	ldr	r2, [pc, #160]	; (18fc <drawKare+0xdc>)
    185a:	8013      	strh	r3, [r2, #0]
    185c:	ac0c      	add	r4, sp, #48	; 0x30
    185e:	ae40      	add	r6, sp, #256	; 0x100

	setBackColorRGB(0,0,0);
		
	for(int i = 0; i < 104; i = i+4)
	{
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    1860:	4d27      	ldr	r5, [pc, #156]	; (1900 <drawKare+0xe0>)
		((body[i+1]/iSv)+(offsetGraphicY)),
		((body[i+2]/iSv)+(offsetGraphicX)),
		((body[i+3]/iSv)+(offsetGraphicY)));
    1862:	88e3      	ldrh	r3, [r4, #6]
    1864:	105b      	asrs	r3, r3, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    1866:	3396      	adds	r3, #150	; 0x96
		((body[i+2]/iSv)+(offsetGraphicX)),
    1868:	88a2      	ldrh	r2, [r4, #4]
    186a:	1052      	asrs	r2, r2, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    186c:	322d      	adds	r2, #45	; 0x2d
    186e:	32ff      	adds	r2, #255	; 0xff
		((body[i+1]/iSv)+(offsetGraphicY)),
    1870:	8861      	ldrh	r1, [r4, #2]
    1872:	1049      	asrs	r1, r1, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    1874:	3196      	adds	r1, #150	; 0x96
    1876:	8820      	ldrh	r0, [r4, #0]
    1878:	1040      	asrs	r0, r0, #1
    187a:	302d      	adds	r0, #45	; 0x2d
    187c:	30ff      	adds	r0, #255	; 0xff
    187e:	47a8      	blx	r5
    1880:	3408      	adds	r4, #8
	for(int i = 0; i < 104; i = i+4)
    1882:	42b4      	cmp	r4, r6
    1884:	d1ed      	bne.n	1862 <drawKare+0x42>
	}
	switch(emotion)
    1886:	2f00      	cmp	r7, #0
    1888:	d003      	beq.n	1892 <drawKare+0x72>
    188a:	2f01      	cmp	r7, #1
    188c:	d017      	beq.n	18be <drawKare+0x9e>
				break;
			case 2:
				//make a sad terminal thing go here
				break;
	}
}
    188e:	b041      	add	sp, #260	; 0x104
    1890:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1892:	ac05      	add	r4, sp, #20
    1894:	ae0c      	add	r6, sp, #48	; 0x30
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    1896:	4d1a      	ldr	r5, [pc, #104]	; (1900 <drawKare+0xe0>)
					((happyTerm[i+3]/iSv)+(offsetGraphicY)));
    1898:	78e3      	ldrb	r3, [r4, #3]
    189a:	105b      	asrs	r3, r3, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    189c:	3396      	adds	r3, #150	; 0x96
					((happyTerm[i+2]/iSv)+(offsetGraphicX)),
    189e:	78a2      	ldrb	r2, [r4, #2]
    18a0:	1052      	asrs	r2, r2, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    18a2:	322d      	adds	r2, #45	; 0x2d
    18a4:	32ff      	adds	r2, #255	; 0xff
					((happyTerm[i+1]/iSv)+(offsetGraphicY)),
    18a6:	7861      	ldrb	r1, [r4, #1]
    18a8:	1049      	asrs	r1, r1, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    18aa:	3196      	adds	r1, #150	; 0x96
    18ac:	7820      	ldrb	r0, [r4, #0]
    18ae:	1040      	asrs	r0, r0, #1
    18b0:	302d      	adds	r0, #45	; 0x2d
    18b2:	30ff      	adds	r0, #255	; 0xff
    18b4:	47a8      	blx	r5
    18b6:	3404      	adds	r4, #4
				for(int i = 0; i < 28; i = i+4)
    18b8:	42a6      	cmp	r6, r4
    18ba:	d1ed      	bne.n	1898 <drawKare+0x78>
    18bc:	e7e7      	b.n	188e <drawKare+0x6e>
    18be:	466c      	mov	r4, sp
    18c0:	ae05      	add	r6, sp, #20
					fillRect((
    18c2:	4d0f      	ldr	r5, [pc, #60]	; (1900 <drawKare+0xe0>)
					((rPiBeret[i+3]/iSv)+(offsetGraphicY)));
    18c4:	78e3      	ldrb	r3, [r4, #3]
    18c6:	105b      	asrs	r3, r3, #1
					fillRect((
    18c8:	3396      	adds	r3, #150	; 0x96
					((rPiBeret[i+2]/iSv)+(offsetGraphicX)),
    18ca:	78a2      	ldrb	r2, [r4, #2]
    18cc:	1052      	asrs	r2, r2, #1
					fillRect((
    18ce:	322d      	adds	r2, #45	; 0x2d
    18d0:	32ff      	adds	r2, #255	; 0xff
					((rPiBeret[i+1]/iSv)+(offsetGraphicY)),
    18d2:	7861      	ldrb	r1, [r4, #1]
    18d4:	1049      	asrs	r1, r1, #1
					fillRect((
    18d6:	3196      	adds	r1, #150	; 0x96
					(rPiBeret[i]/iSv)+(offsetGraphicX)),
    18d8:	7820      	ldrb	r0, [r4, #0]
    18da:	1040      	asrs	r0, r0, #1
					fillRect((
    18dc:	302d      	adds	r0, #45	; 0x2d
    18de:	30ff      	adds	r0, #255	; 0xff
    18e0:	47a8      	blx	r5
    18e2:	3404      	adds	r4, #4
				for(int i = 0; i < 20; i = i+4)
    18e4:	42b4      	cmp	r4, r6
    18e6:	d1ed      	bne.n	18c4 <drawKare+0xa4>
    18e8:	e7d1      	b.n	188e <drawKare+0x6e>
    18ea:	46c0      	nop			; (mov r8, r8)
    18ec:	00001e7c 	.word	0x00001e7c
    18f0:	00001cb5 	.word	0x00001cb5
    18f4:	00001efc 	.word	0x00001efc
    18f8:	2000012a 	.word	0x2000012a
    18fc:	20000124 	.word	0x20000124
    1900:	00001729 	.word	0x00001729

00001904 <InitLCD>:



/**************************InitLCD()**********************************/
void InitLCD(void)
{
    1904:	b5f0      	push	{r4, r5, r6, r7, lr}
    1906:	b083      	sub	sp, #12
		0x00,0x53,0x00,0x88,0x00,0xB6,0x00,0xF3,0x01,0x22,0x01,0x64,
		0x01,0x92,0x01,0xD4,0x02,0x07,0x02,0x08,0x02,0x34,0x02,0x5F,
		0x02,0x78,0x02,0x94,0x02,0xA6,0x02,0xBB,0x02,0xDB,0x02,0xF9,
		0x03,0x1F,0x03,0x7F};
		
		REG_PORT_DIRSET1 = 0x00010000;
    1908:	2380      	movs	r3, #128	; 0x80
    190a:	025b      	lsls	r3, r3, #9
    190c:	4a27      	ldr	r2, [pc, #156]	; (19ac <InitLCD+0xa8>)
    190e:	6013      	str	r3, [r2, #0]
		REG_PORT_OUTSET1 = PORT_PB16;
    1910:	4c27      	ldr	r4, [pc, #156]	; (19b0 <InitLCD+0xac>)
    1912:	6023      	str	r3, [r4, #0]
		
		REG_PORT_OUTSET1 = LCD_Reset;
    1914:	2580      	movs	r5, #128	; 0x80
    1916:	05ed      	lsls	r5, r5, #23
    1918:	6025      	str	r5, [r4, #0]
		delay_ms(5);
    191a:	2005      	movs	r0, #5
    191c:	4f25      	ldr	r7, [pc, #148]	; (19b4 <InitLCD+0xb0>)
    191e:	47b8      	blx	r7
		REG_PORT_OUTCLR1 = LCD_Reset;
    1920:	4e25      	ldr	r6, [pc, #148]	; (19b8 <InitLCD+0xb4>)
    1922:	6035      	str	r5, [r6, #0]
		delay_ms(15);
    1924:	200f      	movs	r0, #15
    1926:	47b8      	blx	r7
		REG_PORT_OUTSET1 = LCD_Reset;
    1928:	6025      	str	r5, [r4, #0]
		REG_PORT_OUTCLR1 = LCD_CS;
    192a:	2380      	movs	r3, #128	; 0x80
    192c:	03db      	lsls	r3, r3, #15
    192e:	6033      	str	r3, [r6, #0]

	for(int i = 0; i < 70; i++)
    1930:	2400      	movs	r4, #0
	{
		LCD_Write_COM16(belial[i],mulciber[i]);
    1932:	4f22      	ldr	r7, [pc, #136]	; (19bc <InitLCD+0xb8>)
    1934:	4e22      	ldr	r6, [pc, #136]	; (19c0 <InitLCD+0xbc>)
    1936:	4d23      	ldr	r5, [pc, #140]	; (19c4 <InitLCD+0xc0>)
    1938:	5de1      	ldrb	r1, [r4, r7]
    193a:	5da0      	ldrb	r0, [r4, r6]
    193c:	47a8      	blx	r5
		LCD_Write_DATA8(lucifer[i]);
    193e:	4b22      	ldr	r3, [pc, #136]	; (19c8 <InitLCD+0xc4>)
    1940:	5ce0      	ldrb	r0, [r4, r3]
    1942:	4b22      	ldr	r3, [pc, #136]	; (19cc <InitLCD+0xc8>)
    1944:	4798      	blx	r3
	for(int i = 0; i < 70; i++)
    1946:	3401      	adds	r4, #1
    1948:	2c46      	cmp	r4, #70	; 0x46
    194a:	d1f5      	bne.n	1938 <InitLCD+0x34>
    194c:	23d1      	movs	r3, #209	; 0xd1
    194e:	9301      	str	r3, [sp, #4]
	}
	
	for(char k = 0xD1; k < 0xD6; k++)
		for(int l = 0; l < 48; l++)
		{
			LCD_Write_COM16(k,l);
    1950:	4d1c      	ldr	r5, [pc, #112]	; (19c4 <InitLCD+0xc0>)
			LCD_Write_DATA8(beelzebub[l]);
    1952:	4f1f      	ldr	r7, [pc, #124]	; (19d0 <InitLCD+0xcc>)
    1954:	4e1d      	ldr	r6, [pc, #116]	; (19cc <InitLCD+0xc8>)
	for(int i = 0; i < 70; i++)
    1956:	2400      	movs	r4, #0
			LCD_Write_COM16(k,l);
    1958:	b2e1      	uxtb	r1, r4
    195a:	9801      	ldr	r0, [sp, #4]
    195c:	47a8      	blx	r5
			LCD_Write_DATA8(beelzebub[l]);
    195e:	5de0      	ldrb	r0, [r4, r7]
    1960:	47b0      	blx	r6
		for(int l = 0; l < 48; l++)
    1962:	3401      	adds	r4, #1
    1964:	2c30      	cmp	r4, #48	; 0x30
    1966:	d1f7      	bne.n	1958 <InitLCD+0x54>
	for(char k = 0xD1; k < 0xD6; k++)
    1968:	9b01      	ldr	r3, [sp, #4]
    196a:	3301      	adds	r3, #1
    196c:	b2db      	uxtb	r3, r3
    196e:	9301      	str	r3, [sp, #4]
    1970:	2bd6      	cmp	r3, #214	; 0xd6
    1972:	d1f0      	bne.n	1956 <InitLCD+0x52>
		}
		

	
  	LCD_Write_COM16(0x11,0x00);   //StartUp  
    1974:	2100      	movs	r1, #0
    1976:	2011      	movs	r0, #17
    1978:	4d12      	ldr	r5, [pc, #72]	; (19c4 <InitLCD+0xc0>)
    197a:	47a8      	blx	r5
  
  	delay_ms(5);
    197c:	2005      	movs	r0, #5
    197e:	4c0d      	ldr	r4, [pc, #52]	; (19b4 <InitLCD+0xb0>)
    1980:	47a0      	blx	r4

  	LCD_Write_COM16(0x29,0x00);   //Display On  
    1982:	2100      	movs	r1, #0
    1984:	2029      	movs	r0, #41	; 0x29
    1986:	47a8      	blx	r5
	  
   	delay_ms(5);
    1988:	2005      	movs	r0, #5
    198a:	47a0      	blx	r4
	
	REG_PORT_OUTSET1 = LCD_CS;
    198c:	2280      	movs	r2, #128	; 0x80
    198e:	03d2      	lsls	r2, r2, #15
    1990:	4b07      	ldr	r3, [pc, #28]	; (19b0 <InitLCD+0xac>)
    1992:	601a      	str	r2, [r3, #0]
	
	setColorRGB(255, 255, 255);
    1994:	22ff      	movs	r2, #255	; 0xff
    1996:	21ff      	movs	r1, #255	; 0xff
    1998:	20ff      	movs	r0, #255	; 0xff
    199a:	4b0e      	ldr	r3, [pc, #56]	; (19d4 <InitLCD+0xd0>)
    199c:	4798      	blx	r3
	back_Color_High = ((r&248)|g>>5);
    199e:	2300      	movs	r3, #0
    19a0:	4a0d      	ldr	r2, [pc, #52]	; (19d8 <InitLCD+0xd4>)
    19a2:	8013      	strh	r3, [r2, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    19a4:	4a0d      	ldr	r2, [pc, #52]	; (19dc <InitLCD+0xd8>)
    19a6:	8013      	strh	r3, [r2, #0]
	setBackColorRGB(0, 0, 0);
	
}
    19a8:	b003      	add	sp, #12
    19aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19ac:	41004488 	.word	0x41004488
    19b0:	41004498 	.word	0x41004498
    19b4:	00000155 	.word	0x00000155
    19b8:	41004494 	.word	0x41004494
    19bc:	0000203c 	.word	0x0000203c
    19c0:	00001fac 	.word	0x00001fac
    19c4:	0000166d 	.word	0x0000166d
    19c8:	00001ff4 	.word	0x00001ff4
    19cc:	00001685 	.word	0x00001685
    19d0:	00001f7c 	.word	0x00001f7c
    19d4:	0000161d 	.word	0x0000161d
    19d8:	2000012a 	.word	0x2000012a
    19dc:	20000124 	.word	0x20000124

000019e0 <main>:
{
    19e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    19e2:	46d6      	mov	lr, sl
    19e4:	464f      	mov	r7, r9
    19e6:	4646      	mov	r6, r8
    19e8:	b5c0      	push	{r6, r7, lr}
	system_init();
    19ea:	4b33      	ldr	r3, [pc, #204]	; (1ab8 <main+0xd8>)
    19ec:	4798      	blx	r3
	delay_init();
    19ee:	4b33      	ldr	r3, [pc, #204]	; (1abc <main+0xdc>)
    19f0:	4798      	blx	r3
	srand(chip_Serial_Number);
    19f2:	2040      	movs	r0, #64	; 0x40
    19f4:	4b32      	ldr	r3, [pc, #200]	; (1ac0 <main+0xe0>)
    19f6:	4798      	blx	r3
	configure_usart();
    19f8:	4b32      	ldr	r3, [pc, #200]	; (1ac4 <main+0xe4>)
    19fa:	4798      	blx	r3
	REG_PORT_DIRSET1 = 0x0000ffff;		//this is the LCD data bus, PB00 - PB15
    19fc:	4b32      	ldr	r3, [pc, #200]	; (1ac8 <main+0xe8>)
    19fe:	4e33      	ldr	r6, [pc, #204]	; (1acc <main+0xec>)
    1a00:	601e      	str	r6, [r3, #0]
	REG_PORT_DIRSET1 = LCD_Reset;
    1a02:	2580      	movs	r5, #128	; 0x80
    1a04:	05ed      	lsls	r5, r5, #23
    1a06:	601d      	str	r5, [r3, #0]
	REG_PORT_DIRSET1 = LCD_CS;
    1a08:	2480      	movs	r4, #128	; 0x80
    1a0a:	03e4      	lsls	r4, r4, #15
    1a0c:	601c      	str	r4, [r3, #0]
	REG_PORT_DIRSET1 = LCD_WR;
    1a0e:	2080      	movs	r0, #128	; 0x80
    1a10:	0280      	lsls	r0, r0, #10
    1a12:	6018      	str	r0, [r3, #0]
	REG_PORT_DIRSET1 = LCD_DC;
    1a14:	2180      	movs	r1, #128	; 0x80
    1a16:	0409      	lsls	r1, r1, #16
    1a18:	6019      	str	r1, [r3, #0]
	REG_PORT_DIRSET1 = LCD_RD;
    1a1a:	2280      	movs	r2, #128	; 0x80
    1a1c:	0252      	lsls	r2, r2, #9
    1a1e:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = 0x0000ffff;
    1a20:	4b2b      	ldr	r3, [pc, #172]	; (1ad0 <main+0xf0>)
    1a22:	601e      	str	r6, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_Reset;
    1a24:	601d      	str	r5, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    1a26:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    1a28:	6018      	str	r0, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_DC;
    1a2a:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_RD;
    1a2c:	601a      	str	r2, [r3, #0]
	InitLCD();
    1a2e:	4b29      	ldr	r3, [pc, #164]	; (1ad4 <main+0xf4>)
    1a30:	4798      	blx	r3
	back_Color_High = ((r&248)|g>>5);
    1a32:	2300      	movs	r3, #0
    1a34:	4a28      	ldr	r2, [pc, #160]	; (1ad8 <main+0xf8>)
    1a36:	8013      	strh	r3, [r2, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    1a38:	4a28      	ldr	r2, [pc, #160]	; (1adc <main+0xfc>)
    1a3a:	8013      	strh	r3, [r2, #0]
	setColorRGB(0,0,0);
    1a3c:	2200      	movs	r2, #0
    1a3e:	2100      	movs	r1, #0
    1a40:	2000      	movs	r0, #0
    1a42:	4b27      	ldr	r3, [pc, #156]	; (1ae0 <main+0x100>)
    1a44:	4798      	blx	r3
	fillRect(0,0,799,489);
    1a46:	23ea      	movs	r3, #234	; 0xea
    1a48:	33ff      	adds	r3, #255	; 0xff
    1a4a:	4a26      	ldr	r2, [pc, #152]	; (1ae4 <main+0x104>)
    1a4c:	2100      	movs	r1, #0
    1a4e:	2000      	movs	r0, #0
    1a50:	4c25      	ldr	r4, [pc, #148]	; (1ae8 <main+0x108>)
    1a52:	47a0      	blx	r4
		clrScr();
    1a54:	4b25      	ldr	r3, [pc, #148]	; (1aec <main+0x10c>)
    1a56:	4798      	blx	r3
		blue = 64;
    1a58:	2740      	movs	r7, #64	; 0x40
		green = 128;
    1a5a:	2680      	movs	r6, #128	; 0x80
		red = 0;
    1a5c:	2500      	movs	r5, #0
			setColorRGB(red, green, blue);
    1a5e:	4b20      	ldr	r3, [pc, #128]	; (1ae0 <main+0x100>)
    1a60:	469a      	mov	sl, r3
			SetBrightness(red);
    1a62:	4b23      	ldr	r3, [pc, #140]	; (1af0 <main+0x110>)
    1a64:	4699      	mov	r9, r3
			drawKare(0);
    1a66:	4b23      	ldr	r3, [pc, #140]	; (1af4 <main+0x114>)
    1a68:	4698      	mov	r8, r3
    1a6a:	e019      	b.n	1aa0 <main+0xc0>
			if(green > 0 && red == 0)
    1a6c:	2e00      	cmp	r6, #0
    1a6e:	dd03      	ble.n	1a78 <main+0x98>
    1a70:	2d00      	cmp	r5, #0
    1a72:	d107      	bne.n	1a84 <main+0xa4>
				green--;
    1a74:	3e01      	subs	r6, #1
				blue++;
    1a76:	3701      	adds	r7, #1
			if(blue > 0 && green == 0)
    1a78:	2f00      	cmp	r7, #0
    1a7a:	dd03      	ble.n	1a84 <main+0xa4>
    1a7c:	2e00      	cmp	r6, #0
    1a7e:	d101      	bne.n	1a84 <main+0xa4>
				red++;
    1a80:	3501      	adds	r5, #1
				blue--;
    1a82:	3f01      	subs	r7, #1
			setColorRGB(red, green, blue);
    1a84:	b2ec      	uxtb	r4, r5
    1a86:	b2fa      	uxtb	r2, r7
    1a88:	b2f1      	uxtb	r1, r6
    1a8a:	0020      	movs	r0, r4
    1a8c:	47d0      	blx	sl
			SetBrightness(red);
    1a8e:	0020      	movs	r0, r4
    1a90:	47c8      	blx	r9
			drawKare(0);
    1a92:	2000      	movs	r0, #0
    1a94:	47c0      	blx	r8
			usart_write_buffer_wait(&usart_instance, ("%s /n",red), 3);
    1a96:	2203      	movs	r2, #3
    1a98:	0029      	movs	r1, r5
    1a9a:	4817      	ldr	r0, [pc, #92]	; (1af8 <main+0x118>)
    1a9c:	4b17      	ldr	r3, [pc, #92]	; (1afc <main+0x11c>)
    1a9e:	4798      	blx	r3
			if(red > 0 && blue == 0)
    1aa0:	2d00      	cmp	r5, #0
    1aa2:	dde3      	ble.n	1a6c <main+0x8c>
    1aa4:	2f00      	cmp	r7, #0
    1aa6:	d104      	bne.n	1ab2 <main+0xd2>
				red--;
    1aa8:	3d01      	subs	r5, #1
				green++;
    1aaa:	3601      	adds	r6, #1
			if(green > 0 && red == 0)
    1aac:	2e00      	cmp	r6, #0
    1aae:	dcdf      	bgt.n	1a70 <main+0x90>
    1ab0:	e7e8      	b.n	1a84 <main+0xa4>
    1ab2:	2e00      	cmp	r6, #0
    1ab4:	dce6      	bgt.n	1a84 <main+0xa4>
    1ab6:	e7df      	b.n	1a78 <main+0x98>
    1ab8:	000013b5 	.word	0x000013b5
    1abc:	00000115 	.word	0x00000115
    1ac0:	00001cc9 	.word	0x00001cc9
    1ac4:	000014ed 	.word	0x000014ed
    1ac8:	41004488 	.word	0x41004488
    1acc:	0000ffff 	.word	0x0000ffff
    1ad0:	41004494 	.word	0x41004494
    1ad4:	00001905 	.word	0x00001905
    1ad8:	2000012a 	.word	0x2000012a
    1adc:	20000124 	.word	0x20000124
    1ae0:	0000161d 	.word	0x0000161d
    1ae4:	0000031f 	.word	0x0000031f
    1ae8:	00001729 	.word	0x00001729
    1aec:	000017d9 	.word	0x000017d9
    1af0:	000017f1 	.word	0x000017f1
    1af4:	00001821 	.word	0x00001821
    1af8:	200000f0 	.word	0x200000f0
    1afc:	000009f5 	.word	0x000009f5

00001b00 <__udivsi3>:
    1b00:	2200      	movs	r2, #0
    1b02:	0843      	lsrs	r3, r0, #1
    1b04:	428b      	cmp	r3, r1
    1b06:	d374      	bcc.n	1bf2 <__udivsi3+0xf2>
    1b08:	0903      	lsrs	r3, r0, #4
    1b0a:	428b      	cmp	r3, r1
    1b0c:	d35f      	bcc.n	1bce <__udivsi3+0xce>
    1b0e:	0a03      	lsrs	r3, r0, #8
    1b10:	428b      	cmp	r3, r1
    1b12:	d344      	bcc.n	1b9e <__udivsi3+0x9e>
    1b14:	0b03      	lsrs	r3, r0, #12
    1b16:	428b      	cmp	r3, r1
    1b18:	d328      	bcc.n	1b6c <__udivsi3+0x6c>
    1b1a:	0c03      	lsrs	r3, r0, #16
    1b1c:	428b      	cmp	r3, r1
    1b1e:	d30d      	bcc.n	1b3c <__udivsi3+0x3c>
    1b20:	22ff      	movs	r2, #255	; 0xff
    1b22:	0209      	lsls	r1, r1, #8
    1b24:	ba12      	rev	r2, r2
    1b26:	0c03      	lsrs	r3, r0, #16
    1b28:	428b      	cmp	r3, r1
    1b2a:	d302      	bcc.n	1b32 <__udivsi3+0x32>
    1b2c:	1212      	asrs	r2, r2, #8
    1b2e:	0209      	lsls	r1, r1, #8
    1b30:	d065      	beq.n	1bfe <__udivsi3+0xfe>
    1b32:	0b03      	lsrs	r3, r0, #12
    1b34:	428b      	cmp	r3, r1
    1b36:	d319      	bcc.n	1b6c <__udivsi3+0x6c>
    1b38:	e000      	b.n	1b3c <__udivsi3+0x3c>
    1b3a:	0a09      	lsrs	r1, r1, #8
    1b3c:	0bc3      	lsrs	r3, r0, #15
    1b3e:	428b      	cmp	r3, r1
    1b40:	d301      	bcc.n	1b46 <__udivsi3+0x46>
    1b42:	03cb      	lsls	r3, r1, #15
    1b44:	1ac0      	subs	r0, r0, r3
    1b46:	4152      	adcs	r2, r2
    1b48:	0b83      	lsrs	r3, r0, #14
    1b4a:	428b      	cmp	r3, r1
    1b4c:	d301      	bcc.n	1b52 <__udivsi3+0x52>
    1b4e:	038b      	lsls	r3, r1, #14
    1b50:	1ac0      	subs	r0, r0, r3
    1b52:	4152      	adcs	r2, r2
    1b54:	0b43      	lsrs	r3, r0, #13
    1b56:	428b      	cmp	r3, r1
    1b58:	d301      	bcc.n	1b5e <__udivsi3+0x5e>
    1b5a:	034b      	lsls	r3, r1, #13
    1b5c:	1ac0      	subs	r0, r0, r3
    1b5e:	4152      	adcs	r2, r2
    1b60:	0b03      	lsrs	r3, r0, #12
    1b62:	428b      	cmp	r3, r1
    1b64:	d301      	bcc.n	1b6a <__udivsi3+0x6a>
    1b66:	030b      	lsls	r3, r1, #12
    1b68:	1ac0      	subs	r0, r0, r3
    1b6a:	4152      	adcs	r2, r2
    1b6c:	0ac3      	lsrs	r3, r0, #11
    1b6e:	428b      	cmp	r3, r1
    1b70:	d301      	bcc.n	1b76 <__udivsi3+0x76>
    1b72:	02cb      	lsls	r3, r1, #11
    1b74:	1ac0      	subs	r0, r0, r3
    1b76:	4152      	adcs	r2, r2
    1b78:	0a83      	lsrs	r3, r0, #10
    1b7a:	428b      	cmp	r3, r1
    1b7c:	d301      	bcc.n	1b82 <__udivsi3+0x82>
    1b7e:	028b      	lsls	r3, r1, #10
    1b80:	1ac0      	subs	r0, r0, r3
    1b82:	4152      	adcs	r2, r2
    1b84:	0a43      	lsrs	r3, r0, #9
    1b86:	428b      	cmp	r3, r1
    1b88:	d301      	bcc.n	1b8e <__udivsi3+0x8e>
    1b8a:	024b      	lsls	r3, r1, #9
    1b8c:	1ac0      	subs	r0, r0, r3
    1b8e:	4152      	adcs	r2, r2
    1b90:	0a03      	lsrs	r3, r0, #8
    1b92:	428b      	cmp	r3, r1
    1b94:	d301      	bcc.n	1b9a <__udivsi3+0x9a>
    1b96:	020b      	lsls	r3, r1, #8
    1b98:	1ac0      	subs	r0, r0, r3
    1b9a:	4152      	adcs	r2, r2
    1b9c:	d2cd      	bcs.n	1b3a <__udivsi3+0x3a>
    1b9e:	09c3      	lsrs	r3, r0, #7
    1ba0:	428b      	cmp	r3, r1
    1ba2:	d301      	bcc.n	1ba8 <__udivsi3+0xa8>
    1ba4:	01cb      	lsls	r3, r1, #7
    1ba6:	1ac0      	subs	r0, r0, r3
    1ba8:	4152      	adcs	r2, r2
    1baa:	0983      	lsrs	r3, r0, #6
    1bac:	428b      	cmp	r3, r1
    1bae:	d301      	bcc.n	1bb4 <__udivsi3+0xb4>
    1bb0:	018b      	lsls	r3, r1, #6
    1bb2:	1ac0      	subs	r0, r0, r3
    1bb4:	4152      	adcs	r2, r2
    1bb6:	0943      	lsrs	r3, r0, #5
    1bb8:	428b      	cmp	r3, r1
    1bba:	d301      	bcc.n	1bc0 <__udivsi3+0xc0>
    1bbc:	014b      	lsls	r3, r1, #5
    1bbe:	1ac0      	subs	r0, r0, r3
    1bc0:	4152      	adcs	r2, r2
    1bc2:	0903      	lsrs	r3, r0, #4
    1bc4:	428b      	cmp	r3, r1
    1bc6:	d301      	bcc.n	1bcc <__udivsi3+0xcc>
    1bc8:	010b      	lsls	r3, r1, #4
    1bca:	1ac0      	subs	r0, r0, r3
    1bcc:	4152      	adcs	r2, r2
    1bce:	08c3      	lsrs	r3, r0, #3
    1bd0:	428b      	cmp	r3, r1
    1bd2:	d301      	bcc.n	1bd8 <__udivsi3+0xd8>
    1bd4:	00cb      	lsls	r3, r1, #3
    1bd6:	1ac0      	subs	r0, r0, r3
    1bd8:	4152      	adcs	r2, r2
    1bda:	0883      	lsrs	r3, r0, #2
    1bdc:	428b      	cmp	r3, r1
    1bde:	d301      	bcc.n	1be4 <__udivsi3+0xe4>
    1be0:	008b      	lsls	r3, r1, #2
    1be2:	1ac0      	subs	r0, r0, r3
    1be4:	4152      	adcs	r2, r2
    1be6:	0843      	lsrs	r3, r0, #1
    1be8:	428b      	cmp	r3, r1
    1bea:	d301      	bcc.n	1bf0 <__udivsi3+0xf0>
    1bec:	004b      	lsls	r3, r1, #1
    1bee:	1ac0      	subs	r0, r0, r3
    1bf0:	4152      	adcs	r2, r2
    1bf2:	1a41      	subs	r1, r0, r1
    1bf4:	d200      	bcs.n	1bf8 <__udivsi3+0xf8>
    1bf6:	4601      	mov	r1, r0
    1bf8:	4152      	adcs	r2, r2
    1bfa:	4610      	mov	r0, r2
    1bfc:	4770      	bx	lr
    1bfe:	e7ff      	b.n	1c00 <__udivsi3+0x100>
    1c00:	b501      	push	{r0, lr}
    1c02:	2000      	movs	r0, #0
    1c04:	f000 f806 	bl	1c14 <__aeabi_idiv0>
    1c08:	bd02      	pop	{r1, pc}
    1c0a:	46c0      	nop			; (mov r8, r8)

00001c0c <__aeabi_uidivmod>:
    1c0c:	2900      	cmp	r1, #0
    1c0e:	d0f7      	beq.n	1c00 <__udivsi3+0x100>
    1c10:	e776      	b.n	1b00 <__udivsi3>
    1c12:	4770      	bx	lr

00001c14 <__aeabi_idiv0>:
    1c14:	4770      	bx	lr
    1c16:	46c0      	nop			; (mov r8, r8)

00001c18 <__aeabi_lmul>:
    1c18:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c1a:	46ce      	mov	lr, r9
    1c1c:	4647      	mov	r7, r8
    1c1e:	0415      	lsls	r5, r2, #16
    1c20:	0c2d      	lsrs	r5, r5, #16
    1c22:	002e      	movs	r6, r5
    1c24:	b580      	push	{r7, lr}
    1c26:	0407      	lsls	r7, r0, #16
    1c28:	0c14      	lsrs	r4, r2, #16
    1c2a:	0c3f      	lsrs	r7, r7, #16
    1c2c:	4699      	mov	r9, r3
    1c2e:	0c03      	lsrs	r3, r0, #16
    1c30:	437e      	muls	r6, r7
    1c32:	435d      	muls	r5, r3
    1c34:	4367      	muls	r7, r4
    1c36:	4363      	muls	r3, r4
    1c38:	197f      	adds	r7, r7, r5
    1c3a:	0c34      	lsrs	r4, r6, #16
    1c3c:	19e4      	adds	r4, r4, r7
    1c3e:	469c      	mov	ip, r3
    1c40:	42a5      	cmp	r5, r4
    1c42:	d903      	bls.n	1c4c <__aeabi_lmul+0x34>
    1c44:	2380      	movs	r3, #128	; 0x80
    1c46:	025b      	lsls	r3, r3, #9
    1c48:	4698      	mov	r8, r3
    1c4a:	44c4      	add	ip, r8
    1c4c:	464b      	mov	r3, r9
    1c4e:	4351      	muls	r1, r2
    1c50:	4343      	muls	r3, r0
    1c52:	0436      	lsls	r6, r6, #16
    1c54:	0c36      	lsrs	r6, r6, #16
    1c56:	0c25      	lsrs	r5, r4, #16
    1c58:	0424      	lsls	r4, r4, #16
    1c5a:	4465      	add	r5, ip
    1c5c:	19a4      	adds	r4, r4, r6
    1c5e:	1859      	adds	r1, r3, r1
    1c60:	1949      	adds	r1, r1, r5
    1c62:	0020      	movs	r0, r4
    1c64:	bc0c      	pop	{r2, r3}
    1c66:	4690      	mov	r8, r2
    1c68:	4699      	mov	r9, r3
    1c6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001c6c <__libc_init_array>:
    1c6c:	b570      	push	{r4, r5, r6, lr}
    1c6e:	2600      	movs	r6, #0
    1c70:	4d0c      	ldr	r5, [pc, #48]	; (1ca4 <__libc_init_array+0x38>)
    1c72:	4c0d      	ldr	r4, [pc, #52]	; (1ca8 <__libc_init_array+0x3c>)
    1c74:	1b64      	subs	r4, r4, r5
    1c76:	10a4      	asrs	r4, r4, #2
    1c78:	42a6      	cmp	r6, r4
    1c7a:	d109      	bne.n	1c90 <__libc_init_array+0x24>
    1c7c:	2600      	movs	r6, #0
    1c7e:	f000 fa01 	bl	2084 <_init>
    1c82:	4d0a      	ldr	r5, [pc, #40]	; (1cac <__libc_init_array+0x40>)
    1c84:	4c0a      	ldr	r4, [pc, #40]	; (1cb0 <__libc_init_array+0x44>)
    1c86:	1b64      	subs	r4, r4, r5
    1c88:	10a4      	asrs	r4, r4, #2
    1c8a:	42a6      	cmp	r6, r4
    1c8c:	d105      	bne.n	1c9a <__libc_init_array+0x2e>
    1c8e:	bd70      	pop	{r4, r5, r6, pc}
    1c90:	00b3      	lsls	r3, r6, #2
    1c92:	58eb      	ldr	r3, [r5, r3]
    1c94:	4798      	blx	r3
    1c96:	3601      	adds	r6, #1
    1c98:	e7ee      	b.n	1c78 <__libc_init_array+0xc>
    1c9a:	00b3      	lsls	r3, r6, #2
    1c9c:	58eb      	ldr	r3, [r5, r3]
    1c9e:	4798      	blx	r3
    1ca0:	3601      	adds	r6, #1
    1ca2:	e7f2      	b.n	1c8a <__libc_init_array+0x1e>
    1ca4:	00002090 	.word	0x00002090
    1ca8:	00002090 	.word	0x00002090
    1cac:	00002090 	.word	0x00002090
    1cb0:	00002094 	.word	0x00002094

00001cb4 <memcpy>:
    1cb4:	2300      	movs	r3, #0
    1cb6:	b510      	push	{r4, lr}
    1cb8:	429a      	cmp	r2, r3
    1cba:	d100      	bne.n	1cbe <memcpy+0xa>
    1cbc:	bd10      	pop	{r4, pc}
    1cbe:	5ccc      	ldrb	r4, [r1, r3]
    1cc0:	54c4      	strb	r4, [r0, r3]
    1cc2:	3301      	adds	r3, #1
    1cc4:	e7f8      	b.n	1cb8 <memcpy+0x4>
	...

00001cc8 <srand>:
    1cc8:	4b10      	ldr	r3, [pc, #64]	; (1d0c <srand+0x44>)
    1cca:	b570      	push	{r4, r5, r6, lr}
    1ccc:	681c      	ldr	r4, [r3, #0]
    1cce:	0005      	movs	r5, r0
    1cd0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1cd2:	2b00      	cmp	r3, #0
    1cd4:	d115      	bne.n	1d02 <srand+0x3a>
    1cd6:	2018      	movs	r0, #24
    1cd8:	f000 f824 	bl	1d24 <malloc>
    1cdc:	4b0c      	ldr	r3, [pc, #48]	; (1d10 <srand+0x48>)
    1cde:	63a0      	str	r0, [r4, #56]	; 0x38
    1ce0:	8003      	strh	r3, [r0, #0]
    1ce2:	4b0c      	ldr	r3, [pc, #48]	; (1d14 <srand+0x4c>)
    1ce4:	2201      	movs	r2, #1
    1ce6:	8043      	strh	r3, [r0, #2]
    1ce8:	4b0b      	ldr	r3, [pc, #44]	; (1d18 <srand+0x50>)
    1cea:	8083      	strh	r3, [r0, #4]
    1cec:	4b0b      	ldr	r3, [pc, #44]	; (1d1c <srand+0x54>)
    1cee:	80c3      	strh	r3, [r0, #6]
    1cf0:	4b0b      	ldr	r3, [pc, #44]	; (1d20 <srand+0x58>)
    1cf2:	8103      	strh	r3, [r0, #8]
    1cf4:	2305      	movs	r3, #5
    1cf6:	8143      	strh	r3, [r0, #10]
    1cf8:	3306      	adds	r3, #6
    1cfa:	8183      	strh	r3, [r0, #12]
    1cfc:	2300      	movs	r3, #0
    1cfe:	6102      	str	r2, [r0, #16]
    1d00:	6143      	str	r3, [r0, #20]
    1d02:	2200      	movs	r2, #0
    1d04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1d06:	611d      	str	r5, [r3, #16]
    1d08:	615a      	str	r2, [r3, #20]
    1d0a:	bd70      	pop	{r4, r5, r6, pc}
    1d0c:	20000010 	.word	0x20000010
    1d10:	0000330e 	.word	0x0000330e
    1d14:	ffffabcd 	.word	0xffffabcd
    1d18:	00001234 	.word	0x00001234
    1d1c:	ffffe66d 	.word	0xffffe66d
    1d20:	ffffdeec 	.word	0xffffdeec

00001d24 <malloc>:
    1d24:	b510      	push	{r4, lr}
    1d26:	4b03      	ldr	r3, [pc, #12]	; (1d34 <malloc+0x10>)
    1d28:	0001      	movs	r1, r0
    1d2a:	6818      	ldr	r0, [r3, #0]
    1d2c:	f000 f804 	bl	1d38 <_malloc_r>
    1d30:	bd10      	pop	{r4, pc}
    1d32:	46c0      	nop			; (mov r8, r8)
    1d34:	20000010 	.word	0x20000010

00001d38 <_malloc_r>:
    1d38:	2303      	movs	r3, #3
    1d3a:	b570      	push	{r4, r5, r6, lr}
    1d3c:	1ccd      	adds	r5, r1, #3
    1d3e:	439d      	bics	r5, r3
    1d40:	3508      	adds	r5, #8
    1d42:	0006      	movs	r6, r0
    1d44:	2d0c      	cmp	r5, #12
    1d46:	d21e      	bcs.n	1d86 <_malloc_r+0x4e>
    1d48:	250c      	movs	r5, #12
    1d4a:	42a9      	cmp	r1, r5
    1d4c:	d81d      	bhi.n	1d8a <_malloc_r+0x52>
    1d4e:	0030      	movs	r0, r6
    1d50:	f000 f862 	bl	1e18 <__malloc_lock>
    1d54:	4a25      	ldr	r2, [pc, #148]	; (1dec <_malloc_r+0xb4>)
    1d56:	6814      	ldr	r4, [r2, #0]
    1d58:	0021      	movs	r1, r4
    1d5a:	2900      	cmp	r1, #0
    1d5c:	d119      	bne.n	1d92 <_malloc_r+0x5a>
    1d5e:	4c24      	ldr	r4, [pc, #144]	; (1df0 <_malloc_r+0xb8>)
    1d60:	6823      	ldr	r3, [r4, #0]
    1d62:	2b00      	cmp	r3, #0
    1d64:	d103      	bne.n	1d6e <_malloc_r+0x36>
    1d66:	0030      	movs	r0, r6
    1d68:	f000 f844 	bl	1df4 <_sbrk_r>
    1d6c:	6020      	str	r0, [r4, #0]
    1d6e:	0029      	movs	r1, r5
    1d70:	0030      	movs	r0, r6
    1d72:	f000 f83f 	bl	1df4 <_sbrk_r>
    1d76:	1c43      	adds	r3, r0, #1
    1d78:	d12c      	bne.n	1dd4 <_malloc_r+0x9c>
    1d7a:	230c      	movs	r3, #12
    1d7c:	0030      	movs	r0, r6
    1d7e:	6033      	str	r3, [r6, #0]
    1d80:	f000 f84b 	bl	1e1a <__malloc_unlock>
    1d84:	e003      	b.n	1d8e <_malloc_r+0x56>
    1d86:	2d00      	cmp	r5, #0
    1d88:	dadf      	bge.n	1d4a <_malloc_r+0x12>
    1d8a:	230c      	movs	r3, #12
    1d8c:	6033      	str	r3, [r6, #0]
    1d8e:	2000      	movs	r0, #0
    1d90:	bd70      	pop	{r4, r5, r6, pc}
    1d92:	680b      	ldr	r3, [r1, #0]
    1d94:	1b5b      	subs	r3, r3, r5
    1d96:	d41a      	bmi.n	1dce <_malloc_r+0x96>
    1d98:	2b0b      	cmp	r3, #11
    1d9a:	d903      	bls.n	1da4 <_malloc_r+0x6c>
    1d9c:	600b      	str	r3, [r1, #0]
    1d9e:	18cc      	adds	r4, r1, r3
    1da0:	6025      	str	r5, [r4, #0]
    1da2:	e003      	b.n	1dac <_malloc_r+0x74>
    1da4:	428c      	cmp	r4, r1
    1da6:	d10e      	bne.n	1dc6 <_malloc_r+0x8e>
    1da8:	6863      	ldr	r3, [r4, #4]
    1daa:	6013      	str	r3, [r2, #0]
    1dac:	0030      	movs	r0, r6
    1dae:	f000 f834 	bl	1e1a <__malloc_unlock>
    1db2:	0020      	movs	r0, r4
    1db4:	2207      	movs	r2, #7
    1db6:	300b      	adds	r0, #11
    1db8:	1d23      	adds	r3, r4, #4
    1dba:	4390      	bics	r0, r2
    1dbc:	1ac3      	subs	r3, r0, r3
    1dbe:	d0e7      	beq.n	1d90 <_malloc_r+0x58>
    1dc0:	425a      	negs	r2, r3
    1dc2:	50e2      	str	r2, [r4, r3]
    1dc4:	e7e4      	b.n	1d90 <_malloc_r+0x58>
    1dc6:	684b      	ldr	r3, [r1, #4]
    1dc8:	6063      	str	r3, [r4, #4]
    1dca:	000c      	movs	r4, r1
    1dcc:	e7ee      	b.n	1dac <_malloc_r+0x74>
    1dce:	000c      	movs	r4, r1
    1dd0:	6849      	ldr	r1, [r1, #4]
    1dd2:	e7c2      	b.n	1d5a <_malloc_r+0x22>
    1dd4:	2303      	movs	r3, #3
    1dd6:	1cc4      	adds	r4, r0, #3
    1dd8:	439c      	bics	r4, r3
    1dda:	42a0      	cmp	r0, r4
    1ddc:	d0e0      	beq.n	1da0 <_malloc_r+0x68>
    1dde:	1a21      	subs	r1, r4, r0
    1de0:	0030      	movs	r0, r6
    1de2:	f000 f807 	bl	1df4 <_sbrk_r>
    1de6:	1c43      	adds	r3, r0, #1
    1de8:	d1da      	bne.n	1da0 <_malloc_r+0x68>
    1dea:	e7c6      	b.n	1d7a <_malloc_r+0x42>
    1dec:	200000d0 	.word	0x200000d0
    1df0:	200000d4 	.word	0x200000d4

00001df4 <_sbrk_r>:
    1df4:	2300      	movs	r3, #0
    1df6:	b570      	push	{r4, r5, r6, lr}
    1df8:	4c06      	ldr	r4, [pc, #24]	; (1e14 <_sbrk_r+0x20>)
    1dfa:	0005      	movs	r5, r0
    1dfc:	0008      	movs	r0, r1
    1dfe:	6023      	str	r3, [r4, #0]
    1e00:	f7ff fb62 	bl	14c8 <_sbrk>
    1e04:	1c43      	adds	r3, r0, #1
    1e06:	d103      	bne.n	1e10 <_sbrk_r+0x1c>
    1e08:	6823      	ldr	r3, [r4, #0]
    1e0a:	2b00      	cmp	r3, #0
    1e0c:	d000      	beq.n	1e10 <_sbrk_r+0x1c>
    1e0e:	602b      	str	r3, [r5, #0]
    1e10:	bd70      	pop	{r4, r5, r6, pc}
    1e12:	46c0      	nop			; (mov r8, r8)
    1e14:	2000012c 	.word	0x2000012c

00001e18 <__malloc_lock>:
    1e18:	4770      	bx	lr

00001e1a <__malloc_unlock>:
    1e1a:	4770      	bx	lr
    1e1c:	42000800 	.word	0x42000800
    1e20:	42000c00 	.word	0x42000c00
    1e24:	42001000 	.word	0x42001000
    1e28:	42001400 	.word	0x42001400
    1e2c:	42001800 	.word	0x42001800
    1e30:	42001c00 	.word	0x42001c00
    1e34:	00000c56 	.word	0x00000c56
    1e38:	00000c52 	.word	0x00000c52
    1e3c:	00000c52 	.word	0x00000c52
    1e40:	00000cb8 	.word	0x00000cb8
    1e44:	00000cb8 	.word	0x00000cb8
    1e48:	00000c6a 	.word	0x00000c6a
    1e4c:	00000c5c 	.word	0x00000c5c
    1e50:	00000c70 	.word	0x00000c70
    1e54:	00000ca6 	.word	0x00000ca6
    1e58:	00000e78 	.word	0x00000e78
    1e5c:	00000e58 	.word	0x00000e58
    1e60:	00000e58 	.word	0x00000e58
    1e64:	00000ee4 	.word	0x00000ee4
    1e68:	00000e6a 	.word	0x00000e6a
    1e6c:	00000e86 	.word	0x00000e86
    1e70:	00000e5c 	.word	0x00000e5c
    1e74:	00000e94 	.word	0x00000e94
    1e78:	00000ed4 	.word	0x00000ed4
    1e7c:	000a000a 	.word	0x000a000a
    1e80:	00140014 	.word	0x00140014
    1e84:	00000014 	.word	0x00000014
    1e88:	000a017c 	.word	0x000a017c
    1e8c:	000a017c 	.word	0x000a017c
    1e90:	00140186 	.word	0x00140186
    1e94:	00140000 	.word	0x00140000
    1e98:	0122000a 	.word	0x0122000a
    1e9c:	00140186 	.word	0x00140186
    1ea0:	01220190 	.word	0x01220190
    1ea4:	0122000a 	.word	0x0122000a
    1ea8:	012c0014 	.word	0x012c0014
    1eac:	0122017c 	.word	0x0122017c
    1eb0:	012c0186 	.word	0x012c0186
    1eb4:	012c0014 	.word	0x012c0014
    1eb8:	0136017c 	.word	0x0136017c
    1ebc:	001e0000 	.word	0x001e0000
    1ec0:	00280032 	.word	0x00280032
    1ec4:	00320000 	.word	0x00320000
    1ec8:	003c0032 	.word	0x003c0032
    1ecc:	001e0050 	.word	0x001e0050
    1ed0:	00280118 	.word	0x00280118
    1ed4:	00280046 	.word	0x00280046
    1ed8:	00be0050 	.word	0x00be0050
    1edc:	00be0050 	.word	0x00be0050
    1ee0:	00c80118 	.word	0x00c80118
    1ee4:	00280118 	.word	0x00280118
    1ee8:	00be0122 	.word	0x00be0122
    1eec:	00460000 	.word	0x00460000
    1ef0:	00500032 	.word	0x00500032
    1ef4:	005a0000 	.word	0x005a0000
    1ef8:	00640032 	.word	0x00640032
    1efc:	006e0000 	.word	0x006e0000
    1f00:	00780032 	.word	0x00780032
    1f04:	00820000 	.word	0x00820000
    1f08:	008c0032 	.word	0x008c0032
    1f0c:	00960000 	.word	0x00960000
    1f10:	00a00032 	.word	0x00a00032
    1f14:	00aa0000 	.word	0x00aa0000
    1f18:	00b40032 	.word	0x00b40032
    1f1c:	00be0000 	.word	0x00be0000
    1f20:	00c80032 	.word	0x00c80032
    1f24:	00c8012c 	.word	0x00c8012c
    1f28:	00d20172 	.word	0x00d20172
    1f2c:	00dc001e 	.word	0x00dc001e
    1f30:	00e60172 	.word	0x00e60172
    1f34:	00f0001e 	.word	0x00f0001e
    1f38:	00fa0172 	.word	0x00fa0172
    1f3c:	0104001e 	.word	0x0104001e
    1f40:	010e0172 	.word	0x010e0172
    1f44:	0118005a 	.word	0x0118005a
    1f48:	0122012c 	.word	0x0122012c
    1f4c:	82be50b4 	.word	0x82be50b4
    1f50:	8cbe82aa 	.word	0x8cbe82aa
    1f54:	64963c8c 	.word	0x64963c8c
    1f58:	64dc3cd2 	.word	0x64dc3cd2
    1f5c:	a08c9682 	.word	0xa08c9682
    1f60:	aadca08c 	.word	0xaadca08c
    1f64:	a0e696dc 	.word	0xa0e696dc
    1f68:	50f03c78 	.word	0x50f03c78
    1f6c:	5a78466e 	.word	0x5a78466e
    1f70:	aaaa3c96 	.word	0xaaaa3c96
    1f74:	a0dc3cc8 	.word	0xa0dc3cc8
    1f78:	aae6a0d2 	.word	0xaae6a0d2

00001f7c <beelzebub.12733>:
    1f7c:	2e002d00 44003200 88005300 f300b600     .-...2.D.S......
    1f8c:	64012201 d4019201 08020702 5f023402     .".d.........4._
    1f9c:	94027802 bb02a602 f902db02 7f031f03     .x..............

00001fac <belial.12730>:
    1fac:	f0f0f0f0 b0b0b0f0 b1b6b6b6 b7b7b1b1     ................
    1fbc:	b2b2b2b7 bfb8b8b8 b9b3b3b3 b5b5b9b9     ................
    1fcc:	babac2b5 bcbcbcba bebdbdbd f0f0f0be     ................
    1fdc:	b1b1f0f0 b8b7b7b6 bcb8b8b8 c9c9bcbc     ................
    1fec:	35c9c9c9 0000363a                       ...5:6..

00001ff4 <lucifer.12732>:
    1ff4:	0852aa55 0d0d0d01 0d343434 34340d0d     U.R.....444...44
    2004:	00000034 01242424 340f0f0f 08083434     4...$$$....444..
    2014:	24240308 00780024 00007800 52aa5589     ..$$$.x..x...U.R
    2024:	00cc0008 01707005 02030303 02d00000     .....pp.........
    2034:	00505050 00000055                       PPP.U...

0000203c <mulciber.12731>:
    203c:	03020100 02010004 00020100 01000201     ................
    204c:	02010002 00020100 01000201 01000002     ................
    205c:	02010000 00020100 01000201 03020100     ................
    206c:	00000004 01000100 01000302 02010002     ................
    207c:	00000403 00000000                       ........

00002084 <_init>:
    2084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2086:	46c0      	nop			; (mov r8, r8)
    2088:	bcf8      	pop	{r3, r4, r5, r6, r7}
    208a:	bc08      	pop	{r3}
    208c:	469e      	mov	lr, r3
    208e:	4770      	bx	lr

00002090 <__init_array_start>:
    2090:	000000dd 	.word	0x000000dd

00002094 <_fini>:
    2094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2096:	46c0      	nop			; (mov r8, r8)
    2098:	bcf8      	pop	{r3, r4, r5, r6, r7}
    209a:	bc08      	pop	{r3}
    209c:	469e      	mov	lr, r3
    209e:	4770      	bx	lr

000020a0 <__fini_array_start>:
    20a0:	000000b5 	.word	0x000000b5
