circuit Datapath :
  module Memory :
    input clock : Clock
    input reset : UInt<1>
    input io_rddA : UInt<8>
    input io_wrdA : UInt<8>
    input io_wrdData : SInt<32>
    output io_rddData : SInt<32>
    input io_wrd : UInt<1>
    input io_testSel : UInt<3>
    input io_rdiA : UInt<8>
    output io_rdiData : UInt<32>

    mem dataMem : @[Memory.scala 16:30]
      data-type => SInt<32>
      depth => 256
      read-latency => 1
      write-latency => 1
      reader => MPORT
      writer => MPORT_1
      read-under-write => undefined
    node _T = bits(io_rdiA, 6, 0)
    node _T_2 = eq(UInt<1>("h0"), io_testSel) @[Conditional.scala 37:30]
    node _T_3 = eq(UInt<1>("h1"), io_testSel) @[Conditional.scala 37:30]
    node _T_4 = eq(UInt<2>("h2"), io_testSel) @[Conditional.scala 37:30]
    node _T_5 = eq(UInt<2>("h3"), io_testSel) @[Conditional.scala 37:30]
    node _T_6 = eq(UInt<3>("h4"), io_testSel) @[Conditional.scala 37:30]
    node _GEN_105 = mux(_T_6, UInt<9>("h138"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 60:29 Memory.scala 19:20]
    node _GEN_112 = mux(_T_5, UInt<9>("h1f8"), _GEN_105) @[Conditional.scala 39:67 Memory.scala 56:29]
    node _GEN_120 = mux(_T_4, UInt<22>("h2041d0"), _GEN_112) @[Conditional.scala 39:67 Memory.scala 49:29]
    node _GEN_128 = mux(_T_3, UInt<22>("h2041d0"), _GEN_120) @[Conditional.scala 39:67 Memory.scala 35:29]
    node _GEN_140 = mux(_T_2, UInt<22>("h2041d0"), _GEN_128) @[Conditional.scala 40:58 Memory.scala 32:29]
    node instMem_0 = _GEN_140 @[Memory.scala 17:23]
    node _GEN_0 = validif(eq(UInt<1>("h0"), _T), instMem_0) @[Memory.scala 24:16 Memory.scala 24:16]
    node _GEN_106 = mux(_T_6, UInt<17>("h14010"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 61:29 Memory.scala 19:20]
    node _GEN_114 = mux(_T_5, UInt<32>("h0"), _GEN_106) @[Conditional.scala 39:67 Memory.scala 19:20]
    node _GEN_121 = mux(_T_4, UInt<20>("h83811"), _GEN_114) @[Conditional.scala 39:67 Memory.scala 50:29]
    node _GEN_129 = mux(_T_3, UInt<20>("h83811"), _GEN_121) @[Conditional.scala 39:67 Memory.scala 36:29]
    node _GEN_141 = mux(_T_2, UInt<32>("h0"), _GEN_129) @[Conditional.scala 40:58 Memory.scala 19:20]
    node instMem_1 = _GEN_141 @[Memory.scala 17:23]
    node _GEN_1 = mux(eq(UInt<1>("h1"), _T), instMem_1, _GEN_0) @[Memory.scala 24:16 Memory.scala 24:16]
    node _GEN_107 = mux(_T_6, UInt<18>("h24010"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 62:29 Memory.scala 19:20]
    node _GEN_115 = mux(_T_5, UInt<32>("h0"), _GEN_107) @[Conditional.scala 39:67 Memory.scala 19:20]
    node _GEN_122 = mux(_T_4, UInt<22>("h2031c2"), _GEN_115) @[Conditional.scala 39:67 Memory.scala 51:29]
    node _GEN_130 = mux(_T_3, UInt<22>("h2ab810"), _GEN_122) @[Conditional.scala 39:67 Memory.scala 37:29]
    node _GEN_142 = mux(_T_2, UInt<32>("h0"), _GEN_130) @[Conditional.scala 40:58 Memory.scala 19:20]
    node instMem_2 = _GEN_142 @[Memory.scala 17:23]
    node _GEN_2 = mux(eq(UInt<2>("h2"), _T), instMem_2, _GEN_1) @[Memory.scala 24:16 Memory.scala 24:16]
    node _GEN_108 = mux(_T_6, UInt<18>("h34010"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 63:29 Memory.scala 19:20]
    node _GEN_116 = mux(_T_5, UInt<32>("h0"), _GEN_108) @[Conditional.scala 39:67 Memory.scala 19:20]
    node _GEN_123 = mux(_T_4, UInt<22>("h265204"), _GEN_116) @[Conditional.scala 39:67 Memory.scala 52:29]
    node _GEN_131 = mux(_T_3, UInt<20>("hfb010"), _GEN_123) @[Conditional.scala 39:67 Memory.scala 38:29]
    node _GEN_143 = mux(_T_2, UInt<32>("h0"), _GEN_131) @[Conditional.scala 40:58 Memory.scala 19:20]
    node instMem_3 = _GEN_143 @[Memory.scala 17:23]
    node _GEN_3 = mux(eq(UInt<2>("h3"), _T), instMem_3, _GEN_2) @[Memory.scala 24:16 Memory.scala 24:16]
    node _GEN_109 = mux(_T_6, UInt<19>("h44010"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 64:29 Memory.scala 19:20]
    node _GEN_117 = mux(_T_5, UInt<32>("h0"), _GEN_109) @[Conditional.scala 39:67 Memory.scala 19:20]
    node _GEN_124 = mux(_T_4, UInt<22>("h265204"), _GEN_117) @[Conditional.scala 39:67 Memory.scala 53:29]
    node _GEN_132 = mux(_T_3, UInt<22>("h2031c2"), _GEN_124) @[Conditional.scala 39:67 Memory.scala 39:29]
    node _GEN_144 = mux(_T_2, UInt<32>("h0"), _GEN_132) @[Conditional.scala 40:58 Memory.scala 19:20]
    node instMem_4 = _GEN_144 @[Memory.scala 17:23]
    node _GEN_4 = mux(eq(UInt<3>("h4"), _T), instMem_4, _GEN_3) @[Memory.scala 24:16 Memory.scala 24:16]
    node _GEN_110 = mux(_T_6, UInt<19>("h54010"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 65:29 Memory.scala 19:20]
    node _GEN_118 = mux(_T_5, UInt<32>("h0"), _GEN_110) @[Conditional.scala 39:67 Memory.scala 19:20]
    node _GEN_126 = mux(_T_4, UInt<32>("h0"), _GEN_118) @[Conditional.scala 39:67 Memory.scala 19:20]
    node _GEN_133 = mux(_T_3, UInt<22>("h375204"), _GEN_126) @[Conditional.scala 39:67 Memory.scala 40:29]
    node _GEN_145 = mux(_T_2, UInt<32>("h0"), _GEN_133) @[Conditional.scala 40:58 Memory.scala 19:20]
    node instMem_5 = _GEN_145 @[Memory.scala 17:23]
    node _GEN_5 = mux(eq(UInt<3>("h5"), _T), instMem_5, _GEN_4) @[Memory.scala 24:16 Memory.scala 24:16]
    node _GEN_111 = mux(_T_6, UInt<19>("h64010"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 66:29 Memory.scala 19:20]
    node _GEN_119 = mux(_T_5, UInt<32>("h0"), _GEN_111) @[Conditional.scala 39:67 Memory.scala 19:20]
    node _GEN_127 = mux(_T_4, UInt<32>("h0"), _GEN_119) @[Conditional.scala 39:67 Memory.scala 19:20]
    node _GEN_134 = mux(_T_3, UInt<22>("h37d205"), _GEN_127) @[Conditional.scala 39:67 Memory.scala 41:29]
    node _GEN_146 = mux(_T_2, UInt<32>("h0"), _GEN_134) @[Conditional.scala 40:58 Memory.scala 19:20]
    node instMem_6 = _GEN_146 @[Memory.scala 17:23]
    node _GEN_6 = mux(eq(UInt<3>("h6"), _T), instMem_6, _GEN_5) @[Memory.scala 24:16 Memory.scala 24:16]
    node _GEN_113 = mux(_T_5, UInt<19>("h74010"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 57:29 Memory.scala 19:20]
    node _GEN_125 = mux(_T_4, UInt<32>("h0"), _GEN_113) @[Conditional.scala 39:67 Memory.scala 19:20]
    node _GEN_135 = mux(_T_3, UInt<22>("h377206"), _GEN_125) @[Conditional.scala 39:67 Memory.scala 42:29]
    node _GEN_147 = mux(_T_2, UInt<32>("h0"), _GEN_135) @[Conditional.scala 40:58 Memory.scala 19:20]
    node instMem_7 = _GEN_147 @[Memory.scala 17:23]
    node _GEN_7 = mux(eq(UInt<3>("h7"), _T), instMem_7, _GEN_6) @[Memory.scala 24:16 Memory.scala 24:16]
    node _GEN_136 = mux(_T_3, UInt<22>("h279a07"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 43:29 Memory.scala 19:20]
    node _GEN_148 = mux(_T_2, UInt<32>("h0"), _GEN_136) @[Conditional.scala 40:58 Memory.scala 19:20]
    node instMem_8 = _GEN_148 @[Memory.scala 17:23]
    node _GEN_8 = mux(eq(UInt<4>("h8"), _T), instMem_8, _GEN_7) @[Memory.scala 24:16 Memory.scala 24:16]
    node _GEN_137 = mux(_T_3, UInt<22>("h360dc8"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 44:29 Memory.scala 19:20]
    node _GEN_149 = mux(_T_2, UInt<32>("h0"), _GEN_137) @[Conditional.scala 40:58 Memory.scala 19:20]
    node instMem_9 = _GEN_149 @[Memory.scala 17:23]
    node _GEN_9 = mux(eq(UInt<4>("h9"), _T), instMem_9, _GEN_8) @[Memory.scala 24:16 Memory.scala 24:16]
    node _GEN_138 = mux(_T_3, UInt<19>("h7f21a"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 45:29 Memory.scala 19:20]
    node _GEN_150 = mux(_T_2, UInt<32>("h0"), _GEN_138) @[Conditional.scala 40:58 Memory.scala 19:20]
    node instMem_10 = _GEN_150 @[Memory.scala 17:23]
    node _GEN_10 = mux(eq(UInt<4>("ha"), _T), instMem_10, _GEN_9) @[Memory.scala 24:16 Memory.scala 24:16]
    node _GEN_139 = mux(_T_3, UInt<19>("h7fa1b"), UInt<32>("h0")) @[Conditional.scala 39:67 Memory.scala 46:29 Memory.scala 19:20]
    node _GEN_151 = mux(_T_2, UInt<32>("h0"), _GEN_139) @[Conditional.scala 40:58 Memory.scala 19:20]
    node instMem_11 = _GEN_151 @[Memory.scala 17:23]
    node _GEN_11 = mux(eq(UInt<4>("hb"), _T), instMem_11, _GEN_10) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_12 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_12 = mux(eq(UInt<4>("hc"), _T), instMem_12, _GEN_11) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_13 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_13 = mux(eq(UInt<4>("hd"), _T), instMem_13, _GEN_12) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_14 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_14 = mux(eq(UInt<4>("he"), _T), instMem_14, _GEN_13) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_15 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_15 = mux(eq(UInt<4>("hf"), _T), instMem_15, _GEN_14) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_16 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_16 = mux(eq(UInt<5>("h10"), _T), instMem_16, _GEN_15) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_17 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_17 = mux(eq(UInt<5>("h11"), _T), instMem_17, _GEN_16) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_18 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_18 = mux(eq(UInt<5>("h12"), _T), instMem_18, _GEN_17) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_19 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_19 = mux(eq(UInt<5>("h13"), _T), instMem_19, _GEN_18) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_20 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_20 = mux(eq(UInt<5>("h14"), _T), instMem_20, _GEN_19) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_21 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_21 = mux(eq(UInt<5>("h15"), _T), instMem_21, _GEN_20) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_22 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_22 = mux(eq(UInt<5>("h16"), _T), instMem_22, _GEN_21) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_23 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_23 = mux(eq(UInt<5>("h17"), _T), instMem_23, _GEN_22) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_24 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_24 = mux(eq(UInt<5>("h18"), _T), instMem_24, _GEN_23) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_25 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_25 = mux(eq(UInt<5>("h19"), _T), instMem_25, _GEN_24) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_26 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), _T), instMem_26, _GEN_25) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_27 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), _T), instMem_27, _GEN_26) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_28 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), _T), instMem_28, _GEN_27) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_29 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), _T), instMem_29, _GEN_28) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_30 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), _T), instMem_30, _GEN_29) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_31 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), _T), instMem_31, _GEN_30) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_32 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_32 = mux(eq(UInt<6>("h20"), _T), instMem_32, _GEN_31) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_33 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_33 = mux(eq(UInt<6>("h21"), _T), instMem_33, _GEN_32) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_34 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_34 = mux(eq(UInt<6>("h22"), _T), instMem_34, _GEN_33) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_35 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_35 = mux(eq(UInt<6>("h23"), _T), instMem_35, _GEN_34) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_36 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_36 = mux(eq(UInt<6>("h24"), _T), instMem_36, _GEN_35) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_37 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_37 = mux(eq(UInt<6>("h25"), _T), instMem_37, _GEN_36) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_38 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_38 = mux(eq(UInt<6>("h26"), _T), instMem_38, _GEN_37) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_39 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_39 = mux(eq(UInt<6>("h27"), _T), instMem_39, _GEN_38) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_40 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_40 = mux(eq(UInt<6>("h28"), _T), instMem_40, _GEN_39) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_41 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_41 = mux(eq(UInt<6>("h29"), _T), instMem_41, _GEN_40) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_42 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_42 = mux(eq(UInt<6>("h2a"), _T), instMem_42, _GEN_41) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_43 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_43 = mux(eq(UInt<6>("h2b"), _T), instMem_43, _GEN_42) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_44 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_44 = mux(eq(UInt<6>("h2c"), _T), instMem_44, _GEN_43) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_45 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_45 = mux(eq(UInt<6>("h2d"), _T), instMem_45, _GEN_44) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_46 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_46 = mux(eq(UInt<6>("h2e"), _T), instMem_46, _GEN_45) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_47 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_47 = mux(eq(UInt<6>("h2f"), _T), instMem_47, _GEN_46) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_48 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_48 = mux(eq(UInt<6>("h30"), _T), instMem_48, _GEN_47) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_49 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_49 = mux(eq(UInt<6>("h31"), _T), instMem_49, _GEN_48) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_50 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_50 = mux(eq(UInt<6>("h32"), _T), instMem_50, _GEN_49) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_51 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_51 = mux(eq(UInt<6>("h33"), _T), instMem_51, _GEN_50) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_52 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_52 = mux(eq(UInt<6>("h34"), _T), instMem_52, _GEN_51) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_53 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_53 = mux(eq(UInt<6>("h35"), _T), instMem_53, _GEN_52) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_54 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_54 = mux(eq(UInt<6>("h36"), _T), instMem_54, _GEN_53) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_55 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_55 = mux(eq(UInt<6>("h37"), _T), instMem_55, _GEN_54) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_56 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_56 = mux(eq(UInt<6>("h38"), _T), instMem_56, _GEN_55) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_57 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_57 = mux(eq(UInt<6>("h39"), _T), instMem_57, _GEN_56) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_58 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_58 = mux(eq(UInt<6>("h3a"), _T), instMem_58, _GEN_57) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_59 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_59 = mux(eq(UInt<6>("h3b"), _T), instMem_59, _GEN_58) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_60 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_60 = mux(eq(UInt<6>("h3c"), _T), instMem_60, _GEN_59) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_61 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_61 = mux(eq(UInt<6>("h3d"), _T), instMem_61, _GEN_60) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_62 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_62 = mux(eq(UInt<6>("h3e"), _T), instMem_62, _GEN_61) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_63 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_63 = mux(eq(UInt<6>("h3f"), _T), instMem_63, _GEN_62) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_64 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_64 = mux(eq(UInt<7>("h40"), _T), instMem_64, _GEN_63) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_65 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_65 = mux(eq(UInt<7>("h41"), _T), instMem_65, _GEN_64) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_66 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_66 = mux(eq(UInt<7>("h42"), _T), instMem_66, _GEN_65) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_67 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_67 = mux(eq(UInt<7>("h43"), _T), instMem_67, _GEN_66) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_68 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_68 = mux(eq(UInt<7>("h44"), _T), instMem_68, _GEN_67) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_69 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_69 = mux(eq(UInt<7>("h45"), _T), instMem_69, _GEN_68) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_70 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_70 = mux(eq(UInt<7>("h46"), _T), instMem_70, _GEN_69) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_71 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_71 = mux(eq(UInt<7>("h47"), _T), instMem_71, _GEN_70) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_72 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_72 = mux(eq(UInt<7>("h48"), _T), instMem_72, _GEN_71) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_73 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_73 = mux(eq(UInt<7>("h49"), _T), instMem_73, _GEN_72) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_74 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_74 = mux(eq(UInt<7>("h4a"), _T), instMem_74, _GEN_73) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_75 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_75 = mux(eq(UInt<7>("h4b"), _T), instMem_75, _GEN_74) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_76 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_76 = mux(eq(UInt<7>("h4c"), _T), instMem_76, _GEN_75) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_77 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_77 = mux(eq(UInt<7>("h4d"), _T), instMem_77, _GEN_76) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_78 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_78 = mux(eq(UInt<7>("h4e"), _T), instMem_78, _GEN_77) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_79 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_79 = mux(eq(UInt<7>("h4f"), _T), instMem_79, _GEN_78) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_80 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_80 = mux(eq(UInt<7>("h50"), _T), instMem_80, _GEN_79) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_81 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_81 = mux(eq(UInt<7>("h51"), _T), instMem_81, _GEN_80) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_82 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_82 = mux(eq(UInt<7>("h52"), _T), instMem_82, _GEN_81) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_83 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_83 = mux(eq(UInt<7>("h53"), _T), instMem_83, _GEN_82) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_84 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_84 = mux(eq(UInt<7>("h54"), _T), instMem_84, _GEN_83) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_85 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_85 = mux(eq(UInt<7>("h55"), _T), instMem_85, _GEN_84) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_86 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_86 = mux(eq(UInt<7>("h56"), _T), instMem_86, _GEN_85) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_87 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_87 = mux(eq(UInt<7>("h57"), _T), instMem_87, _GEN_86) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_88 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_88 = mux(eq(UInt<7>("h58"), _T), instMem_88, _GEN_87) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_89 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_89 = mux(eq(UInt<7>("h59"), _T), instMem_89, _GEN_88) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_90 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_90 = mux(eq(UInt<7>("h5a"), _T), instMem_90, _GEN_89) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_91 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_91 = mux(eq(UInt<7>("h5b"), _T), instMem_91, _GEN_90) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_92 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_92 = mux(eq(UInt<7>("h5c"), _T), instMem_92, _GEN_91) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_93 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_93 = mux(eq(UInt<7>("h5d"), _T), instMem_93, _GEN_92) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_94 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_94 = mux(eq(UInt<7>("h5e"), _T), instMem_94, _GEN_93) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_95 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_95 = mux(eq(UInt<7>("h5f"), _T), instMem_95, _GEN_94) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_96 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_96 = mux(eq(UInt<7>("h60"), _T), instMem_96, _GEN_95) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_97 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_97 = mux(eq(UInt<7>("h61"), _T), instMem_97, _GEN_96) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_98 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_98 = mux(eq(UInt<7>("h62"), _T), instMem_98, _GEN_97) @[Memory.scala 24:16 Memory.scala 24:16]
    node instMem_99 = UInt<32>("h0") @[Memory.scala 17:23 Memory.scala 19:20]
    node _GEN_99 = mux(eq(UInt<7>("h63"), _T), instMem_99, _GEN_98) @[Memory.scala 24:16 Memory.scala 24:16]
    node _T_1 = eq(io_wrd, UInt<1>("h1")) @[Memory.scala 26:17]
    node _GEN_100 = validif(_T_1, io_wrdA) @[Memory.scala 26:28]
    node _GEN_101 = validif(_T_1, clock) @[Memory.scala 26:28]
    node _GEN_102 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0")) @[Memory.scala 26:28 Memory.scala 16:30]
    node _GEN_103 = validif(_T_1, UInt<1>("h1")) @[Memory.scala 26:28]
    node _GEN_104 = validif(_T_1, io_wrdData) @[Memory.scala 26:28]
    node _T_7 = eq(UInt<3>("h5"), io_testSel) @[Conditional.scala 37:30]
    node _T_8 = eq(UInt<3>("h6"), io_testSel) @[Conditional.scala 37:30]
    node _T_9 = eq(UInt<3>("h7"), io_testSel) @[Conditional.scala 37:30]
    node _instMem_T = _GEN_99 @[Memory.scala 24:16]
    io_rddData <= dataMem.MPORT.data @[Memory.scala 23:16]
    io_rdiData <= _instMem_T @[Memory.scala 24:16]
    dataMem.MPORT.addr <= io_rddA @[Memory.scala 23:31]
    dataMem.MPORT.en <= UInt<1>("h1") @[Memory.scala 23:31]
    dataMem.MPORT.clk <= clock @[Memory.scala 23:31]
    dataMem.MPORT_1.addr <= _GEN_100
    dataMem.MPORT_1.en <= _GEN_102
    dataMem.MPORT_1.clk <= _GEN_101
    dataMem.MPORT_1.data <= _GEN_104
    dataMem.MPORT_1.mask <= _GEN_103

  module Register32 :
    input clock : Clock
    input reset : UInt<1>
    input io_DataIn : SInt<32>
    input io_DA : UInt<5>
    input io_AA : UInt<5>
    input io_BA : UInt<5>
    output io_AOut : SInt<32>
    output io_BOut : SInt<32>

    reg Registers_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_0) @[Register32.scala 13:28]
    reg Registers_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_1) @[Register32.scala 13:28]
    reg Registers_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_2) @[Register32.scala 13:28]
    reg Registers_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_3) @[Register32.scala 13:28]
    reg Registers_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_4) @[Register32.scala 13:28]
    reg Registers_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_5) @[Register32.scala 13:28]
    reg Registers_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_6) @[Register32.scala 13:28]
    reg Registers_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_7) @[Register32.scala 13:28]
    reg Registers_8 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_8) @[Register32.scala 13:28]
    reg Registers_9 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_9) @[Register32.scala 13:28]
    reg Registers_10 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_10) @[Register32.scala 13:28]
    reg Registers_11 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_11) @[Register32.scala 13:28]
    reg Registers_12 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_12) @[Register32.scala 13:28]
    reg Registers_13 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_13) @[Register32.scala 13:28]
    reg Registers_14 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_14) @[Register32.scala 13:28]
    reg Registers_15 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_15) @[Register32.scala 13:28]
    reg Registers_16 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_16) @[Register32.scala 13:28]
    reg Registers_17 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_17) @[Register32.scala 13:28]
    reg Registers_18 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_18) @[Register32.scala 13:28]
    reg Registers_19 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_19) @[Register32.scala 13:28]
    reg Registers_20 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_20) @[Register32.scala 13:28]
    reg Registers_21 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_21) @[Register32.scala 13:28]
    reg Registers_22 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_22) @[Register32.scala 13:28]
    reg Registers_23 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_23) @[Register32.scala 13:28]
    reg Registers_24 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_24) @[Register32.scala 13:28]
    reg Registers_25 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_25) @[Register32.scala 13:28]
    reg Registers_26 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_26) @[Register32.scala 13:28]
    reg Registers_27 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_27) @[Register32.scala 13:28]
    reg Registers_28 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_28) @[Register32.scala 13:28]
    reg Registers_29 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_29) @[Register32.scala 13:28]
    reg Registers_30 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_30) @[Register32.scala 13:28]
    reg Registers_31 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), Registers_31) @[Register32.scala 13:28]
    node _Registers_io_DA = io_DataIn @[Register32.scala 15:22 Register32.scala 15:22]
    node _GEN_0 = mux(eq(UInt<1>("h0"), io_DA), _Registers_io_DA, Registers_0) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_DA), _Registers_io_DA, Registers_1) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_DA), _Registers_io_DA, Registers_2) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_DA), _Registers_io_DA, Registers_3) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_DA), _Registers_io_DA, Registers_4) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_DA), _Registers_io_DA, Registers_5) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_DA), _Registers_io_DA, Registers_6) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_DA), _Registers_io_DA, Registers_7) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_DA), _Registers_io_DA, Registers_8) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_DA), _Registers_io_DA, Registers_9) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_DA), _Registers_io_DA, Registers_10) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_DA), _Registers_io_DA, Registers_11) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_DA), _Registers_io_DA, Registers_12) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_DA), _Registers_io_DA, Registers_13) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_DA), _Registers_io_DA, Registers_14) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_DA), _Registers_io_DA, Registers_15) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_DA), _Registers_io_DA, Registers_16) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_DA), _Registers_io_DA, Registers_17) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_DA), _Registers_io_DA, Registers_18) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_DA), _Registers_io_DA, Registers_19) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_DA), _Registers_io_DA, Registers_20) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_DA), _Registers_io_DA, Registers_21) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_DA), _Registers_io_DA, Registers_22) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_DA), _Registers_io_DA, Registers_23) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_DA), _Registers_io_DA, Registers_24) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_DA), _Registers_io_DA, Registers_25) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_DA), _Registers_io_DA, Registers_26) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_DA), _Registers_io_DA, Registers_27) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_DA), _Registers_io_DA, Registers_28) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_DA), _Registers_io_DA, Registers_29) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_DA), _Registers_io_DA, Registers_30) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_DA), _Registers_io_DA, Registers_31) @[Register32.scala 15:22 Register32.scala 15:22 Register32.scala 13:28]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_AA), Registers_0) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_AA), Registers_1, _GEN_32) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_AA), Registers_2, _GEN_33) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_AA), Registers_3, _GEN_34) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_AA), Registers_4, _GEN_35) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_AA), Registers_5, _GEN_36) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_AA), Registers_6, _GEN_37) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_AA), Registers_7, _GEN_38) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_AA), Registers_8, _GEN_39) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_AA), Registers_9, _GEN_40) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_AA), Registers_10, _GEN_41) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_AA), Registers_11, _GEN_42) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_AA), Registers_12, _GEN_43) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_AA), Registers_13, _GEN_44) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_AA), Registers_14, _GEN_45) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_AA), Registers_15, _GEN_46) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_AA), Registers_16, _GEN_47) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_AA), Registers_17, _GEN_48) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_AA), Registers_18, _GEN_49) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_AA), Registers_19, _GEN_50) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_AA), Registers_20, _GEN_51) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_AA), Registers_21, _GEN_52) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_AA), Registers_22, _GEN_53) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_AA), Registers_23, _GEN_54) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_AA), Registers_24, _GEN_55) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_AA), Registers_25, _GEN_56) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_AA), Registers_26, _GEN_57) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_AA), Registers_27, _GEN_58) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_AA), Registers_28, _GEN_59) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_AA), Registers_29, _GEN_60) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_AA), Registers_30, _GEN_61) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_AA), Registers_31, _GEN_62) @[Register32.scala 16:13 Register32.scala 16:13]
    node _GEN_64 = validif(eq(UInt<1>("h0"), io_BA), Registers_0) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_BA), Registers_1, _GEN_64) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_BA), Registers_2, _GEN_65) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_BA), Registers_3, _GEN_66) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_BA), Registers_4, _GEN_67) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_BA), Registers_5, _GEN_68) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_BA), Registers_6, _GEN_69) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_BA), Registers_7, _GEN_70) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_BA), Registers_8, _GEN_71) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_BA), Registers_9, _GEN_72) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_BA), Registers_10, _GEN_73) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_BA), Registers_11, _GEN_74) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_BA), Registers_12, _GEN_75) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_BA), Registers_13, _GEN_76) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_BA), Registers_14, _GEN_77) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_BA), Registers_15, _GEN_78) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_BA), Registers_16, _GEN_79) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_BA), Registers_17, _GEN_80) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_BA), Registers_18, _GEN_81) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_BA), Registers_19, _GEN_82) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_BA), Registers_20, _GEN_83) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_BA), Registers_21, _GEN_84) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_BA), Registers_22, _GEN_85) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_BA), Registers_23, _GEN_86) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_BA), Registers_24, _GEN_87) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_BA), Registers_25, _GEN_88) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_BA), Registers_26, _GEN_89) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_BA), Registers_27, _GEN_90) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_BA), Registers_28, _GEN_91) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_BA), Registers_29, _GEN_92) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_BA), Registers_30, _GEN_93) @[Register32.scala 17:13 Register32.scala 17:13]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_BA), Registers_31, _GEN_94) @[Register32.scala 17:13 Register32.scala 17:13]
    node _WIRE_0 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_1 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_2 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_3 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_4 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_5 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_6 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_7 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_8 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_9 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_10 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_11 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_12 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_13 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_14 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_15 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_16 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_17 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_18 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_19 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_20 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_21 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_22 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_23 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_24 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_25 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_26 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_27 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_28 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_29 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_30 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _WIRE_31 = asSInt(UInt<32>("h0")) @[Register32.scala 13:36 Register32.scala 13:36]
    node _Registers_io_AA = _GEN_63 @[Register32.scala 16:13]
    node _Registers_io_BA = _GEN_95 @[Register32.scala 17:13]
    io_AOut <= _Registers_io_AA @[Register32.scala 16:13]
    io_BOut <= _Registers_io_BA @[Register32.scala 17:13]
    Registers_0 <= mux(reset, _WIRE_0, _GEN_0) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_1 <= mux(reset, _WIRE_1, _GEN_1) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_2 <= mux(reset, _WIRE_2, _GEN_2) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_3 <= mux(reset, _WIRE_3, _GEN_3) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_4 <= mux(reset, _WIRE_4, _GEN_4) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_5 <= mux(reset, _WIRE_5, _GEN_5) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_6 <= mux(reset, _WIRE_6, _GEN_6) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_7 <= mux(reset, _WIRE_7, _GEN_7) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_8 <= mux(reset, _WIRE_8, _GEN_8) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_9 <= mux(reset, _WIRE_9, _GEN_9) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_10 <= mux(reset, _WIRE_10, _GEN_10) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_11 <= mux(reset, _WIRE_11, _GEN_11) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_12 <= mux(reset, _WIRE_12, _GEN_12) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_13 <= mux(reset, _WIRE_13, _GEN_13) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_14 <= mux(reset, _WIRE_14, _GEN_14) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_15 <= mux(reset, _WIRE_15, _GEN_15) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_16 <= mux(reset, _WIRE_16, _GEN_16) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_17 <= mux(reset, _WIRE_17, _GEN_17) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_18 <= mux(reset, _WIRE_18, _GEN_18) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_19 <= mux(reset, _WIRE_19, _GEN_19) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_20 <= mux(reset, _WIRE_20, _GEN_20) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_21 <= mux(reset, _WIRE_21, _GEN_21) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_22 <= mux(reset, _WIRE_22, _GEN_22) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_23 <= mux(reset, _WIRE_23, _GEN_23) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_24 <= mux(reset, _WIRE_24, _GEN_24) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_25 <= mux(reset, _WIRE_25, _GEN_25) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_26 <= mux(reset, _WIRE_26, _GEN_26) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_27 <= mux(reset, _WIRE_27, _GEN_27) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_28 <= mux(reset, _WIRE_28, _GEN_28) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_29 <= mux(reset, _WIRE_29, _GEN_29) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_30 <= mux(reset, _WIRE_30, _GEN_30) @[Register32.scala 13:28 Register32.scala 13:28]
    Registers_31 <= mux(reset, _WIRE_31, _GEN_31) @[Register32.scala 13:28 Register32.scala 13:28]

  module InstDec :
    input clock : Clock
    input reset : UInt<1>
    input io_Instruction : UInt<32>
    output io_opcode : UInt<6>
    output io_immidiate : SInt<32>
    output io_aA : UInt<5>
    output io_bA : UInt<5>
    output io_dA : UInt<5>
    output io_offset : SInt<8>

    node _T = bits(io_Instruction, 5, 0) @[InstructionDecoder.scala 15:34]
    node _T_1 = bits(io_opcode, 5, 4) @[InstructionDecoder.scala 22:21]
    node _T_2 = eq(UInt<1>("h0"), _T_1) @[Conditional.scala 37:30]
    node _T_3 = bits(io_Instruction, 10, 6) @[InstructionDecoder.scala 25:46]
    node _T_4 = bits(io_Instruction, 15, 11) @[InstructionDecoder.scala 26:46]
    node _T_5 = bits(io_Instruction, 20, 16) @[InstructionDecoder.scala 27:46]
    node _T_6 = bits(io_opcode, 3, 2) @[InstructionDecoder.scala 28:28]
    node _T_7 = eq(_T_6, UInt<2>("h3")) @[InstructionDecoder.scala 28:34]
    node _T_8 = bits(io_Instruction, 31, 24) @[InstructionDecoder.scala 29:46]
    node _T_9 = asSInt(_T_8) @[InstructionDecoder.scala 29:60]
    node _GEN_0 = mux(_T_7, _T_9, asSInt(UInt<8>("h0"))) @[InstructionDecoder.scala 28:42 InstructionDecoder.scala 29:29 InstructionDecoder.scala 20:17]
    node _GEN_1 = mux(_T_7, UInt<5>("h0"), _T_4) @[InstructionDecoder.scala 28:42 InstructionDecoder.scala 30:29 InstructionDecoder.scala 26:29]
    node _T_10 = eq(UInt<1>("h1"), _T_1) @[Conditional.scala 37:30]
    node _T_11 = bits(io_Instruction, 10, 6) @[InstructionDecoder.scala 36:46]
    node _T_12 = bits(io_opcode, 3, 2) @[InstructionDecoder.scala 38:27]
    node _T_13 = eq(_T_12, UInt<2>("h3")) @[InstructionDecoder.scala 38:33]
    node _T_14 = bits(io_Instruction, 31, 24) @[InstructionDecoder.scala 39:50]
    node _T_15 = asSInt(_T_14) @[InstructionDecoder.scala 39:64]
    node _T_16 = bits(io_Instruction, 23, 11) @[InstructionDecoder.scala 40:50]
    node _T_17 = asSInt(_T_16) @[InstructionDecoder.scala 40:64]
    node _T_18 = bits(io_Instruction, 31, 16) @[InstructionDecoder.scala 43:50]
    node _T_19 = asSInt(_T_18) @[InstructionDecoder.scala 43:64]
    node _T_20 = bits(io_Instruction, 15, 11) @[InstructionDecoder.scala 44:50]
    node _GEN_2 = mux(_T_13, _T_15, asSInt(UInt<8>("h0"))) @[InstructionDecoder.scala 38:41 InstructionDecoder.scala 39:33 InstructionDecoder.scala 20:17]
    node _GEN_3 = mux(_T_13, _T_17, _T_19) @[InstructionDecoder.scala 38:41 InstructionDecoder.scala 40:33 InstructionDecoder.scala 43:33]
    node _GEN_4 = mux(_T_13, UInt<5>("h0"), _T_20) @[InstructionDecoder.scala 38:41 InstructionDecoder.scala 41:33 InstructionDecoder.scala 44:33]
    node _T_21 = eq(UInt<2>("h2"), _T_1) @[Conditional.scala 37:30]
    node _T_22 = bits(io_opcode, 3, 3) @[InstructionDecoder.scala 50:27]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[InstructionDecoder.scala 50:31]
    node _T_24 = bits(io_opcode, 2, 2) @[InstructionDecoder.scala 52:31]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[InstructionDecoder.scala 52:35]
    node _T_26 = bits(io_Instruction, 10, 6) @[InstructionDecoder.scala 54:54]
    node _T_27 = bits(io_Instruction, 15, 11) @[InstructionDecoder.scala 55:54]
    node _T_28 = bits(io_Instruction, 31, 24) @[InstructionDecoder.scala 56:54]
    node _T_29 = asSInt(_T_28) @[InstructionDecoder.scala 56:68]
    node _GEN_5 = mux(_T_25, _T_26, UInt<5>("h0")) @[InstructionDecoder.scala 52:43 InstructionDecoder.scala 54:37 InstructionDecoder.scala 17:17]
    node _GEN_6 = mux(_T_25, _T_27, UInt<5>("h0")) @[InstructionDecoder.scala 52:43 InstructionDecoder.scala 55:37 InstructionDecoder.scala 19:17]
    node _GEN_7 = mux(_T_25, _T_29, asSInt(UInt<8>("h0"))) @[InstructionDecoder.scala 52:43 InstructionDecoder.scala 56:37 InstructionDecoder.scala 20:17]
    node _T_30 = bits(io_opcode, 2, 2) @[InstructionDecoder.scala 60:31]
    node _T_31 = eq(_T_30, UInt<1>("h0")) @[InstructionDecoder.scala 60:35]
    node _T_32 = bits(io_Instruction, 10, 6) @[InstructionDecoder.scala 62:54]
    node _T_33 = bits(io_Instruction, 20, 16) @[InstructionDecoder.scala 63:54]
    node _T_34 = bits(io_Instruction, 31, 24) @[InstructionDecoder.scala 64:54]
    node _T_35 = asSInt(_T_34) @[InstructionDecoder.scala 64:68]
    node _T_36 = bits(io_Instruction, 10, 6) @[InstructionDecoder.scala 67:54]
    node _T_37 = bits(io_Instruction, 23, 11) @[InstructionDecoder.scala 68:54]
    node _T_38 = asSInt(_T_37) @[InstructionDecoder.scala 68:68]
    node _T_39 = bits(io_Instruction, 31, 24) @[InstructionDecoder.scala 69:54]
    node _T_40 = asSInt(_T_39) @[InstructionDecoder.scala 69:68]
    node _GEN_8 = mux(_T_31, _T_32, _T_36) @[InstructionDecoder.scala 60:43 InstructionDecoder.scala 62:37 InstructionDecoder.scala 67:37]
    node _GEN_9 = mux(_T_31, _T_33, UInt<5>("h0")) @[InstructionDecoder.scala 60:43 InstructionDecoder.scala 63:37 InstructionDecoder.scala 18:17]
    node _GEN_10 = mux(_T_31, _T_35, _T_40) @[InstructionDecoder.scala 60:43 InstructionDecoder.scala 64:37 InstructionDecoder.scala 69:37]
    node _GEN_11 = mux(_T_31, asSInt(UInt<32>("h0")), _T_38) @[InstructionDecoder.scala 60:43 InstructionDecoder.scala 16:17 InstructionDecoder.scala 68:37]
    node _GEN_12 = mux(_T_23, _GEN_5, _GEN_8) @[InstructionDecoder.scala 50:39]
    node _GEN_13 = mux(_T_23, _GEN_6, UInt<5>("h0")) @[InstructionDecoder.scala 50:39 InstructionDecoder.scala 19:17]
    node _GEN_14 = mux(_T_23, _GEN_7, _GEN_10) @[InstructionDecoder.scala 50:39]
    node _GEN_15 = mux(_T_23, UInt<5>("h0"), _GEN_9) @[InstructionDecoder.scala 50:39 InstructionDecoder.scala 18:17]
    node _GEN_16 = mux(_T_23, asSInt(UInt<32>("h0")), _GEN_11) @[InstructionDecoder.scala 50:39 InstructionDecoder.scala 16:17]
    node _T_41 = eq(UInt<2>("h3"), _T_1) @[Conditional.scala 37:30]
    node _T_42 = bits(io_opcode, 3, 3) @[InstructionDecoder.scala 77:27]
    node _T_43 = eq(_T_42, UInt<1>("h0")) @[InstructionDecoder.scala 77:31]
    node _T_44 = bits(io_Instruction, 31, 24) @[InstructionDecoder.scala 78:50]
    node _T_45 = asSInt(_T_44) @[InstructionDecoder.scala 78:64]
    node _T_46 = bits(io_Instruction, 10, 6) @[InstructionDecoder.scala 79:50]
    node _T_47 = bits(io_Instruction, 31, 6) @[InstructionDecoder.scala 82:47]
    node _T_48 = asSInt(_T_47) @[InstructionDecoder.scala 82:54]
    node _GEN_17 = mux(_T_43, _T_45, asSInt(UInt<8>("h0"))) @[InstructionDecoder.scala 77:39 InstructionDecoder.scala 78:33 InstructionDecoder.scala 20:17]
    node _GEN_18 = mux(_T_43, _T_46, UInt<5>("h0")) @[InstructionDecoder.scala 77:39 InstructionDecoder.scala 79:33 InstructionDecoder.scala 17:17]
    node _GEN_19 = mux(_T_43, asSInt(UInt<32>("h0")), _T_48) @[InstructionDecoder.scala 77:39 InstructionDecoder.scala 16:17 InstructionDecoder.scala 82:30]
    node _GEN_20 = mux(_T_41, _GEN_17, asSInt(UInt<8>("h0"))) @[Conditional.scala 39:67 InstructionDecoder.scala 20:17]
    node _GEN_21 = mux(_T_41, _GEN_18, UInt<5>("h0")) @[Conditional.scala 39:67 InstructionDecoder.scala 17:17]
    node _GEN_22 = mux(_T_41, _GEN_19, asSInt(UInt<32>("h0"))) @[Conditional.scala 39:67 InstructionDecoder.scala 16:17]
    node _GEN_23 = mux(_T_21, _GEN_12, _GEN_21) @[Conditional.scala 39:67]
    node _GEN_24 = mux(_T_21, _GEN_13, UInt<5>("h0")) @[Conditional.scala 39:67 InstructionDecoder.scala 19:17]
    node _GEN_25 = mux(_T_21, _GEN_14, _GEN_20) @[Conditional.scala 39:67]
    node _GEN_26 = mux(_T_21, _GEN_15, UInt<5>("h0")) @[Conditional.scala 39:67 InstructionDecoder.scala 18:17]
    node _GEN_27 = mux(_T_21, _GEN_16, _GEN_22) @[Conditional.scala 39:67]
    node _GEN_28 = mux(_T_10, _T_11, _GEN_23) @[Conditional.scala 39:67 InstructionDecoder.scala 36:29]
    node _GEN_29 = mux(_T_10, _GEN_2, _GEN_25) @[Conditional.scala 39:67]
    node _GEN_30 = mux(_T_10, _GEN_3, _GEN_27) @[Conditional.scala 39:67]
    node _GEN_31 = mux(_T_10, _GEN_4, _GEN_24) @[Conditional.scala 39:67]
    node _GEN_32 = mux(_T_10, UInt<5>("h0"), _GEN_26) @[Conditional.scala 39:67 InstructionDecoder.scala 18:17]
    node _GEN_33 = mux(_T_2, _T_3, _GEN_28) @[Conditional.scala 40:58 InstructionDecoder.scala 25:29]
    node _GEN_34 = mux(_T_2, _GEN_1, _GEN_31) @[Conditional.scala 40:58]
    node _GEN_35 = mux(_T_2, _T_5, _GEN_32) @[Conditional.scala 40:58 InstructionDecoder.scala 27:29]
    node _GEN_36 = mux(_T_2, _GEN_0, _GEN_29) @[Conditional.scala 40:58]
    node _GEN_37 = mux(_T_2, asSInt(UInt<32>("h0")), _GEN_30) @[Conditional.scala 40:58 InstructionDecoder.scala 16:17]
    io_opcode <= _T @[InstructionDecoder.scala 15:17]
    io_immidiate <= _GEN_37
    io_aA <= _GEN_33
    io_bA <= _GEN_35
    io_dA <= _GEN_34
    io_offset <= _GEN_36

  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_a : SInt<32>
    input io_b : SInt<32>
    input io_fs : UInt<4>
    output io_y : SInt<32>
    output io_flag : UInt<1>

    node _T = eq(UInt<1>("h0"), io_fs) @[Conditional.scala 37:30]
    node _T_1 = add(io_a, io_b) @[ALU.scala 18:31]
    node _T_2 = tail(_T_1, 1) @[ALU.scala 18:31]
    node _T_3 = asSInt(_T_2) @[ALU.scala 18:31]
    node _T_4 = eq(UInt<1>("h1"), io_fs) @[Conditional.scala 37:30]
    node _T_5 = sub(io_a, io_b) @[ALU.scala 19:31]
    node _T_6 = tail(_T_5, 1) @[ALU.scala 19:31]
    node _T_7 = asSInt(_T_6) @[ALU.scala 19:31]
    node _T_8 = eq(UInt<2>("h2"), io_fs) @[Conditional.scala 37:30]
    node _T_9 = add(io_a, asSInt(UInt<2>("h1"))) @[ALU.scala 20:31]
    node _T_10 = tail(_T_9, 1) @[ALU.scala 20:31]
    node _T_11 = asSInt(_T_10) @[ALU.scala 20:31]
    node _T_12 = eq(UInt<2>("h3"), io_fs) @[Conditional.scala 37:30]
    node _T_13 = sub(io_a, asSInt(UInt<2>("h1"))) @[ALU.scala 21:31]
    node _T_14 = tail(_T_13, 1) @[ALU.scala 21:31]
    node _T_15 = asSInt(_T_14) @[ALU.scala 21:31]
    node _T_16 = eq(UInt<3>("h4"), io_fs) @[Conditional.scala 37:30]
    node _T_17 = and(io_a, io_b) @[ALU.scala 22:31]
    node _T_18 = asSInt(_T_17) @[ALU.scala 22:31]
    node _T_19 = eq(UInt<3>("h5"), io_fs) @[Conditional.scala 37:30]
    node _T_20 = or(io_a, io_b) @[ALU.scala 23:31]
    node _T_21 = asSInt(_T_20) @[ALU.scala 23:31]
    node _T_22 = eq(UInt<3>("h6"), io_fs) @[Conditional.scala 37:30]
    node _T_23 = xor(io_a, io_b) @[ALU.scala 24:31]
    node _T_24 = asSInt(_T_23) @[ALU.scala 24:31]
    node _T_25 = eq(UInt<3>("h7"), io_fs) @[Conditional.scala 37:30]
    node _T_26 = not(io_a) @[ALU.scala 25:26]
    node _T_27 = asSInt(_T_26) @[ALU.scala 25:26]
    node _T_28 = eq(UInt<4>("h8"), io_fs) @[Conditional.scala 37:30]
    node _T_29 = mul(io_a, io_b) @[ALU.scala 26:31]
    node _T_30 = eq(UInt<4>("ha"), io_fs) @[Conditional.scala 37:30]
    node _T_31 = bits(io_b, 6, 0) @[ALU.scala 28:39]
    node _T_32 = dshl(io_a, _T_31) @[ALU.scala 28:32]
    node _T_33 = eq(UInt<4>("hb"), io_fs) @[Conditional.scala 37:30]
    node _T_34 = bits(io_b, 6, 0) @[ALU.scala 29:39]
    node _T_35 = dshr(io_a, _T_34) @[ALU.scala 29:32]
    node _T_36 = eq(UInt<4>("hc"), io_fs) @[Conditional.scala 37:30]
    node _T_37 = eq(io_a, io_b) @[ALU.scala 30:35]
    node _T_38 = eq(UInt<4>("hd"), io_fs) @[Conditional.scala 37:30]
    node _T_39 = geq(io_a, io_b) @[ALU.scala 31:35]
    node _T_40 = eq(UInt<4>("he"), io_fs) @[Conditional.scala 37:30]
    node _T_41 = lt(io_a, io_b) @[ALU.scala 32:35]
    node _T_42 = eq(UInt<4>("hf"), io_fs) @[Conditional.scala 37:30]
    node _T_43 = bits(io_a, 31, 31) @[ALU.scala 33:34]
    node _GEN_0 = mux(_T_42, _T_43, UInt<1>("h0")) @[Conditional.scala 39:67 ALU.scala 33:27 ALU.scala 15:13]
    node _GEN_1 = mux(_T_40, _T_41, _GEN_0) @[Conditional.scala 39:67 ALU.scala 32:27]
    node _GEN_2 = mux(_T_38, _T_39, _GEN_1) @[Conditional.scala 39:67 ALU.scala 31:27]
    node _GEN_3 = mux(_T_36, _T_37, _GEN_2) @[Conditional.scala 39:67 ALU.scala 30:27]
    node _GEN_4 = mux(_T_33, _T_35, asSInt(UInt<1>("h0"))) @[Conditional.scala 39:67 ALU.scala 29:24 ALU.scala 14:10]
    node _GEN_5 = mux(_T_33, UInt<1>("h0"), _GEN_3) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_6 = mux(_T_30, _T_32, _GEN_4) @[Conditional.scala 39:67 ALU.scala 28:24]
    node _GEN_7 = mux(_T_30, UInt<1>("h0"), _GEN_5) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_8 = mux(_T_28, _T_29, _GEN_6) @[Conditional.scala 39:67 ALU.scala 26:23]
    node _GEN_9 = mux(_T_28, UInt<1>("h0"), _GEN_7) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_10 = mux(_T_25, _T_27, _GEN_8) @[Conditional.scala 39:67 ALU.scala 25:23]
    node _GEN_11 = mux(_T_25, UInt<1>("h0"), _GEN_9) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_12 = mux(_T_22, _T_24, _GEN_10) @[Conditional.scala 39:67 ALU.scala 24:23]
    node _GEN_13 = mux(_T_22, UInt<1>("h0"), _GEN_11) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_14 = mux(_T_19, _T_21, _GEN_12) @[Conditional.scala 39:67 ALU.scala 23:23]
    node _GEN_15 = mux(_T_19, UInt<1>("h0"), _GEN_13) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_16 = mux(_T_16, _T_18, _GEN_14) @[Conditional.scala 39:67 ALU.scala 22:23]
    node _GEN_17 = mux(_T_16, UInt<1>("h0"), _GEN_15) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_18 = mux(_T_12, _T_15, _GEN_16) @[Conditional.scala 39:67 ALU.scala 21:23]
    node _GEN_19 = mux(_T_12, UInt<1>("h0"), _GEN_17) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_20 = mux(_T_8, _T_11, _GEN_18) @[Conditional.scala 39:67 ALU.scala 20:23]
    node _GEN_21 = mux(_T_8, UInt<1>("h0"), _GEN_19) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_22 = mux(_T_4, _T_7, _GEN_20) @[Conditional.scala 39:67 ALU.scala 19:23]
    node _GEN_23 = mux(_T_4, UInt<1>("h0"), _GEN_21) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_24 = mux(_T, _T_3, _GEN_22) @[Conditional.scala 40:58 ALU.scala 18:23]
    node _GEN_25 = mux(_T, UInt<1>("h0"), _GEN_23) @[Conditional.scala 40:58 ALU.scala 15:13]
    io_y <= asSInt(bits(_GEN_24, 31, 0))
    io_flag <= _GEN_25

  module Datapath :
    input clock : Clock
    input reset : UInt<1>
    input io_test : UInt<3>
    output io_cnt : UInt<8>
    output io_OutInst : UInt<32>
    output io_InA : SInt<32>
    output io_InB : SInt<32>
    output io_InImm : SInt<32>
    output io_OutEx : SInt<32>
    output io_OutMA : SInt<32>
    output io_OutDA : UInt<5>

    inst Mem of Memory @[Datapath.scala 18:29]
    inst Regx32 of Register32 @[Datapath.scala 25:29]
    inst InstDec of InstDec @[Datapath.scala 27:29]
    inst ALU of ALU @[Datapath.scala 29:29]
    reg InstReg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), InstReg) @[Datapath.scala 34:22]
    reg AReg : SInt<32>, clock with :
      reset => (UInt<1>("h0"), AReg) @[Datapath.scala 36:22]
    reg aAReg : UInt<5>, clock with :
      reset => (UInt<1>("h0"), aAReg) @[Datapath.scala 37:22]
    reg BReg : SInt<32>, clock with :
      reset => (UInt<1>("h0"), BReg) @[Datapath.scala 38:22]
    reg bAReg : UInt<5>, clock with :
      reset => (UInt<1>("h0"), bAReg) @[Datapath.scala 39:22]
    reg ImmReg : SInt<32>, clock with :
      reset => (UInt<1>("h0"), ImmReg) @[Datapath.scala 40:22]
    reg opReg1 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), opReg1) @[Datapath.scala 41:22]
    reg offReg : SInt<10>, clock with :
      reset => (UInt<1>("h0"), offReg) @[Datapath.scala 42:22]
    reg yReg : SInt<32>, clock with :
      reset => (UInt<1>("h0"), yReg) @[Datapath.scala 44:22]
    reg resReg : SInt<32>, clock with :
      reset => (UInt<1>("h0"), resReg) @[Datapath.scala 46:22]
    reg wbReg1 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), wbReg1) @[Datapath.scala 48:22]
    reg wbReg2 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), wbReg2) @[Datapath.scala 49:22]
    reg wbReg3 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), wbReg3) @[Datapath.scala 50:22]
    reg pc : UInt<8>, clock with :
      reset => (UInt<1>("h0"), pc) @[Datapath.scala 58:23]
    node _T = add(pc, UInt<8>("h1")) @[Datapath.scala 59:19]
    node _T_1 = tail(_T, 1) @[Datapath.scala 59:19]
    node _T_2 = eq(aAReg, wbReg2) @[Datapath.scala 87:16]
    node _T_3 = eq(aAReg, wbReg3) @[Datapath.scala 89:24]
    node _GEN_0 = mux(_T_3, resReg, AReg) @[Datapath.scala 89:35 Datapath.scala 90:14 Datapath.scala 92:14]
    node _GEN_1 = mux(_T_2, yReg, _GEN_0) @[Datapath.scala 87:27 Datapath.scala 88:14]
    node _T_4 = eq(bAReg, wbReg2) @[Datapath.scala 96:16]
    node _T_5 = eq(bAReg, wbReg3) @[Datapath.scala 98:24]
    node _GEN_2 = mux(_T_5, resReg, BReg) @[Datapath.scala 98:35 Datapath.scala 99:14 Datapath.scala 101:14]
    node _GEN_3 = mux(_T_4, yReg, _GEN_2) @[Datapath.scala 96:27 Datapath.scala 97:14]
    node _T_6 = bits(opReg1, 5, 4) @[Datapath.scala 105:19]
    node _T_7 = eq(UInt<1>("h0"), _T_6) @[Conditional.scala 37:30]
    node _T_8 = bits(opReg1, 3, 0) @[Datapath.scala 110:35]
    node _T_9 = eq(ALU.io_flag, UInt<1>("h1")) @[Datapath.scala 113:30]
    node _T_10 = asUInt(offReg) @[Datapath.scala 114:40]
    node _T_11 = add(pc, _T_10) @[Datapath.scala 114:31]
    node _T_12 = tail(_T_11, 1) @[Datapath.scala 114:31]
    node _GEN_4 = mux(_T_9, _T_12, _T_1) @[Datapath.scala 113:41 Datapath.scala 114:25 Datapath.scala 59:13]
    node _GEN_5 = mux(_T_9, UInt<32>("h0"), Mem.io_rdiData) @[Datapath.scala 113:41 Datapath.scala 115:25 Datapath.scala 62:17]
    node _GEN_6 = mux(_T_9, asSInt(UInt<32>("h0")), Regx32.io_AOut) @[Datapath.scala 113:41 Datapath.scala 116:25 Datapath.scala 70:18]
    node _GEN_7 = mux(_T_9, asSInt(UInt<32>("h0")), Regx32.io_BOut) @[Datapath.scala 113:41 Datapath.scala 117:25 Datapath.scala 72:18]
    node _GEN_8 = mux(_T_9, asSInt(UInt<32>("h0")), InstDec.io_immidiate) @[Datapath.scala 113:41 Datapath.scala 118:25 Datapath.scala 74:18]
    node _GEN_9 = mux(_T_9, UInt<32>("h0"), InstDec.io_opcode) @[Datapath.scala 113:41 Datapath.scala 119:25 Datapath.scala 75:18]
    node _GEN_10 = mux(_T_9, asSInt(UInt<32>("h0")), InstDec.io_offset) @[Datapath.scala 113:41 Datapath.scala 120:25 Datapath.scala 76:18]
    node _T_13 = eq(UInt<1>("h1"), _T_6) @[Conditional.scala 37:30]
    node _T_14 = bits(opReg1, 3, 0) @[Datapath.scala 127:35]
    node _T_15 = eq(ALU.io_flag, UInt<1>("h1")) @[Datapath.scala 130:30]
    node _T_16 = asUInt(offReg) @[Datapath.scala 131:40]
    node _T_17 = add(pc, _T_16) @[Datapath.scala 131:31]
    node _T_18 = tail(_T_17, 1) @[Datapath.scala 131:31]
    node _GEN_11 = mux(_T_15, _T_18, _T_1) @[Datapath.scala 130:41 Datapath.scala 131:25 Datapath.scala 59:13]
    node _GEN_12 = mux(_T_15, UInt<32>("h0"), Mem.io_rdiData) @[Datapath.scala 130:41 Datapath.scala 132:25 Datapath.scala 62:17]
    node _GEN_13 = mux(_T_15, asSInt(UInt<32>("h0")), Regx32.io_AOut) @[Datapath.scala 130:41 Datapath.scala 133:25 Datapath.scala 70:18]
    node _GEN_14 = mux(_T_15, asSInt(UInt<32>("h0")), Regx32.io_BOut) @[Datapath.scala 130:41 Datapath.scala 134:25 Datapath.scala 72:18]
    node _GEN_15 = mux(_T_15, asSInt(UInt<32>("h0")), InstDec.io_immidiate) @[Datapath.scala 130:41 Datapath.scala 135:25 Datapath.scala 74:18]
    node _GEN_16 = mux(_T_15, UInt<32>("h0"), InstDec.io_opcode) @[Datapath.scala 130:41 Datapath.scala 136:25 Datapath.scala 75:18]
    node _GEN_17 = mux(_T_15, asSInt(UInt<32>("h0")), InstDec.io_offset) @[Datapath.scala 130:41 Datapath.scala 137:25 Datapath.scala 76:18]
    node _T_19 = eq(UInt<2>("h2"), _T_6) @[Conditional.scala 37:30]
    node AVal = _GEN_1 @[Datapath.scala 53:20]
    node _T_20 = add(AVal, offReg) @[Datapath.scala 142:32]
    node _T_21 = tail(_T_20, 1) @[Datapath.scala 142:32]
    node _T_22 = asSInt(_T_21) @[Datapath.scala 142:32]
    node _T_23 = bits(opReg1, 3, 3) @[Datapath.scala 144:26]
    node _T_24 = eq(_T_23, UInt<1>("h0")) @[Datapath.scala 144:30]
    node _T_25 = bits(opReg1, 2, 2) @[Datapath.scala 146:30]
    node _T_26 = eq(_T_25, UInt<1>("h0")) @[Datapath.scala 146:34]
    node _T_27 = bits(_T_22, 7, 0) @[Datapath.scala 148:43]
    node _GEN_18 = mux(_T_26, UInt<1>("h0"), UInt<1>("h0")) @[Datapath.scala 146:42 Datapath.scala 147:33 Datapath.scala 22:21]
    node _GEN_19 = mux(_T_26, _T_27, UInt<8>("h0")) @[Datapath.scala 146:42 Datapath.scala 148:33 Datapath.scala 19:21]
    node _GEN_20 = mux(_T_26, Mem.io_rddData, yReg) @[Datapath.scala 146:42 Datapath.scala 149:33 Datapath.scala 44:22]
    node _T_28 = bits(_T_22, 7, 0) @[Datapath.scala 155:39]
    node _T_29 = bits(opReg1, 2, 2) @[Datapath.scala 157:30]
    node _T_30 = eq(_T_29, UInt<1>("h0")) @[Datapath.scala 157:34]
    node BVal = _GEN_3 @[Datapath.scala 54:20]
    node _GEN_21 = mux(_T_30, BVal, ImmReg) @[Datapath.scala 157:42 Datapath.scala 158:36 Datapath.scala 162:36]
    node _GEN_22 = mux(_T_24, _GEN_18, UInt<1>("h1")) @[Datapath.scala 144:38 Datapath.scala 154:29]
    node _GEN_23 = mux(_T_24, _GEN_19, _T_28) @[Datapath.scala 144:38 Datapath.scala 155:29]
    node _GEN_24 = mux(_T_24, _GEN_20, asSInt(UInt<32>("h0"))) @[Datapath.scala 144:38 Datapath.scala 164:21]
    node _GEN_25 = mux(_T_24, asSInt(UInt<32>("h0")), _GEN_21) @[Datapath.scala 144:38 Datapath.scala 21:21]
    node _T_31 = eq(UInt<2>("h3"), _T_6) @[Conditional.scala 37:30]
    node _T_32 = bits(opReg1, 3, 3) @[Datapath.scala 169:25]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[Datapath.scala 169:29]
    node _T_34 = add(AVal, offReg) @[Datapath.scala 170:34]
    node _T_35 = tail(_T_34, 1) @[Datapath.scala 170:34]
    node _T_36 = asSInt(_T_35) @[Datapath.scala 170:34]
    node _T_37 = asUInt(_T_36) @[Datapath.scala 170:44]
    node _T_38 = bits(ImmReg, 7, 0) @[Datapath.scala 173:34]
    node _GEN_26 = mux(_T_33, _T_37, _T_38) @[Datapath.scala 169:37 Datapath.scala 170:25 Datapath.scala 173:25]
    node _GEN_27 = mux(_T_31, _GEN_26, _T_1) @[Conditional.scala 39:67 Datapath.scala 59:13]
    node _GEN_28 = mux(_T_31, asSInt(UInt<32>("h0")), yReg) @[Conditional.scala 39:67 Datapath.scala 175:21 Datapath.scala 44:22]
    node _GEN_29 = mux(_T_31, UInt<32>("h0"), Mem.io_rdiData) @[Conditional.scala 39:67 Datapath.scala 176:21 Datapath.scala 62:17]
    node _GEN_30 = mux(_T_31, asSInt(UInt<32>("h0")), Regx32.io_AOut) @[Conditional.scala 39:67 Datapath.scala 177:21 Datapath.scala 70:18]
    node _GEN_31 = mux(_T_31, asSInt(UInt<32>("h0")), Regx32.io_BOut) @[Conditional.scala 39:67 Datapath.scala 178:21 Datapath.scala 72:18]
    node _GEN_32 = mux(_T_31, asSInt(UInt<32>("h0")), InstDec.io_immidiate) @[Conditional.scala 39:67 Datapath.scala 179:21 Datapath.scala 74:18]
    node _GEN_33 = mux(_T_31, UInt<32>("h0"), InstDec.io_opcode) @[Conditional.scala 39:67 Datapath.scala 180:21 Datapath.scala 75:18]
    node _GEN_34 = mux(_T_31, asSInt(UInt<32>("h0")), InstDec.io_offset) @[Conditional.scala 39:67 Datapath.scala 181:21 Datapath.scala 76:18]
    node _GEN_35 = mux(_T_19, _GEN_22, UInt<1>("h0")) @[Conditional.scala 39:67 Datapath.scala 22:21]
    node _GEN_36 = mux(_T_19, _GEN_23, UInt<8>("h0")) @[Conditional.scala 39:67 Datapath.scala 19:21]
    node _GEN_37 = mux(_T_19, _GEN_24, _GEN_28) @[Conditional.scala 39:67]
    node _GEN_38 = mux(_T_19, _GEN_25, asSInt(UInt<32>("h0"))) @[Conditional.scala 39:67 Datapath.scala 21:21]
    node _GEN_39 = mux(_T_19, _T_1, _GEN_27) @[Conditional.scala 39:67 Datapath.scala 59:13]
    node _GEN_40 = mux(_T_19, Mem.io_rdiData, _GEN_29) @[Conditional.scala 39:67 Datapath.scala 62:17]
    node _GEN_41 = mux(_T_19, Regx32.io_AOut, _GEN_30) @[Conditional.scala 39:67 Datapath.scala 70:18]
    node _GEN_42 = mux(_T_19, Regx32.io_BOut, _GEN_31) @[Conditional.scala 39:67 Datapath.scala 72:18]
    node _GEN_43 = mux(_T_19, InstDec.io_immidiate, _GEN_32) @[Conditional.scala 39:67 Datapath.scala 74:18]
    node _GEN_44 = mux(_T_19, InstDec.io_opcode, _GEN_33) @[Conditional.scala 39:67 Datapath.scala 75:18]
    node _GEN_45 = mux(_T_19, InstDec.io_offset, _GEN_34) @[Conditional.scala 39:67 Datapath.scala 76:18]
    node _GEN_46 = mux(_T_13, AVal, asSInt(UInt<32>("h0"))) @[Conditional.scala 39:67 Datapath.scala 125:25 Datapath.scala 82:17]
    node _GEN_47 = mux(_T_13, ImmReg, asSInt(UInt<32>("h0"))) @[Conditional.scala 39:67 Datapath.scala 126:25 Datapath.scala 83:17]
    node _GEN_48 = mux(_T_13, _T_14, UInt<4>("h0")) @[Conditional.scala 39:67 Datapath.scala 127:25 Datapath.scala 84:17]
    node _GEN_49 = mux(_T_13, ALU.io_y, _GEN_37) @[Conditional.scala 39:67 Datapath.scala 128:25]
    node _GEN_50 = mux(_T_13, _GEN_11, _GEN_39) @[Conditional.scala 39:67]
    node _GEN_51 = mux(_T_13, _GEN_12, _GEN_40) @[Conditional.scala 39:67]
    node _GEN_52 = mux(_T_13, _GEN_13, _GEN_41) @[Conditional.scala 39:67]
    node _GEN_53 = mux(_T_13, _GEN_14, _GEN_42) @[Conditional.scala 39:67]
    node _GEN_54 = mux(_T_13, _GEN_15, _GEN_43) @[Conditional.scala 39:67]
    node _GEN_55 = mux(_T_13, _GEN_16, _GEN_44) @[Conditional.scala 39:67]
    node _GEN_56 = mux(_T_13, _GEN_17, _GEN_45) @[Conditional.scala 39:67]
    node _GEN_57 = mux(_T_13, UInt<1>("h0"), _GEN_35) @[Conditional.scala 39:67 Datapath.scala 22:21]
    node _GEN_58 = mux(_T_13, UInt<8>("h0"), _GEN_36) @[Conditional.scala 39:67 Datapath.scala 19:21]
    node _GEN_59 = mux(_T_13, asSInt(UInt<32>("h0")), _GEN_38) @[Conditional.scala 39:67 Datapath.scala 21:21]
    node _GEN_60 = mux(_T_7, AVal, _GEN_46) @[Conditional.scala 40:58 Datapath.scala 108:25]
    node _GEN_61 = mux(_T_7, BVal, _GEN_47) @[Conditional.scala 40:58 Datapath.scala 109:25]
    node _GEN_62 = mux(_T_7, _T_8, _GEN_48) @[Conditional.scala 40:58 Datapath.scala 110:25]
    node _GEN_63 = mux(_T_7, ALU.io_y, _GEN_49) @[Conditional.scala 40:58 Datapath.scala 111:25]
    node _GEN_64 = mux(_T_7, _GEN_4, _GEN_50) @[Conditional.scala 40:58]
    node _GEN_65 = mux(_T_7, _GEN_5, _GEN_51) @[Conditional.scala 40:58]
    node _GEN_66 = mux(_T_7, _GEN_6, _GEN_52) @[Conditional.scala 40:58]
    node _GEN_67 = mux(_T_7, _GEN_7, _GEN_53) @[Conditional.scala 40:58]
    node _GEN_68 = mux(_T_7, _GEN_8, _GEN_54) @[Conditional.scala 40:58]
    node _GEN_69 = mux(_T_7, _GEN_9, _GEN_55) @[Conditional.scala 40:58]
    node _GEN_70 = mux(_T_7, _GEN_10, _GEN_56) @[Conditional.scala 40:58]
    node _GEN_71 = mux(_T_7, UInt<1>("h0"), _GEN_57) @[Conditional.scala 40:58 Datapath.scala 22:21]
    node _GEN_72 = mux(_T_7, UInt<8>("h0"), _GEN_58) @[Conditional.scala 40:58 Datapath.scala 19:21]
    node _GEN_73 = mux(_T_7, asSInt(UInt<32>("h0")), _GEN_59) @[Conditional.scala 40:58 Datapath.scala 21:21]
    reg opReg2 : UInt<6>, clock with :
      reset => (UInt<1>("h0"), opReg2) @[Datapath.scala 185:26]
    node _T_39 = bits(opReg2, 5, 4) @[Datapath.scala 191:18]
    node _T_40 = eq(_T_39, UInt<2>("h3")) @[Datapath.scala 191:24]
    node _T_41 = bits(opReg2, 3, 3) @[Datapath.scala 192:22]
    node _T_42 = eq(_T_41, UInt<1>("h0")) @[Datapath.scala 192:26]
    node _GEN_74 = mux(_T_42, Mem.io_rddData, asSInt(UInt<32>("h0"))) @[Datapath.scala 192:34 Datapath.scala 193:20 Datapath.scala 195:20]
    node _GEN_75 = mux(_T_40, _GEN_74, yReg) @[Datapath.scala 191:32 Datapath.scala 198:16]
    node _T_43 = neq(Regx32.io_DA, UInt<1>("h0")) @[Datapath.scala 206:23]
    node _GEN_76 = mux(_T_43, resReg, asSInt(UInt<32>("h0"))) @[Datapath.scala 206:31 Datapath.scala 207:26 Datapath.scala 209:26]
    io_cnt <= pc @[Datapath.scala 213:16]
    io_OutInst <= InstReg @[Datapath.scala 214:16]
    io_InA <= AReg @[Datapath.scala 215:16]
    io_InB <= BReg @[Datapath.scala 216:16]
    io_InImm <= ImmReg @[Datapath.scala 217:16]
    io_OutEx <= yReg @[Datapath.scala 218:16]
    io_OutMA <= resReg @[Datapath.scala 219:16]
    io_OutDA <= wbReg3 @[Datapath.scala 220:16]
    Mem.clock <= clock
    Mem.reset <= reset
    Mem.io_rddA <= _GEN_72
    Mem.io_wrdA <= UInt<8>("h0") @[Datapath.scala 20:21]
    Mem.io_wrdData <= _GEN_73
    Mem.io_wrd <= _GEN_71
    Mem.io_testSel <= io_test @[Datapath.scala 23:21]
    Mem.io_rdiA <= pc @[Datapath.scala 61:17]
    Regx32.clock <= clock
    Regx32.reset <= reset
    Regx32.io_DataIn <= _GEN_76
    Regx32.io_DA <= wbReg3 @[Datapath.scala 204:18]
    Regx32.io_AA <= InstDec.io_aA @[Datapath.scala 67:18]
    Regx32.io_BA <= InstDec.io_bA @[Datapath.scala 68:18]
    InstDec.clock <= clock
    InstDec.reset <= reset
    InstDec.io_Instruction <= InstReg @[Datapath.scala 65:28]
    ALU.clock <= clock
    ALU.reset <= reset
    ALU.io_a <= _GEN_60
    ALU.io_b <= _GEN_61
    ALU.io_fs <= _GEN_62
    InstReg <= _GEN_65
    AReg <= _GEN_66
    aAReg <= InstDec.io_aA @[Datapath.scala 71:18]
    BReg <= _GEN_67
    bAReg <= InstDec.io_bA @[Datapath.scala 73:18]
    ImmReg <= _GEN_68
    opReg1 <= bits(_GEN_69, 5, 0)
    offReg <= asSInt(bits(_GEN_70, 9, 0))
    yReg <= _GEN_63
    resReg <= _GEN_75
    wbReg1 <= InstDec.io_dA @[Datapath.scala 69:18]
    wbReg2 <= wbReg1 @[Datapath.scala 186:13]
    wbReg3 <= wbReg2 @[Datapath.scala 201:13]
    pc <= mux(reset, UInt<8>("h0"), bits(_GEN_64, 7, 0)) @[Datapath.scala 58:23 Datapath.scala 58:23]
    opReg2 <= opReg1 @[Datapath.scala 185:26]