Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 12 16:37:39 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                              Path #1                                                                                                             |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.488 |                                                                                                                                                                                                                           13.899 |                     0.967 |
| Logic Delay               | 0.098(21%)                | 5.232(38%)                                                                                                                                                                                                                       | 0.097(11%)                |
| Net Delay                 | 0.390(79%)                | 8.667(62%)                                                                                                                                                                                                                       | 0.870(89%)                |
| Clock Skew                |                    -0.697 |                                                                                                                                                                                                                            0.058 |                    -0.452 |
| Slack                     |                       inf |                                                                                                                                                                                                                          -10.277 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 14% x 4%                                                                                                                                                                                                                         | 12% x 1%                  |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                           | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                              318 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                               43 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                               43 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                               18 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[406]/C    | sr_p.sr_1[405]/C                                                                                                                                                                                                                 | sr_p.sr_1[736]/C          |
| End Point Pin             | sr_p.sr_1[405]/D          | sr_p.sr_1[736]/D                                                                                                                                                                                                                 | delay_block[0][736]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                Path #2                                                                                                                |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                 3.572 |                     0.000 |
| Path Delay                |                     0.488 |                                                                                                                                                                                                                                13.920 |                     1.084 |
| Logic Delay               | 0.098(21%)                | 4.993(36%)                                                                                                                                                                                                                            | 0.096(9%)                 |
| Net Delay                 | 0.390(79%)                | 8.927(64%)                                                                                                                                                                                                                            | 0.988(91%)                |
| Clock Skew                |                    -0.697 |                                                                                                                                                                                                                                 0.082 |                    -0.487 |
| Slack                     |                       inf |                                                                                                                                                                                                                               -10.274 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 15% x 4%                                                                                                                                                                                                                              | 6% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                                                | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                   338 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                    44 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                    44 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                    32 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[406]/C    | sr_p.sr_1[405]/C                                                                                                                                                                                                                      | sr_p.sr_1[252]/C          |
| End Point Pin             | sr_p.sr_1[405]/D          | sr_p.sr_1[252]/D                                                                                                                                                                                                                      | delay_block[0][252]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                              Path #3                                                                                                             |     WorstPath from Dst    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                            3.572 |                     0.000 |
| Path Delay                |                     0.488 |                                                                                                                                                                                                                           13.889 |                     1.021 |
| Logic Delay               | 0.098(21%)                | 5.232(38%)                                                                                                                                                                                                                       | 0.097(10%)                |
| Net Delay                 | 0.390(79%)                | 8.657(62%)                                                                                                                                                                                                                       | 0.924(90%)                |
| Clock Skew                |                    -0.697 |                                                                                                                                                                                                                            0.058 |                    -0.457 |
| Slack                     |                       inf |                                                                                                                                                                                                                          -10.267 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                  | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 14% x 4%                                                                                                                                                                                                                         | 12% x 2%                  |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                           | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                              318 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                     | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                               43 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                               43 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                              | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                              | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                             | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                             | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                               18 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                           | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                           | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[406]/C    | sr_p.sr_1[405]/C                                                                                                                                                                                                                 | sr_p.sr_1[749]/C          |
| End Point Pin             | sr_p.sr_1[405]/D          | sr_p.sr_1[749]/D                                                                                                                                                                                                                 | delay_block[0][749]/D     |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                Path #4                                                                                                                |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                 3.572 |                     0.000 |
| Path Delay                |                     0.488 |                                                                                                                                                                                                                                13.921 |                     0.807 |
| Logic Delay               | 0.098(21%)                | 4.931(36%)                                                                                                                                                                                                                            | 0.096(12%)                |
| Net Delay                 | 0.390(79%)                | 8.990(64%)                                                                                                                                                                                                                            | 0.711(88%)                |
| Clock Skew                |                    -0.697 |                                                                                                                                                                                                                                 0.093 |                    -0.526 |
| Slack                     |                       inf |                                                                                                                                                                                                                               -10.264 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 16% x 4%                                                                                                                                                                                                                              | 1% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                                                | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                   365 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                    44 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                    44 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                    32 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[406]/C    | sr_p.sr_1[405]/C                                                                                                                                                                                                                      | sr_p.sr_1[86]/C           |
| End Point Pin             | sr_p.sr_1[405]/D          | sr_p.sr_1[86]/D                                                                                                                                                                                                                       | delay_block[0][86]/D      |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #5                                                                                                                          |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                                     3.572 |                     0.000 |
| Path Delay                |                     1.100 |                                                                                                                                                                                                                                                    13.927 |                     0.730 |
| Logic Delay               | 0.096(9%)                 | 5.583(41%)                                                                                                                                                                                                                                                | 0.095(14%)                |
| Net Delay                 | 1.004(91%)                | 8.344(59%)                                                                                                                                                                                                                                                | 0.635(86%)                |
| Clock Skew                |                    -0.681 |                                                                                                                                                                                                                                                     0.100 |                    -0.649 |
| Slack                     |                       inf |                                                                                                                                                                                                                                                   -10.263 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                           | Asynchronous Clock Groups |
| Bounding Box Size         | 2% x 3%                   | 8% x 4%                                                                                                                                                                                                                                                   | 3% x 1%                   |
| Clock Region Distance     | (0, 1)                    | (1, 1)                                                                                                                                                                                                                                                    | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                       425 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                              | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                                       | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                        40 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[768]/C    | sr_p.sr_1[767]/C                                                                                                                                                                                                                                          | sr_p.sr_1[594]/C          |
| End Point Pin             | sr_p.sr_1[767]/D          | sr_p.sr_1[594]/D                                                                                                                                                                                                                                          | delay_block[0][594]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                Path #6                                                                                                                |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                 3.572 |                     0.000 |
| Path Delay                |                     0.488 |                                                                                                                                                                                                                                13.911 |                     0.870 |
| Logic Delay               | 0.098(21%)                | 4.985(36%)                                                                                                                                                                                                                            | 0.096(12%)                |
| Net Delay                 | 0.390(79%)                | 8.926(64%)                                                                                                                                                                                                                            | 0.774(88%)                |
| Clock Skew                |                    -0.697 |                                                                                                                                                                                                                                 0.084 |                    -0.474 |
| Slack                     |                       inf |                                                                                                                                                                                                                               -10.263 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 17% x 4%                                                                                                                                                                                                                              | 6% x 3%                   |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                                                | (0, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                   365 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                    44 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                    44 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                    32 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[406]/C    | sr_p.sr_1[405]/C                                                                                                                                                                                                                      | sr_p.sr_1[83]/C           |
| End Point Pin             | sr_p.sr_1[405]/D          | sr_p.sr_1[83]/D                                                                                                                                                                                                                       | delay_block[0][83]/D      |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                   Path #7                                                                                                                  |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                      3.572 |                     0.000 |
| Path Delay                |                     0.544 |                                                                                                                                                                                                                                     13.938 |                     0.519 |
| Logic Delay               | 0.096(18%)                | 5.344(39%)                                                                                                                                                                                                                                 | 0.096(19%)                |
| Net Delay                 | 0.448(82%)                | 8.594(61%)                                                                                                                                                                                                                                 | 0.423(81%)                |
| Clock Skew                |                    -0.660 |                                                                                                                                                                                                                                      0.112 |                    -0.647 |
| Slack                     |                       inf |                                                                                                                                                                                                                                    -10.262 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                            | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 10% x 5%                                                                                                                                                                                                                                   | 0% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                                                     | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                        385 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                          0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                          0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                          0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                          0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                               | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                         45 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                         45 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                        | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                        | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                       | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                       | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                          0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                          0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                          0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                         38 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                          0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                          0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                     | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                     | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[81]/C     | sr_p.sr_1[80]/C                                                                                                                                                                                                                            | sr_p.sr_1[475]/C          |
| End Point Pin             | sr_p.sr_1[80]/D           | sr_p.sr_1[475]/D                                                                                                                                                                                                                           | delay_block[0][475]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                           Path #8                                                                                                           |     WorstPath from Dst    |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                       3.572 |                     0.000 |
| Path Delay                |                     0.488 |                                                                                                                                                                                                                      13.852 |                     0.625 |
| Logic Delay               | 0.098(21%)                | 5.208(38%)                                                                                                                                                                                                                  | 0.093(15%)                |
| Net Delay                 | 0.390(79%)                | 8.644(62%)                                                                                                                                                                                                                  | 0.532(85%)                |
| Clock Skew                |                    -0.697 |                                                                                                                                                                                                                       0.029 |                    -0.558 |
| Slack                     |                       inf |                                                                                                                                                                                                                     -10.259 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 14% x 5%                                                                                                                                                                                                                    | 0% x 2%                   |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                      | (1, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                         307 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                          42 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                          42 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                        | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                           0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                           0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                          18 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[406]/C    | sr_p.sr_1[405]/C                                                                                                                                                                                                            | sr_p.sr_1[681]/C          |
| End Point Pin             | sr_p.sr_1[405]/D          | sr_p.sr_1[681]/D                                                                                                                                                                                                            | delay_block[0][681]/D     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                Path #9                                                                                                                |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                 3.572 |                     0.000 |
| Path Delay                |                     0.488 |                                                                                                                                                                                                                                13.906 |                     1.172 |
| Logic Delay               | 0.098(21%)                | 4.982(36%)                                                                                                                                                                                                                            | 0.097(9%)                 |
| Net Delay                 | 0.390(79%)                | 8.924(64%)                                                                                                                                                                                                                            | 1.075(91%)                |
| Clock Skew                |                    -0.697 |                                                                                                                                                                                                                                 0.084 |                    -0.504 |
| Slack                     |                       inf |                                                                                                                                                                                                                               -10.258 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                       | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 17% x 4%                                                                                                                                                                                                                              | 3% x 3%                   |
| Clock Region Distance     | (0, 0)                    | (1, 0)                                                                                                                                                                                                                                | (0, 0)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                   365 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                          | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                    44 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                    44 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                   | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                   | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                  | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                  | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                    32 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                     0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[406]/C    | sr_p.sr_1[405]/C                                                                                                                                                                                                                      | sr_p.sr_1[96]/C           |
| End Point Pin             | sr_p.sr_1[405]/D          | sr_p.sr_1[96]/D                                                                                                                                                                                                                       | delay_block[0][96]/D      |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                     Path #10                                                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                                                                           3.572 |                     0.000 |
| Path Delay                |                     0.544 |                                                                                                                                                                                                                                          13.966 |                     0.874 |
| Logic Delay               | 0.096(18%)                | 5.263(38%)                                                                                                                                                                                                                                      | 0.096(11%)                |
| Net Delay                 | 0.448(82%)                | 8.703(62%)                                                                                                                                                                                                                                      | 0.778(89%)                |
| Clock Skew                |                    -0.660 |                                                                                                                                                                                                                                           0.147 |                    -0.643 |
| Slack                     |                       inf |                                                                                                                                                                                                                                         -10.256 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                                                                                 | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 8% x 4%                                                                                                                                                                                                                                         | 6% x 3%                   |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                          | (1, 1)                    |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                             397 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                                                                                    | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                              46 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                              46 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                                                                             | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                             | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                            | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                                                                            | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                              38 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                               0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                          | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                          | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[81]/C     | sr_p.sr_1[80]/C                                                                                                                                                                                                                                 | sr_p.sr_1[812]/C          |
| End Point Pin             | sr_p.sr_1[80]/D           | sr_p.sr_1[812]/D                                                                                                                                                                                                                                | delay_block[0][812]/D     |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+-----+-----+-----+----+----+----+----+
| End Point Clock | Requirement | 10 | 40 | 41 |  42 |  43 |  44 | 45 | 46 | 47 | 48 |
+-----------------+-------------+----+----+----+-----+-----+-----+----+----+----+----+
| clk             | 3.572ns     | 64 | 11 |  5 | 115 | 217 | 156 | 88 | 80 | 52 | 44 |
+-----------------+-------------+----+----+----+-----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 832 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+-------------+--------------+-------------+------------+-----+------+------+------+
|  Instance  |                                  Module                                 | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |     LUT4    |     LUT5     |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+-------------+--------------+-------------+------------+-----+------+------+------+
| (top)      |                                                                 wrapper | 0.73 |           4.20 |           20100 | 0(0.0%) | 31(0.2%) | 892(5.4%) | 1942(11.8%) | 11050(67.3%) | 2505(15.3%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst  | muon_sorter_I064_O064_D000_BITONIC_TOPVHDL-freq280x400retfan10000_rev_1 | 0.75 |           4.72 |           16142 | 0(0.0%) | 30(0.2%) | 892(5.5%) | 1665(10.3%) | 11050(68.5%) | 2505(15.5%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1 |                                                                 reducer | 0.06 |           1.00 |            1387 | 0(0.0%) |  0(0.0%) |   0(0.0%) | 277(100.0%) |      0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------+-------------------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+-------------+--------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |               Cell Names               | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |       103% | (CLEL_R_X81Y470,CLEL_R_X81Y470) | dut_inst/sorter_inst(100%)             |            0% |             5 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                1 |       102% | (CLEL_R_X89Y448,CLEM_X90Y449)   | dut_inst/sorter_inst(100%)             |            0% |       4.59375 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       108% | (CLEM_X91Y419,CLEL_R_X94Y426)   | dut_inst/sorter_inst(81%),wrapper(18%) |            0% |        4.8457 | 97%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        75% | (CLEL_R_X88Y424,CLEL_R_X88Y424) | dut_inst/sorter_inst(80%),wrapper(20%) |            0% |             5 | 100%         | NA         |  12% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |               Cell Names               | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.256% | (CLEM_X88Y420,CLEM_X95Y451)   | dut_inst/sorter_inst(93%),wrapper(6%)  |            0% |        4.3753 | 86%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Global |                1 |           0.006% | (CLEM_X91Y450,CLEM_X91Y451)   | dut_inst/sorter_inst(100%)             |            0% |        4.8125 | 93%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.061% | (CLEM_X92Y430,CLEM_X95Y433)   | dut_inst/sorter_inst(98%)              |            0% |       4.34821 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                2 |           0.015% | (CLEM_X91Y431,CLEM_X94Y434)   | dut_inst/sorter_inst(100%)             |            0% |       4.66518 | 92%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Long   |                4 |           0.189% | (CLEM_X88Y423,CLEM_X95Y458)   | dut_inst/sorter_inst(96%)              |            0% |       4.16907 | 82%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                1 |           0.008% | (CLEM_X84Y460,CLEM_X85Y461)   | dut_inst/sorter_inst(100%)             |            0% |        3.6875 | 81%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.015% | (CLEL_R_X89Y430,CLEM_X90Y430) | dut_inst/sorter_inst(100%)             |            0% |             5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.013% | (CLEM_X91Y432,CLEM_X91Y433)   | dut_inst/sorter_inst(100%)             |            0% |             4 | 75%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                5 |           0.435% | (CLEM_X80Y420,CLEM_X95Y451)   | dut_inst/sorter_inst(93%),wrapper(6%)  |            0% |       3.61412 | 72%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.043% | (CLEM_X84Y468,CLEM_X86Y472)   | dut_inst/sorter_inst(87%),wrapper(12%) |            0% |          4.42 | 87%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                4 |           0.396% | (CLEM_X80Y427,CLEM_X95Y442)   | dut_inst/sorter_inst(94%)              |            0% |        4.0611 | 81%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.069% | (CLEM_X90Y430,CLEM_X95Y447)   | dut_inst/sorter_inst(99%)              |            0% |       4.27361 | 83%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+----------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |         Cell Names         | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+----------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        87% | (CLEM_X91Y440,CLEM_X91Y440) | dut_inst/sorter_inst(100%) |            0% |         4.125 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        85% | (CLEM_X93Y439,CLEM_X93Y439) | dut_inst/sorter_inst(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        86% | (CLEM_X94Y439,CLEM_X94Y439) | dut_inst/sorter_inst(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        88% | (CLEM_X92Y438,CLEM_X92Y438) | dut_inst/sorter_inst(100%) |            0% |          4.75 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        85% | (CLEM_X94Y438,CLEM_X94Y438) | dut_inst/sorter_inst(100%) |            0% |         4.625 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+----------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |               Cell Names               | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+
| CLEL_R_X91Y421 | 546             | 495          | 58%                  | dut_inst/sorter_inst(61%),wrapper(38%) | Y                   |
| CLEL_R_X91Y420 | 546             | 496          | 57%                  | dut_inst/sorter_inst(61%),wrapper(38%) | Y                   |
| CLEL_R_X91Y419 | 546             | 498          | 57%                  | dut_inst/sorter_inst(57%),wrapper(42%) | Y                   |
| CLEM_X92Y432   | 547             | 484          | 54%                  | dut_inst/sorter_inst(100%)             | Y                   |
| CLEM_X92Y422   | 547             | 494          | 53%                  | dut_inst/sorter_inst(72%),wrapper(27%) | Y                   |
| CLEL_R_X91Y422 | 546             | 494          | 53%                  | dut_inst/sorter_inst(100%)             | Y                   |
| CLEL_R_X91Y425 | 546             | 491          | 53%                  | dut_inst/sorter_inst(80%),wrapper(20%) | Y                   |
| CLEL_R_X91Y432 | 546             | 484          | 53%                  | dut_inst/sorter_inst(100%)             | Y                   |
| CLEM_X91Y421   | 544             | 495          | 52%                  | dut_inst/sorter_inst(53%),wrapper(46%) | Y                   |
| CLEL_R_X91Y418 | 546             | 499          | 52%                  | dut_inst/sorter_inst(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |               Cell Names               | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+
| CLEM_X90Y429   | 540             | 487          | 33%                  | dut_inst/sorter_inst(72%),wrapper(27%) | Y                   |
| CLEM_X92Y432   | 547             | 484          | 32%                  | dut_inst/sorter_inst(100%)             | Y                   |
| CLEM_X91Y421   | 544             | 495          | 32%                  | dut_inst/sorter_inst(53%),wrapper(46%) | Y                   |
| CLEM_X90Y432   | 540             | 484          | 32%                  | dut_inst/sorter_inst(100%)             | Y                   |
| CLEL_R_X88Y426 | 533             | 490          | 32%                  | wrapper(50%),dut_inst/sorter_inst(50%) | Y                   |
| CLEM_X88Y434   | 531             | 482          | 31%                  | dut_inst/sorter_inst(100%)             | Y                   |
| CLEL_R_X88Y448 | 533             | 468          | 31%                  | dut_inst/sorter_inst(100%)             | N                   |
| CLEM_X88Y433   | 531             | 483          | 31%                  | dut_inst/sorter_inst(100%)             | Y                   |
| CLEL_R_X89Y448 | 537             | 468          | 31%                  | dut_inst/sorter_inst(100%)             | N                   |
| CLEL_R_X88Y431 | 533             | 485          | 31%                  | dut_inst/sorter_inst(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+


