<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>SETPN, SETMN, SETEN -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SETPN, SETMN, SETEN</h2>
      <p class="aml">Memory Set, non-temporal.
These instructions perform a memory set using the value in the bottom byte of the source register.
The prologue, main, and epilogue instructions are expected to be run in succession
and to appear consecutively in memory: SETPN, then SETMN, and then SETEN.</p>
      <p class="aml">SETPN performs some preconditioning of the arguments suitable for using the SETMN instruction,
and performs an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> amount of the memory set.
SETMN performs an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> amount of the memory set.
SETEN performs the last part of the memory set.</p>
      <div class="note"><hr class="note"/><h4>Note</h4>
        <p class="aml">The inclusion of <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> amounts of memory set
allows some optimization of the size that can be performed.</p>
      <hr class="note"/></div>
      <p class="aml">The architecture supports two algorithms for the memory set: option A and option B.
Which algorithm is used is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
      <div class="note"><hr class="note"/><h4>Note</h4>
        <p class="aml">Portable software should not assume that the choice of algorithm is constant.</p>
      <hr class="note"/></div>
      <p class="aml">After execution of SETPN, option A (which results in encoding PSTATE.C = 0):</p>
      <ul>
        <li>
          If Xn&lt;63&gt; == 1, the set size is saturated to 0x7FFFFFFFFFFFFFFF.
        </li>
        <li>
          Xd holds the original Xd + saturated Xn.
        </li>
        <li>
          Xn holds -1* saturated Xn + an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>
number of bytes set.
        </li>
        <li>
          PSTATE.{N,Z,V} are set to {0,0,0}.
        </li>
      </ul>
      <p class="aml">After execution of SETPN, option B (which results in encoding PSTATE.C = 1):</p>
      <ul>
        <li>
          If Xn&lt;63&gt; == 1, the copy size is saturated to 0x7FFFFFFFFFFFFFFF.
        </li>
        <li>
          Xd holds the original Xd + an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>
number of bytes set.
        </li>
        <li>
          Xn holds the saturated Xn - an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>
number of bytes set.
        </li>
        <li>
          PSTATE.{N,Z,V} are set to {0,0,0}.
        </li>
      </ul>
      <p class="aml">For SETMN, option A (encoded by PSTATE.C = 0), the format of the arguments is:</p>
      <ul>
        <li>
          Xn is treated as a signed 64-bit number.
        </li>
        <li>
          Xn holds -1* number of bytes remaining to be set in the memory set in total.
        </li>
        <li>
          Xd holds the lowest address that the set is made to -Xn.
        </li>
        <li>
          At the end of the instruction, the value of Xn is written back with -1* the
number of bytes remaining to be set in the memory set in total.
        </li>
      </ul>
      <p class="aml">For SETMN, option B (encoded by PSTATE.C = 1), the format of the arguments is:</p>
      <ul>
        <li>
          Xn holds the number of bytes remaining to be set in the memory set in total.
        </li>
        <li>
          Xd holds the lowest address that the set is made to.
        </li>
        <li>
          At the end of the instruction:<ul>
              <li>
                the value of Xn is written back with the number of bytes remaining to be set
in the memory set in total.
              </li>
              <li>
                the value of Xd is written back with the lowest address that has not been set.
              </li>
            </ul>
          
        </li>
      </ul>
      <p class="aml">For SETEN, option A (encoded by PSTATE.C = 0), the format of the arguments is:</p>
      <ul>
        <li>
          Xn is treated as a signed 64-bit number.
        </li>
        <li>
          Xn holds -1* the number of bytes remaining to be set in the memory set in total.
        </li>
        <li>
          Xd holds the lowest address that the set is made to -Xn.
        </li>
        <li>
          At the end of the instruction, the value of Xn is written back with 0.
        </li>
      </ul>
      <p class="aml">For SETEN, option B (encoded by PSTATE.C = 1), the format of the arguments is:</p>
      <ul>
        <li>
          Xn holds the number of bytes remaining to be set in the memory set in total.
        </li>
        <li>
          Xd holds the lowest address that the set is made to.
        </li>
        <li>
          At the end of the instruction:<ul>
              <li>
                the value of Xn is written back with 0.
              </li>
              <li>
                the value of Xd is written back with the lowest address that has not been set.
              </li>
            </ul>
          
        </li>
      </ul>
    
    <h3 class="classheading"><a id="iclass_integer"/>Integer<span style="font-size:smaller;"><br/>(FEAT_MOPS)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="2" class="lr">sz</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td colspan="5" class="lr">Rs</td><td class="l">x</td><td>x</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td colspan="2"/><td colspan="3"/><td class="droppedname">o0</td><td colspan="2"/><td colspan="2" class="droppedname">op1</td><td/><td colspan="5"/><td colspan="4" class="droppedname">op2</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Prologue<span class="bitdiff"> (op2 == 0010)</span></h4><a id="SETPN_SET_memcms"/><p class="asm-code">SETPN  [<a href="#XdOrXZR" title="For the prologue variant: is the 64-bit name of the general-purpose register that holds the destination address and is updated by the instruction, encoded in the &quot;Rd&quot; field.">&lt;Xd&gt;</a>]!, <a href="#XnOrXZR__5" title="For the prologue variant: is the 64-bit name of the general-purpose register that holds the number of bytes to be set and is updated by the instruction, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a>!, <a href="#XsOrXZR__7" title="Is the 64-bit name of the general-purpose register that holds the source data, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a></p></div><div class="encoding"><h4 class="encoding">Main<span class="bitdiff"> (op2 == 0110)</span></h4><a id="SETMN_SET_memcms"/><p class="asm-code">SETMN  [<a href="#XdOrXZR__3" title="For the epilogue and main variant: is the 64-bit name of the general-purpose register that holds an encoding of the destination address and for option B is updated by the instruction, encoded in the &quot;Rd&quot; field.">&lt;Xd&gt;</a>]!, <a href="#XnOrXZR__6" title="For the main variant: is the 64-bit name of the general-purpose register that holds an encoding of the number of bytes to be set and is updated by the instruction, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a>!, <a href="#XsOrXZR__7" title="Is the 64-bit name of the general-purpose register that holds the source data, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a></p></div><div class="encoding"><h4 class="encoding">Epilogue<span class="bitdiff"> (op2 == 1010)</span></h4><a id="SETEN_SET_memcms"/><p class="asm-code">SETEN  [<a href="#XdOrXZR__3" title="For the epilogue and main variant: is the 64-bit name of the general-purpose register that holds an encoding of the destination address and for option B is updated by the instruction, encoded in the &quot;Rd&quot; field.">&lt;Xd&gt;</a>]!, <a href="#XnOrXZR__7" title="For the epilogue variant: is the 64-bit name of the general-purpose register that holds the number of bytes to be set and is set to zero at the end of the instruction, encoded in the &quot;Rn&quot; field.">&lt;Xn&gt;</a>!, <a href="#XsOrXZR__7" title="Is the 64-bit name of the general-purpose register that holds the source data, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a></p></div><p class="pseudocode">if !IsFeatureImplemented(FEAT_MOPS) || sz != '00' then UNDEFINED;

<a href="shared_pseudocode.html#SETParams" title="type SETParams is ( MOPSStage stage, boolean implements_option_a, boolean is_setg, integer setsize, integer stagesetsize, bits(64) toaddress, bits(4) nzcv, integer n, integer d, integer s )">SETParams</a> memset;
memset.d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
memset.s = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rs);
memset.n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
bits(2) options = op2&lt;1:0&gt;;
boolean nontemporal = options&lt;1&gt; == '1';

case op2&lt;3:2&gt; of
    when '00' memset.stage = <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a>;
    when '01' memset.stage = <a href="shared_pseudocode.html#MOPSStage_Main" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Main</a>;
    when '10' memset.stage = <a href="shared_pseudocode.html#MOPSStage_Epilogue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Epilogue</a>;
    otherwise UNDEFINED;</p>
  <div class="encoding-notes">
      <p class="aml">For information about the <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>, and particularly <a class="armarm-xref" title="Reference to Armv8 ARM section">Memory Copy and Memory Set SET*</a>.</p>
    </div><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd&gt;</td><td><a id="XdOrXZR"/>
        
          <p class="aml">For the prologue variant: is the 64-bit name of the general-purpose register that holds the destination address and is updated by the instruction, encoded in the "Rd" field.</p>
        
      </td></tr><tr><td/><td><a id="XdOrXZR__3"/>
        
          <p class="aml">For the epilogue and main variant: is the 64-bit name of the general-purpose register that holds an encoding of the destination address and for option B is updated by the instruction, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn&gt;</td><td><a id="XnOrXZR__5"/>
        
          <p class="aml">For the prologue variant: is the 64-bit name of the general-purpose register that holds the number of bytes to be set and is updated by the instruction, encoded in the "Rn" field.</p>
        
      </td></tr><tr><td/><td><a id="XnOrXZR__6"/>
        
          <p class="aml">For the main variant: is the 64-bit name of the general-purpose register that holds an encoding of the number of bytes to be set and is updated by the instruction, encoded in the "Rn" field.</p>
        
      </td></tr><tr><td/><td><a id="XnOrXZR__7"/>
        
          <p class="aml">For the epilogue variant: is the 64-bit name of the general-purpose register that holds the number of bytes to be set and is set to zero at the end of the instruction, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xs&gt;</td><td><a id="XsOrXZR__7"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose register that holds the source data, encoded in the "Rs" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckMOPSEnabled.0" title="function: CheckMOPSEnabled()">CheckMOPSEnabled</a>();

<a href="shared_pseudocode.html#impl-aarch64.CheckSETConstrainedUnpredictable.3" title="function: CheckSETConstrainedUnpredictable(integer n, integer d, integer s)">CheckSETConstrainedUnpredictable</a>(memset.n, memset.d, memset.s);

bits(8) data = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[memset.s, 8];
integer B;

memset.is_setg = FALSE;
memset.nzcv = PSTATE.&lt;N,Z,C,V&gt;;
memset.toaddress = <a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[memset.d, 64];
if memset.stage == <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a> then
    memset.setsize = UInt(<a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[memset.n, 64]);
else
    memset.setsize = SInt(<a href="shared_pseudocode.html#impl-aarch64.X.read.2" title="accessor: bits(width) X[integer n, integer width]">X</a>[memset.n, 64]);
memset.implements_option_a = <a href="shared_pseudocode.html#impl-aarch64.SETOptionA.0" title="function: boolean SETOptionA()">SETOptionA</a>();

boolean privileged = if options&lt;0&gt; == '1' then <a href="shared_pseudocode.html#AArch64.IsUnprivAccessPriv.0" title="function: boolean AArch64.IsUnprivAccessPriv()">AArch64.IsUnprivAccessPriv</a>() else PSTATE.EL != <a href="shared_pseudocode.html#EL0" title="constant bits(2) EL0 = '00'">EL0</a>;

<a href="shared_pseudocode.html#AccessDescriptor" title="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, boolean devstoreunpred, boolean ispair, boolean highestaddressfirst, MPAMinfo mpam )">AccessDescriptor</a> accdesc = <a href="shared_pseudocode.html#impl-shared.CreateAccDescMOPS.3" title="function: AccessDescriptor CreateAccDescMOPS(MemOp memop, boolean privileged, boolean nontemporal)">CreateAccDescMOPS</a>(<a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>, privileged, nontemporal);

if memset.stage == <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a> then
    if memset.setsize &gt; 0x7FFFFFFFFFFFFFFF then
        memset.setsize = 0x7FFFFFFFFFFFFFFF;

    if memset.implements_option_a then
        memset.nzcv = '0000';
        memset.toaddress = memset.toaddress + memset.setsize;
        memset.setsize   = 0 - memset.setsize;
    else
        memset.nzcv = '0010';

memset.stagesetsize = <a href="shared_pseudocode.html#impl-aarch64.MemSetStageSize.1" title="function: integer MemSetStageSize(SETParams memset)">MemSetStageSize</a>(memset);

if memset.stage != <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a> then
    <a href="shared_pseudocode.html#impl-aarch64.CheckMemSetParams.2" title="function: CheckMemSetParams(SETParams memset, bits(2) options)">CheckMemSetParams</a>(memset, options);

<a href="shared_pseudocode.html#AddressDescriptor" title="type AddressDescriptor is ( FaultRecord fault, MemoryAttributes memattrs, FullAddress paddress, boolean s1assured, boolean s2fs1mro, bits(16) mecid, bits(64) vaddress )">AddressDescriptor</a> memaddrdesc;
<a href="shared_pseudocode.html#PhysMemRetStatus" title="type PhysMemRetStatus is ( Fault statuscode, bit extflag, ErrorState merrorstate, bits(64) store64bstatus )">PhysMemRetStatus</a>  memstatus;
integer memory_set;
boolean fault = FALSE;

if memset.implements_option_a then
    while memset.stagesetsize &lt; 0 &amp;&amp; !fault do
        // IMP DEF selection of the block size that is worked on. While many
        // implementations might make this constant, that is not assumed.
        B = <a href="shared_pseudocode.html#impl-aarch64.SETSizeChoice.2" title="function: integer SETSizeChoice(SETParams memset, integer alignsize)">SETSizeChoice</a>(memset, 1);
        assert B &lt;= -1 * memset.stagesetsize;

        (memory_set, memaddrdesc, memstatus) = MemSetBytes(memset.toaddress + memset.setsize,
                                                           data, B, accdesc);

        if memory_set != B then
            fault = TRUE;
        else
            memset.setsize      = memset.setsize      + B;
            memset.stagesetsize = memset.stagesetsize + B;

else
    while memset.stagesetsize &gt; 0 &amp;&amp; !fault do
        // IMP DEF selection of the block size that is worked on. While many
        // implementations might make this constant, that is not assumed.
        B = <a href="shared_pseudocode.html#impl-aarch64.SETSizeChoice.2" title="function: integer SETSizeChoice(SETParams memset, integer alignsize)">SETSizeChoice</a>(memset, 1);
        assert B &lt;= memset.stagesetsize;

        (memory_set, memaddrdesc, memstatus) = <a href="shared_pseudocode.html#impl-aarch64.MemSetBytes.4" title="function: (integer, AddressDescriptor, PhysMemRetStatus) MemSetBytes(bits(64) toaddress, bits(8) data, integer bytes, AccessDescriptor accdesc)">MemSetBytes</a>(memset.toaddress, data, B, accdesc);

        if memory_set != B then
            fault = TRUE;
        else
            memset.toaddress    = memset.toaddress    + B;
            memset.setsize      = memset.setsize      - B;
            memset.stagesetsize = memset.stagesetsize - B;

<a href="shared_pseudocode.html#impl-aarch64.UpdateSetRegisters.3" title="function: UpdateSetRegisters(SETParams memset, boolean fault, integer memory_set)">UpdateSetRegisters</a>(memset, fault, memory_set);

if fault then
    if <a href="shared_pseudocode.html#impl-shared.IsFault.1" title="function: boolean IsFault(AddressDescriptor addrdesc)">IsFault</a>(memaddrdesc) then
        <a href="shared_pseudocode.html#AArch64.Abort.2" title="function: AArch64.Abort(bits(64) vaddress, FaultRecord fault)">AArch64.Abort</a>(memaddrdesc.vaddress, memaddrdesc.fault);
    else
        boolean iswrite = TRUE;
        <a href="shared_pseudocode.html#impl-shared.HandleExternalAbort.5" title="function: HandleExternalAbort(PhysMemRetStatus memretstatus, boolean iswrite, AddressDescriptor memaddrdesc, integer size, AccessDescriptor accdesc)">HandleExternalAbort</a>(memstatus, iswrite, memaddrdesc, B, accdesc);

if memset.stage == <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a> then
    PSTATE.&lt;N,Z,C,V&gt; = memset.nzcv;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel
      ; Build timestamp: 2024-03-26T09:45
    </p><p class="copyconf">
      Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
