{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1421696105980 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "orpsoc_top EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"orpsoc_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1421696106163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1421696106195 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1421696106195 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1421696107737 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421696108356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421696108356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421696108356 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1421696108356 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1421696108356 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 52331 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421696108511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 52333 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421696108511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 52335 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421696108511 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 52337 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1421696108511 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1421696108511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1421696108522 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1421696109065 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 76 " "No exact pin location assignment(s) for 4 pins of 76 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1421696111126 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 10933 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1421696111458 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 10934 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1421696111458 ""}  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/pll_altpll.v" 49 -1 0 } } { "" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 10933 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1421696111458 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421696116054 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1421696116054 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1421696116054 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1421696116054 ""}
{ "Info" "ISTA_SDC_FOUND" "orpsoc_top.sdc " "Reading SDC File: 'orpsoc_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1421696116182 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1421696116207 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1421696116207 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1421696116207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1421696116207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "orpsoc_top.sdc 14 rst_n_pad_i net " "Ignored filter at orpsoc_top.sdc(14): rst_n_pad_i could not be matched with a net" {  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1421696116208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path orpsoc_top.sdc 14 Argument <through> is an empty collection " "Ignored set_false_path at orpsoc_top.sdc(14): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -through \[get_nets \{rst_n_pad_i\}\] " "set_false_path -through \[get_nets \{rst_n_pad_i\}\]" {  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1421696116208 ""}  } { { "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/orpsoc_top.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1421696116208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Node: sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[2\] sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " "Register sdc_controller:sdc_controller_0\|sd_fifo_tx_filler:fifo_filer_tx\|sd_tx_fifo:Tx_Fifo\|adr_o\[2\] is being clocked by sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421696116310 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1421696116310 "|orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_tx_clk " "Node: eth0_tx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_macstatus:macstatus1\|LateCollLatched eth0_tx_clk " "Register ethmac:ethmac0\|eth_macstatus:macstatus1\|LateCollLatched is being clocked by eth0_tx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421696116310 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1421696116310 "|orpsoc_top|eth0_tx_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "eth0_rx_clk " "Node: eth0_rx_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ethmac:ethmac0\|eth_wishbone:wishbone\|WriteRxDataToFifo eth0_rx_clk " "Register ethmac:ethmac0\|eth_wishbone:wishbone\|WriteRxDataToFifo is being clocked by eth0_rx_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1421696116310 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1421696116310 "|orpsoc_top|eth0_rx_clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1421696116586 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1421696116595 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421696116595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421696116595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421696116595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421696116595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 clkgen0\|pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421696116595 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 sys_clk_pad_i " "  20.000 sys_clk_pad_i" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1421696116595 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1421696116595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""}  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/pll_altpll.v" 86 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 10933 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421696121254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clkgen:clkgen0\|pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""}  } { { "db/pll_altpll.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/db/pll_altpll.v" 86 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 10933 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421696121254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""}  } { { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 51943 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421696121254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkgen:clkgen0\|wb_rst_shr\[15\]  " "Automatically promoted node clkgen:clkgen0\|wb_rst_shr\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|first_req " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|first_req" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 96 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|first_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 11480 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|first_req " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|first_req" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 96 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|first_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 11952 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|wb_ack_o " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|wb_ack_o" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 43 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_ack_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 11959 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|wb_ack_o " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|wb_ack_o" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 43 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_ack_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 4151 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|first_req " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|first_req" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 96 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|first_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 4147 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gpio:gpio0\|wb_ack_o " "Destination node gpio:gpio0\|wb_ack_o" {  } { { "../rtl/verilog/gpio/gpio.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/gpio/gpio.v" 74 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio:gpio0|wb_ack_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 463 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|wb_ack_o " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[2\].wb_port\|wb_ack_o" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 43 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_ack_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 11487 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|full_o " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|dual_clock_fifo:wrfifo\|full_o" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 44 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|full_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 11744 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|full_o " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|full_o" {  } { { "../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v" 44 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 3769 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|wb_write_bufram " "Destination node wb_sdram_ctrl:wb_sdram_ctrl0\|arbiter:arbiter\|wb_port:wbports\[1\].wb_port\|wb_write_bufram" {  } { { "../rtl/verilog/wb_sdram_ctrl/wb_port.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v" 69 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_write_bufram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 11960 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1421696121254 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421696121254 ""}  } { { "../rtl/verilog/clkgen/clkgen.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/clkgen/clkgen.v" 156 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clkgen:clkgen0|wb_rst_shr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 10958 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421696121254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "eth0_rx_clk~input (placed in PIN L15 (CLKIO11, DIFFCLK_4p, REFCLK3p)) " "Automatically promoted node eth0_rx_clk~input (placed in PIN L15 (CLKIO11, DIFFCLK_4p, REFCLK3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G23 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G23" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121255 ""}  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 213 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { eth0_rx_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 52308 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421696121255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O  " "Automatically promoted node sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O~0 " "Destination node sdc_controller:sdc_controller_0\|sd_clock_divider:clock_divider_1\|SD_CLK_O~0" {  } { { "../rtl/verilog/sdc_controller/sd_clock_divider.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v" 22 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 17568 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_clk_pad_o~output " "Destination node sdc_clk_pad_o~output" {  } { { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 230 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_clk_pad_o~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 52272 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121255 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421696121255 ""}  } { { "../rtl/verilog/sdc_controller/sd_clock_divider.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v" 22 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider_1|SD_CLK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 1800 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421696121255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|biu_rst " "Destination node adv_dbg_if:dbg_if0\|adbg_wb_module:i_dbg_wb\|biu_rst" {  } { { "../rtl/verilog/adv_debugsys/adbg_wb_module.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v" 188 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|biu_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 5441 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121255 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421696121255 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/home/bony/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1009 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 52239 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421696121255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdc_controller:sdc_controller_0\|comb~0  " "Automatically promoted node sdc_controller:sdc_controller_0\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|bd_mem~23 " "Destination node sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|bd_mem~23" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 115 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_bd:rx_bd|bd_mem~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 34815 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|comb~0 " "Destination node sdc_controller:sdc_controller_0\|sd_bd:rx_bd\|comb~0" {  } { { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_bd:rx_bd|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 34816 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|bd_mem~23 " "Destination node sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|bd_mem~23" {  } { { "../rtl/verilog/sdc_controller/sd_bd.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_bd.v" 115 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_bd:tx_bd|bd_mem~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 34828 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|comb~0 " "Destination node sdc_controller:sdc_controller_0\|sd_bd:tx_bd\|comb~0" {  } { { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_bd:tx_bd|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 34829 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121255 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421696121255 ""}  } { { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 17569 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421696121255 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdc_controller:sdc_controller_0\|comb~1  " "Automatically promoted node sdc_controller:sdc_controller_0\|comb~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121256 ""}  } { { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 22912 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421696121256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|crc_rst  " "Automatically promoted node sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|crc_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|Selector12~1 " "Destination node sdc_controller:sdc_controller_0\|sd_data_serial_host:sd_data_serial_host_1\|Selector12~1" {  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 189 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|Selector12~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 34710 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121256 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421696121256 ""}  } { { "../rtl/verilog/sdc_controller/sd_data_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v" 32 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host_1|crc_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 1118 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421696121256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|CRC_RST  " "Automatically promoted node sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|CRC_RST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1421696121256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|Selector21~1 " "Destination node sdc_controller:sdc_controller_0\|sd_cmd_serial_host:cmd_serial_host_1\|Selector21~1" {  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 320 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|Selector21~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 34606 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1421696121256 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1421696121256 ""}  } { { "../rtl/verilog/sdc_controller/sd_cmd_serial_host.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v" 75 -1 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host_1|CRC_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 1631 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1421696121256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1421696126227 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1421696126283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1421696126288 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1421696126348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1421696126436 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1421696126547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1421696131901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1421696131961 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1421696131961 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1421696132240 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1421696132240 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1421696132240 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 37 45 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 9 73 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 10 70 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 1 1 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 14 67 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 8 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1421696132245 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1421696132245 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1421696132245 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aes_key_load " "Node \"aes_key_load\" is assigned to location or region, but does not exist in design" {  } { { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "aes_key_load" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1421696133365 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1421696133365 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421696133365 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1421696133470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1421696140454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421696148185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1421696148589 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1421696202637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:54 " "Fitter placement operations ending: elapsed time is 00:00:54" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421696202637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1421696208666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X35_Y69 X46_Y79 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X35_Y69 to location X46_Y79" {  } { { "loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X35_Y69 to location X46_Y79"} { { 11 { 0 ""} 35 69 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1421696234930 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1421696234930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:34 " "Fitter routing operations ending: elapsed time is 00:00:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421696248231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1421696248238 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1421696248238 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1421696248238 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "30.12 " "Total time spent on timing analysis during the Fitter is 30.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1421696249236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1421696249597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1421696253166 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1421696253275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1421696256732 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1421696263846 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1421696265359 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 Cyclone IV GX " "36 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[0\] 3.3-V LVTTL AD10 " "Pin sdram_dq_pad_io\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[0] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[0\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 285 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[1\] 3.3-V LVTTL AD9 " "Pin sdram_dq_pad_io\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[1] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[1\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 286 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[2\] 3.3-V LVTTL AE9 " "Pin sdram_dq_pad_io\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[2] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[2\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 287 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[3\] 3.3-V LVTTL AE8 " "Pin sdram_dq_pad_io\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[3] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[3\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 288 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[4\] 3.3-V LVTTL AE7 " "Pin sdram_dq_pad_io\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[4] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[4\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 289 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[5\] 3.3-V LVTTL AF7 " "Pin sdram_dq_pad_io\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[5] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[5\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 290 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[6\] 3.3-V LVTTL AF6 " "Pin sdram_dq_pad_io\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[6] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[6\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 291 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[7\] 3.3-V LVTTL AF9 " "Pin sdram_dq_pad_io\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[7] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[7\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 292 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[8\] 3.3-V LVTTL AB13 " "Pin sdram_dq_pad_io\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[8] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[8\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 293 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[9\] 3.3-V LVTTL AF13 " "Pin sdram_dq_pad_io\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[9] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[9\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 294 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[10\] 3.3-V LVTTL AF12 " "Pin sdram_dq_pad_io\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[10] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[10\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 295 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[11\] 3.3-V LVTTL AG9 " "Pin sdram_dq_pad_io\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[11] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[11\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 296 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[12\] 3.3-V LVTTL AA13 " "Pin sdram_dq_pad_io\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[12] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[12\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 297 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[13\] 3.3-V LVTTL AB11 " "Pin sdram_dq_pad_io\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[13] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[13\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 298 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[14\] 3.3-V LVTTL AA12 " "Pin sdram_dq_pad_io\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[14] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[14\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 299 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq_pad_io\[15\] 3.3-V LVTTL AA15 " "Pin sdram_dq_pad_io\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdram_dq_pad_io[15] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq_pad_io\[15\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 140 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdram_dq_pad_io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 300 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[0\] 3.3-V LVTTL G16 " "Pin gpio0_io\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[0] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[0\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[1\] 3.3-V LVTTL F17 " "Pin gpio0_io\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[1] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[1\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 319 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[2\] 3.3-V LVTTL D18 " "Pin gpio0_io\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[2] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[2\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 320 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[3\] 3.3-V LVTTL F18 " "Pin gpio0_io\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[3] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[3\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 321 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[4\] 3.3-V LVTTL D19 " "Pin gpio0_io\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[4] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[4\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 322 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[5\] 3.3-V LVTTL K21 " "Pin gpio0_io\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[5] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[5\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[6\] 3.3-V LVTTL F19 " "Pin gpio0_io\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[6] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[6\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 324 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio0_io\[7\] 3.3-V LVTTL K22 " "Pin gpio0_io\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { gpio0_io[7] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "gpio0_io\[7\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 202 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio0_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_cmd_pad_io 3.3-V LVTTL AF18 " "Pin sdc_cmd_pad_io uses I/O standard 3.3-V LVTTL at AF18" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_cmd_pad_io } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdc_cmd_pad_io" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 227 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_cmd_pad_io } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 334 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_dat_pad_io\[0\] 3.3-V LVTTL AH27 " "Pin sdc_dat_pad_io\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_dat_pad_io[0] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdc_dat_pad_io\[0\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 229 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_dat_pad_io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 283 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_dat_pad_io\[1\] 3.3-V LVTTL AJ28 " "Pin sdc_dat_pad_io\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_dat_pad_io[1] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdc_dat_pad_io\[1\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 229 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_dat_pad_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 282 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_dat_pad_io\[2\] 3.3-V LVTTL AD24 " "Pin sdc_dat_pad_io\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_dat_pad_io[2] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdc_dat_pad_io\[2\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 229 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_dat_pad_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 281 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_dat_pad_io\[3\] 3.3-V LVTTL AE18 " "Pin sdc_dat_pad_io\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_dat_pad_io[3] } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdc_dat_pad_io\[3\]" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 229 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_dat_pad_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 284 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk_pad_i 3.3-V LVTTL AJ16 " "Pin sys_clk_pad_i uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sys_clk_pad_i } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sys_clk_pad_i" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 124 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sys_clk_pad_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 355 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth0_col 2.5 V AJ18 " "Pin eth0_col uses I/O standard 2.5 V at AJ18" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { eth0_col } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 217 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { eth0_col } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 350 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth0_crs 2.5 V AG17 " "Pin eth0_crs uses I/O standard 2.5 V at AG17" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { eth0_crs } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 218 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { eth0_crs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 351 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth0_rx_clk 2.5 V L15 " "Pin eth0_rx_clk uses I/O standard 2.5 V at L15" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { eth0_rx_clk } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "eth0_rx_clk" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 213 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { eth0_rx_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 347 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eth0_dv 2.5 V AH17 " "Pin eth0_dv uses I/O standard 2.5 V at AH17" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { eth0_dv } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 215 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { eth0_dv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 348 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdc_card_detect_pad_i 2.5 V Y17 " "Pin sdc_card_detect_pad_i uses I/O standard 2.5 V at Y17" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { sdc_card_detect_pad_i } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 228 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sdc_card_detect_pad_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 354 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart0_srx_pad_i 3.3-V LVTTL B27 " "Pin uart0_srx_pad_i uses I/O standard 3.3-V LVTTL at B27" {  } { { "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/bony/altera/14.0/quartus/linux64/pin_planner.ppl" { uart0_srx_pad_i } } } { "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/bony/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "uart0_srx_pad_i" } } } } { "../rtl/verilog/orpsoc_top/orpsoc_top.v" "" { Text "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v" 146 0 0 } } { "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/bony/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { uart0_srx_pad_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/" { { 0 { 0 ""} 0 342 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1421696265546 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1421696265546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/output_files/orpsoc_top.fit.smsg " "Generated suppressed messages file /home/bony/Workspace/PhD/CipherCloud_FPGA/altera/de2i-150/orpsoc2/implementation/run/output_files/orpsoc_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1421696268809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1853 " "Peak virtual memory: 1853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421696274002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 19 19:37:53 2015 " "Processing ended: Mon Jan 19 19:37:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421696274002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:50 " "Elapsed time: 00:02:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421696274002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:59 " "Total CPU time (on all processors): 00:04:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421696274002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1421696274002 ""}
