Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,9070
design__instance__area,64272.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,187
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,78
design__max_cap_violation__count__corner:nom_tt_025C_1v80,131
power__internal__total,0.06982818990945816
power__switching__total,0.13888020813465118
power__leakage__total,7.532192825010497E-8
power__total,0.2087084800004959
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5059992568166863
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.48873617647395157
timing__hold__ws__corner:nom_tt_025C_1v80,0.3434855830319725
timing__setup__ws__corner:nom_tt_025C_1v80,60.57362782814058
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.343486
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,97.424911
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1107
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,78
design__max_cap_violation__count__corner:nom_ss_100C_1v60,138
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7001887046128324
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6605501887989818
timing__hold__ws__corner:nom_ss_100C_1v60,0.9005967337903825
timing__setup__ws__corner:nom_ss_100C_1v60,40.36492498944455
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.900597
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,95.401688
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,15
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,78
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,133
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4258974682362408
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4159956108441703
timing__hold__ws__corner:nom_ff_n40C_1v95,0.13703960576423369
timing__setup__ws__corner:nom_ff_n40C_1v95,68.0536180004461
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.137040
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,98.200180
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1424
design__max_fanout_violation__count,78
design__max_cap_violation__count,172
clock__skew__worst_hold,-0.42147533878179
clock__skew__worst_setup,0.4068700214128721
timing__hold__ws,0.1305082745479477
timing__setup__ws,39.72182695197475
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.130508
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,95.199814
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,2.76 2.72 1375.4 223.04
design__io,45
design__die__area,311133
design__core__area,302420
design__instance__count__stdcell,9070
design__instance__area__stdcell,64272.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.212529
design__instance__utilization__stdcell,0.212529
design__instance__count__class:inverter,167
design__instance__count__class:sequential_cell,253
design__instance__count__class:multi_input_combinational_cell,3410
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,23154
design__instance__count__class:tap_cell,4399
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,509722
design__violations,0
design__instance__count__class:timing_repair_buffer,418
design__instance__count__class:clock_buffer,32
design__instance__count__class:clock_inverter,24
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,116
antenna__violating__nets,76
antenna__violating__pins,91
route__antenna_violation__count,76
antenna_diodes_count,367
design__instance__count__class:antenna_cell,367
route__net,5568
route__net__special,2
route__drc_errors__iter:1,8875
route__wirelength__iter:1,631421
route__drc_errors__iter:2,3879
route__wirelength__iter:2,623977
route__drc_errors__iter:3,3408
route__wirelength__iter:3,620292
route__drc_errors__iter:4,687
route__wirelength__iter:4,620441
route__drc_errors__iter:5,168
route__wirelength__iter:5,620414
route__drc_errors__iter:6,30
route__wirelength__iter:6,620401
route__drc_errors__iter:7,0
route__wirelength__iter:7,620412
route__drc_errors,0
route__wirelength,620412
route__vias,55574
route__vias__singlecut,55574
route__vias__multicut,0
design__disconnected_pin__count,10
design__critical_disconnected_pin__count,0
route__wirelength__max,1487.24
timing__unannotated_net__count__corner:nom_tt_025C_1v80,77
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,77
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,77
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,84
design__max_fanout_violation__count__corner:min_tt_025C_1v80,78
design__max_cap_violation__count__corner:min_tt_025C_1v80,82
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4992737475879016
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.4771746466354302
timing__hold__ws__corner:min_tt_025C_1v80,0.33845294191901387
timing__setup__ws__corner:min_tt_025C_1v80,61.00889210952262
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.338453
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,97.589622
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,77
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,797
design__max_fanout_violation__count__corner:min_ss_100C_1v60,78
design__max_cap_violation__count__corner:min_ss_100C_1v60,83
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6845155747086303
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6422763613860424
timing__hold__ws__corner:min_ss_100C_1v60,0.8647216520918434
timing__setup__ws__corner:min_ss_100C_1v60,41.13460266615626
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.864722
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,95.697517
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,77
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,78
design__max_cap_violation__count__corner:min_ff_n40C_1v95,83
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.42147533878179
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4068700214128721
timing__hold__ws__corner:min_ff_n40C_1v95,0.13796819632829252
timing__setup__ws__corner:min_ff_n40C_1v95,68.35452575212338
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.137968
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,98.314316
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,77
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,286
design__max_fanout_violation__count__corner:max_tt_025C_1v80,78
design__max_cap_violation__count__corner:max_tt_025C_1v80,158
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5135327863856455
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5003912981160958
timing__hold__ws__corner:max_tt_025C_1v80,0.3317346491400934
timing__setup__ws__corner:max_tt_025C_1v80,60.19939916948654
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.331735
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,97.308998
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,77
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1424
design__max_fanout_violation__count__corner:max_ss_100C_1v60,78
design__max_cap_violation__count__corner:max_ss_100C_1v60,172
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7136154091854748
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6785110443324279
timing__hold__ws__corner:max_ss_100C_1v60,0.8928029679370912
timing__setup__ws__corner:max_ss_100C_1v60,39.72182695197475
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.892803
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,95.199814
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,77
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,40
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,78
design__max_cap_violation__count__corner:max_ff_n40C_1v95,158
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4304952349781547
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4236723591873567
timing__hold__ws__corner:max_ff_n40C_1v95,0.1305082745479477
timing__setup__ws__corner:max_ff_n40C_1v95,67.79217379342901
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.130508
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,98.112389
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,77
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,77
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.76601
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0339929
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0345826
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00020275
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0345826
design_powergrid__voltage__worst,0.0345826
design_powergrid__voltage__worst__net:VPWR,1.76601
design_powergrid__drop__worst,0.0345826
design_powergrid__drop__worst__net:VPWR,0.0339929
design_powergrid__voltage__worst__net:VGND,0.0345826
design_powergrid__drop__worst__net:VGND,0.0345826
ir__voltage__worst,1.770000000000000017763568394002504646778106689453125
ir__drop__avg,0.00019100000000000000766227359338955693601747043430805206298828125
ir__drop__worst,0.0340000000000000024424906541753443889319896697998046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
