Coverage Report by instance with details

=================================================================================
=== Instance: /top/SPI_slave_ifi
=== Design Unit: work.SPI_slave_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        74         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/SPI_slave_ifi --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                       MISO_golden           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                               rx_data_golden[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                   rx_valid_golden           1           1      100.00 
                                      tx_data[7-0]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         37 
Toggled Node Count   =         37 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (74 of 74 bins)

=================================================================================
=== Instance: /top/vif
=== Design Unit: work.RAM_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         62        62         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/vif --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[9-0]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                     dout_ref[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 
                                      tx_valid_ref           1           1      100.00 

Total Node Count     =         31 
Toggled Node Count   =         31 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (62 of 62 bins)

=================================================================================
=== Instance: /top/w_if
=== Design Unit: work.wrapper_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12        12         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/w_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                       MISO_golden           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 

Total Node Count     =          6 
Toggled Node Count   =          6 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (12 of 12 bins)

=================================================================================
=== Instance: /top/DUT/RAM_instance
=== Design Unit: work.RAM
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/RAM_instance

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM.v
------------------------------------IF Branch------------------------------------
    14                                      6139     Count coming in to IF
    14              1                        554         if (~rst_n) begin
    21              1                       1091             if (rx_valid) begin
                                            4494     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    22                                      1091     Count coming in to CASE
    23              1                        436                     2'b00 : Wr_Addr <= din[7:0];
    24              1                        254                     2'b01 : MEM[Wr_Addr] <= din[7:0];
    25              1                        268                     2'b10 : Rd_Addr <= din[7:0];
    26              1                        133                     2'b11 : dout <= MEM[Rd_Addr];
Branch totals: 4 hits of 4 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         2         0   100.00%

================================Expression Details================================

Expression Coverage for instance /top/DUT/RAM_instance --

  File RAM.v
----------------Focused Expression View-----------------
Line       30 Item    1  (din[9] && din[8])
Expression totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      din[9]         Y
      din[8]         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  din[9]_0              -                             
  Row   2:          1  din[9]_1              din[8]                        
  Row   3:          1  din[8]_0              din[9]                        
  Row   4:          1  din[8]_1              din[9]                        


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      10        10         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT/RAM_instance --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM.v
    1                                                module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
    2                                                
    3                                                input      [9:0] din;
    4                                                input            clk, rst_n, rx_valid;
    5                                                
    6                                                output reg [7:0] dout;
    7                                                output reg       tx_valid;
    8                                                
    9                                                reg [7:0] MEM [255:0];
    10                                               
    11                                               reg [7:0] Rd_Addr, Wr_Addr;
    12                                               
    13              1                       6139     always @(posedge clk) begin
    14                                                   if (~rst_n) begin
    15              1                        554             dout <= 0;
    16              1                        554             tx_valid <= 0;
    17              1                        554             Rd_Addr <= 0;
    18              1                        554             Wr_Addr <= 0;
    19                                                   end
    20                                                   else                                           
    21                                                       if (rx_valid) begin
    22                                                           case (din[9:8])
    23              1                        436                     2'b00 : Wr_Addr <= din[7:0];
    24              1                        254                     2'b01 : MEM[Wr_Addr] <= din[7:0];
    25              1                        268                     2'b10 : Rd_Addr <= din[7:0];
    26              1                        133                     2'b11 : dout <= MEM[Rd_Addr];
    27                                                               default : dout <= 0;
    28                                                           endcase
    29                                               
    30              1                       1091                 tx_valid <= (din[9] && din[8])? 1'b1 : 1'b0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT/RAM_instance --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                      Rd_Addr[7-0]           1           1      100.00 
                                      Wr_Addr[7-0]           1           1      100.00 
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /top/DUT/SLAVE_instance
=== Design Unit: work.SLAVE
=================================================================================

Assertion Coverage:
    Assertions                      14        14         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/SLAVE_instance/a_rst_MISO
                     SPI_slave.sv(187)                  0          1
/top/DUT/SLAVE_instance/a_rst_rx_valid
                     SPI_slave.sv(190)                  0          1
/top/DUT/SLAVE_instance/a_rst_rx_data
                     SPI_slave.sv(193)                  0          1
/top/DUT/SLAVE_instance/a_rx_valid_write_address
                     SPI_slave.sv(196)                  0          1
/top/DUT/SLAVE_instance/a_rx_valid_write_data
                     SPI_slave.sv(199)                  0          1
/top/DUT/SLAVE_instance/a_rx_valid_read_address
                     SPI_slave.sv(202)                  0          1
/top/DUT/SLAVE_instance/a_rx_valid_read_data
                     SPI_slave.sv(205)                  0          1
/top/DUT/SLAVE_instance/a_IDLE_to_CHK_CMD
                     SPI_slave.sv(208)                  0          1
/top/DUT/SLAVE_instance/a_CHK_CMD_to_WRITE
                     SPI_slave.sv(211)                  0          1
/top/DUT/SLAVE_instance/a_CHK_CMD_to_READ_ADD
                     SPI_slave.sv(214)                  0          1
/top/DUT/SLAVE_instance/a_CHK_CMD_to_READ_DATA
                     SPI_slave.sv(217)                  0          1
/top/DUT/SLAVE_instance/a_WRITE_to_IDLE
                     SPI_slave.sv(220)                  0          1
/top/DUT/SLAVE_instance/a_READ_ADD_to_IDLE
                     SPI_slave.sv(223)                  0          1
/top/DUT/SLAVE_instance/a_READ_DATA_to_IDLE
                     SPI_slave.sv(226)                  0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/DUT/SLAVE_instance

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
------------------------------------IF Branch------------------------------------
    19                                      4112     Count coming in to IF
    19              1                        555             if (~rst_n) begin
    22              1                       3557             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                      1820     Count coming in to IF
    30              1                        569                     if (SS_n)
    32              1                       1251                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    36                                      1439     Count coming in to IF
    38              1                       1439                     else begin
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    39                                      1439     Count coming in to IF
    39              1                       1051                         if (~MOSI)
    41              1                        388                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                       388     Count coming in to IF
    42              1                        257                             if (!received_address) 
    44              1                        131                             else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                      3405     Count coming in to IF
    50              1                        376                     if (SS_n)
    52              1                       3029                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      1607     Count coming in to IF
    56              1                        143                     if (SS_n)
    58              1                       1464                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                       635     Count coming in to IF
    62              1                         50                     if (SS_n)
    64              1                        585                     else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                     12000     Count coming in to IF
    71              1                        555             if (~rst_n) begin 
    77              1                      11445             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    86                                      5545     Count coming in to IF
    86              1                       4813                         if (counter > 0) begin
    90              1                        732                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    95                                      2205     Count coming in to IF
    95              1                       1924                         if (counter > 0) begin
    99              1                        281                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                     1639     Count coming in to IF
    105             1                        576                         if (tx_valid) begin
    115             1                       1063                         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    107                                      576     Count coming in to IF
    107             1                        477                             if (counter > 0) begin
    111             1                         99                             else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    116                                     1063     Count coming in to IF
    116             1                        922                             if (counter > 0 && !rx_valid) begin
    120             1                        141                             else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         5         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/DUT/SLAVE_instance --

  File SPI_slave.sv
----------------Focused Condition View-------------------
Line       86 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       95 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       107 Item    1  (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       -                             

----------------Focused Condition View-------------------
Line       116 Item    1  ((counter > 0) && ~rx_valid)
Condition totals: 2 of 2 input terms covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 0)         Y
       rx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 0)_0       -                             
  Row   2:          1  (counter > 0)_1       ~rx_valid                     
  Row   3:          1  rx_valid_0            (counter > 0)                 
  Row   4:          1  rx_valid_1            (counter > 0)                 



Directive Coverage:
    Directives                      14        14         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/SLAVE_instance/c_rst_MISO       SLAVE  Verilog  SVA  SPI_slave.sv(188)
                                                                               556 Covered   
/top/DUT/SLAVE_instance/c_rst_rx_valid   SLAVE  Verilog  SVA  SPI_slave.sv(191)
                                                                               556 Covered   
/top/DUT/SLAVE_instance/c_rst_rx_data    SLAVE  Verilog  SVA  SPI_slave.sv(194)
                                                                               556 Covered   
/top/DUT/SLAVE_instance/c_rx_valid_write_address 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(197)
                                                                               111 Covered   
/top/DUT/SLAVE_instance/c_rx_valid_write_data 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(200)
                                                                                58 Covered   
/top/DUT/SLAVE_instance/c_rx_valid_read_address 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(203)
                                                                                52 Covered   
/top/DUT/SLAVE_instance/c_rx_valid_read_data 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(206)
                                                                                68 Covered   
/top/DUT/SLAVE_instance/c_IDLE_to_CHK_CMD 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(209)
                                                                              1005 Covered   
/top/DUT/SLAVE_instance/c_CHK_CMD_to_WRITE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(212)
                                                                               607 Covered   
/top/DUT/SLAVE_instance/c_CHK_CMD_to_READ_ADD 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(215)
                                                                               239 Covered   
/top/DUT/SLAVE_instance/c_CHK_CMD_to_READ_DATA 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(218)
                                                                               113 Covered   
/top/DUT/SLAVE_instance/c_WRITE_to_IDLE  SLAVE  Verilog  SVA  SPI_slave.sv(221)
                                                                               335 Covered   
/top/DUT/SLAVE_instance/c_READ_ADD_to_IDLE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(224)
                                                                               131 Covered   
/top/DUT/SLAVE_instance/c_READ_DATA_to_IDLE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(227)
                                                                                47 Covered   
FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/DUT/SLAVE_instance --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  29                IDLE                   0
  35             CHK_CMD                   2
  61           READ_DATA                   4
  55            READ_ADD                   3
  49               WRITE                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                1097          
                 CHK_CMD                1051          
               READ_DATA                 231          
                READ_ADD                 487          
                   WRITE                1246          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  33                   0                1051          IDLE -> CHK_CMD               
  45                   1                 118          CHK_CMD -> READ_DATA          
  43                   2                 248          CHK_CMD -> READ_ADD           
  40                   3                 639          CHK_CMD -> WRITE              
  37                   4                  46          CHK_CMD -> IDLE               
  63                   5                 118          READ_DATA -> IDLE             
  57                   6                 248          READ_ADD -> IDLE              
  51                   7                 638          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/DUT/SLAVE_instance --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave.sv
    1                                                module SLAVE (MOSI, MISO, SS_n, clk, rst_n, rx_data, rx_valid, tx_data, tx_valid);
    2                                                    localparam IDLE      = 3'b000;
    3                                                    localparam WRITE     = 3'b001;
    4                                                    localparam CHK_CMD   = 3'b010;
    5                                                    localparam READ_ADD  = 3'b011;
    6                                                    localparam READ_DATA = 3'b100;
    7                                                
    8                                                    input            MOSI, clk, rst_n, SS_n, tx_valid;
    9                                                    input      [7:0] tx_data;
    10                                                   output reg [9:0] rx_data;
    11                                                   output reg       rx_valid, MISO;
    12                                               
    13                                                   reg [3:0] counter;
    14                                                   reg       received_address;
    15                                               
    16                                                   reg [2:0] cs, ns;
    17                                               
    18              1                       4112         always @(posedge clk) begin
    19                                                       if (~rst_n) begin
    20              1                        555                 cs <= IDLE;
    21                                                       end
    22                                                       else begin
    23              1                       3557                 cs <= ns;
    24                                                       end
    25                                                   end
    26                                               
    27              1                       8906         always @(*) begin
    28                                                       case (cs)
    29                                                           IDLE : begin
    30                                                               if (SS_n)
    31              1                        569                         ns = IDLE;
    32                                                               else
    33              1                       1251                         ns = CHK_CMD;
    34                                                           end
    35                                                           CHK_CMD : begin
    36                                                               if (SS_n)
    37                                                                   ns = IDLE;
    38                                                               else begin
    39                                                                   if (~MOSI)
    40              1                       1051                             ns = WRITE;
    41                                                                   else begin
    42                                                                       if (!received_address) 
    43              1                        257                                 ns = READ_ADD; 
    44                                                                       else
    45              1                        131                                 ns = READ_DATA;
    46                                                                   end
    47                                                               end
    48                                                           end
    49                                                           WRITE : begin
    50                                                               if (SS_n)
    51              1                        376                         ns = IDLE;
    52                                                               else
    53              1                       3029                         ns = WRITE;
    54                                                           end
    55                                                           READ_ADD : begin
    56                                                               if (SS_n)
    57              1                        143                         ns = IDLE;
    58                                                               else
    59              1                       1464                         ns = READ_ADD;
    60                                                           end
    61                                                           READ_DATA : begin
    62                                                               if (SS_n)
    63              1                         50                         ns = IDLE;
    64                                                               else
    65              1                        585                         ns = READ_DATA;
    66                                                           end
    67                                                       endcase
    68                                                   end
    69                                               
    70              1                      12000         always @(posedge clk) begin
    71                                                       if (~rst_n) begin 
    72              1                        555                 rx_data <= 0;
    73              1                        555                 rx_valid <= 0;
    74              1                        555                 received_address <= 0;
    75              1                        555                 MISO <= 0;
    76                                                       end
    77                                                       else begin
    78                                                           case (cs)
    79                                                               IDLE : begin
    80              1                       1051                         rx_valid <= 0;
    81                                                               end
    82                                                               CHK_CMD : begin
    83              1                       1005                         counter <= 10;      
    84                                                               end
    85                                                               WRITE : begin
    86                                                                   if (counter > 0) begin
    87              1                       4813                             rx_data[counter-1] <= MOSI;
    88              1                       4813                             counter <= counter - 1;
    89                                                                   end
    90                                                                   else begin
    91              1                        732                             rx_valid <= 1;
    92                                                                   end
    93                                                               end
    94                                                               READ_ADD : begin
    95                                                                   if (counter > 0) begin
    96              1                       1924                             rx_data[counter-1] <= MOSI;
    97              1                       1924                             counter <= counter - 1;
    98                                                                   end
    99                                                                   else begin
    100             1                        281                             rx_valid <= 1;
    101             1                        281                             received_address <= 1;
    102                                                                  end
    103                                                              end
    104                                                              READ_DATA : begin
    105                                                                  if (tx_valid) begin
    106             1                        576                             rx_valid <= 0;
    107                                                                      if (counter > 0) begin
    108             1                        477                                 MISO <= tx_data[counter-1];
    109             1                        477                                 counter <= counter - 1;
    110                                                                      end
    111                                                                      else begin
    112             1                         99                                 received_address <= 0;
    113                                                                      end
    114                                                                  end
    115                                                                  else begin
    116                                                                      if (counter > 0 && !rx_valid) begin
    117             1                        922                                 rx_data[counter-1] <= MOSI;
    118             1                        922                                 counter <= counter - 1;
    119                                                                      end
    120                                                                      else begin
    121             1                        141                                 rx_valid <= 1;
    122             1                        141                                 counter <= 8;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        72         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT/SLAVE_instance --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                      counter[3-0]           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                           ns[2-0]           1           1      100.00 
                                  received_address           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (72 of 72 bins)

=================================================================================
=== Instance: /top/DUT/wrapper_sva
=== Design Unit: work.RAM_assertions
=================================================================================

Assertion Coverage:
    Assertions                       5         5         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/wrapper_sva/assert_reset_outputs
                     RAM_assertions.sv(12)              0          1
/top/DUT/wrapper_sva/assert_tx_valid_input
                     RAM_assertions.sv(17)              0          1
/top/DUT/wrapper_sva/assert_tx_valid_read
                     RAM_assertions.sv(23)              0          1
/top/DUT/wrapper_sva/assert_write_sequence
                     RAM_assertions.sv(37)              0          1
/top/DUT/wrapper_sva/assert_read_sequence
                     RAM_assertions.sv(53)              0          1
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT/wrapper_sva --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[0-7]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /top/DUT
=== Design Unit: work.WRAPPER
=================================================================================

Assertion Coverage:
    Assertions                       2         2         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/a_reset_check
                     wrapper.sv(25)                     0          1
/top/DUT/a_miso_stable_when_not_read
                     wrapper.sv(27)                     0          1

Directive Coverage:
    Directives                       2         2         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/c_reset_check                   WRAPPER Verilog  SVA  wrapper.sv(26)   556 Covered   
/top/DUT/c_miso_stable_when_not_read     WRAPPER Verilog  SVA  wrapper.sv(28)   291 Covered   
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                  rx_data_din[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                 tx_data_dout[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /top/GOLD/inst1
=== Design Unit: work.SPI_slave_golden
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        38        35         3    92.10%

================================Branch Details================================

Branch Coverage for instance /top/GOLD/inst1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_golden.v
------------------------------------IF Branch------------------------------------
    23                                      4112     Count coming in to IF
    23              1                        555             if (~rst_n) begin
    25              1                       3557             end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    32                                      8921     Count coming in to CASE
    33              1                       1820                 IDLE: begin
    41              1                       1439                 CHK_CMD: begin
    55              1                       3405                 WRITE: begin
    63              1                       1607                 READ_ADD: begin
    71              1                        650                 READ_DATA: begin
    79              1                    ***0***                 default: begin
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    34                                      1820     Count coming in to IF
    34              1                       1250                     if (~SS_n) begin
    36              1                        570                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                      1439     Count coming in to IF
    42              1                       1439                     if (~SS_n) begin
    50              1                    ***0***                     end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                      1439     Count coming in to IF
    43              1                       1051                         if (~MOSI) begin
    45              1                        257                         end else if (~is_read_data) begin
    47              1                        131                         end else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                      3405     Count coming in to IF
    56              1                       3029                     if (~SS_n) begin
    58              1                        376                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    64                                      1607     Count coming in to IF
    64              1                       1464                     if (~SS_n) begin
    66              1                        143                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    72                                       650     Count coming in to IF
    72              1                        600                     if (~SS_n) begin
    74              1                         50                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                     11951     Count coming in to IF
    87              1                        555             if (~rst_n) begin
    93              1                      11396             end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    94                                     11396     Count coming in to CASE
    95              1                       1051                     IDLE: rx_valid <= 0;
    96              1                       1005                     CHK_CMD: count <= 0;
    98              1                       5545                     WRITE: begin
    107             1                       2205                     READ_ADD: begin
    117             1                       1590                     READ_DATA: begin
                                         ***0***     All False Count
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    99                                      5545     Count coming in to IF
    99              1                       4813                         if (count < 10) begin
    102             1                        732                         end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                     2205     Count coming in to IF
    108             1                       1924                         if (count < 10) begin
    111             1                        281                         end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    118                                     1590     Count coming in to IF
    118             1                         68                         if (rx_valid && !tx_valid) begin
    120             1                        922                         end else if (count < 10 && !tx_valid) begin
    123             1                         73                         end else if (count == 10 && !tx_valid) begin
    125             1                        477                         end else if (tx_valid && count < 8) begin
                                              50     All False Count
Branch totals: 5 hits of 5 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         8         2    80.00%

================================Condition Details================================

Condition Coverage for instance /top/GOLD/inst1 --

  File SPI_slave_golden.v
----------------Focused Condition View-------------------
Line       99 Item    1  (count < 10)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count < 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count < 10)_0        -                             
  Row   2:          1  (count < 10)_1        -                             

----------------Focused Condition View-------------------
Line       108 Item    1  (count < 10)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count < 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count < 10)_0        -                             
  Row   2:          1  (count < 10)_1        -                             

----------------Focused Condition View-------------------
Line       118 Item    1  (rx_valid && ~tx_valid)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    rx_valid         Y
    tx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  rx_valid_0            -                             
  Row   2:          1  rx_valid_1            ~tx_valid                     
  Row   3:          1  tx_valid_0            rx_valid                      
  Row   4:          1  tx_valid_1            rx_valid                      

----------------Focused Condition View-------------------
Line       120 Item    1  ((count < 10) && ~tx_valid)
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count < 10)         Y
      tx_valid         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count < 10)_0        -                             
  Row   2:          1  (count < 10)_1        ~tx_valid                     
  Row   3:          1  tx_valid_0            (count < 10)                  
  Row   4:          1  tx_valid_1            (count < 10)                  

----------------Focused Condition View-------------------
Line       123 Item    1  ((count == 10) && ~tx_valid)
Condition totals: 1 of 2 input terms covered = 50.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (count == 10)         Y
       tx_valid         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 10)_0       -                             
  Row   2:          1  (count == 10)_1       ~tx_valid                     
  Row   3:          1  tx_valid_0            (count == 10)                 
  Row   4:    ***0***  tx_valid_1            (count == 10)                 

----------------Focused Condition View-------------------
Line       125 Item    1  (tx_valid && (count < 8))
Condition totals: 1 of 2 input terms covered = 50.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
     tx_valid         N  '_0' not hit             Hit '_0'
  (count < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  tx_valid_0            -                             
  Row   2:          1  tx_valid_1            (count < 8)                   
  Row   3:          1  (count < 8)_0         tx_valid                      
  Row   4:          1  (count < 8)_1         tx_valid                      


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/GOLD/inst1 --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  33                IDLE                   0
  41             CHK_CMD                   1
  71           READ_DATA                   4
  63            READ_ADD                   3
  55               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                1097          
                 CHK_CMD                1051          
               READ_DATA                 231          
                READ_ADD                 487          
                   WRITE                1246          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  35                   0                1051          IDLE -> CHK_CMD               
  51                   1                  46          CHK_CMD -> IDLE               
  48                   2                 118          CHK_CMD -> READ_DATA          
  46                   3                 248          CHK_CMD -> READ_ADD           
  44                   4                 639          CHK_CMD -> WRITE              
  75                   5                 118          READ_DATA -> IDLE             
  67                   6                 248          READ_ADD -> IDLE              
  59                   7                 638          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      40        38         2    95.00%

================================Statement Details================================

Statement Coverage for instance /top/GOLD/inst1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_golden.v
    1                                                module SPI_slave_golden (clk, rst_n, SS_n, MOSI, tx_valid, tx_data, rx_valid, rx_data, MISO);
    2                                                    parameter IDLE = 3'b000;
    3                                                    parameter CHK_CMD = 3'b001;
    4                                                    parameter WRITE = 3'b010;
    5                                                    parameter READ_ADD = 3'b011;
    6                                                    parameter READ_DATA = 3'b100;
    7                                                
    8                                                    input clk, rst_n, SS_n, MOSI, tx_valid;
    9                                                    input [7:0] tx_data;
    10                                                   
    11                                                   output reg rx_valid, MISO;
    12                                                   output reg [9:0] rx_data;
    13                                               
    14                                                   (* fsm_encoding = "gray" *)
    15                                                   reg [2:0] cs, ns;
    16                                               
    17                                                   reg is_read_data;
    18                                               
    19                                                   reg [3:0] count;
    20                                               
    21                                                   // State Memory
    22              1                       4112         always @(posedge clk) begin
    23                                                       if (~rst_n) begin
    24              1                        555                 cs <= IDLE;
    25                                                       end else begin
    26              1                       3557                 cs <= ns;
    27                                                       end
    28                                                   end
    29                                               
    30                                                   // Next State Logic
    31              1                       8921         always @(*) begin
    32                                                       case (cs)
    33                                                           IDLE: begin
    34                                                               if (~SS_n) begin
    35              1                       1250                         ns = CHK_CMD;
    36                                                               end else begin
    37              1                        570                         ns = IDLE;
    38                                                               end
    39                                                           end
    40                                               
    41                                                           CHK_CMD: begin
    42                                                               if (~SS_n) begin
    43                                                                   if (~MOSI) begin
    44              1                       1051                             ns = WRITE;
    45                                                                   end else if (~is_read_data) begin
    46              1                        257                             ns = READ_ADD;
    47                                                                   end else begin
    48              1                        131                             ns = READ_DATA;
    49                                                                   end
    50                                                               end else begin
    51              1                    ***0***                         ns = IDLE;
    52                                                               end
    53                                                           end
    54                                               
    55                                                           WRITE: begin
    56                                                               if (~SS_n) begin
    57              1                       3029                         ns = WRITE;
    58                                                               end else begin
    59              1                        376                         ns = IDLE;
    60                                                               end
    61                                                           end
    62                                               
    63                                                           READ_ADD: begin
    64                                                               if (~SS_n) begin
    65              1                       1464                         ns = READ_ADD;
    66                                                               end else begin
    67              1                        143                         ns = IDLE;
    68                                                               end
    69                                                           end
    70                                               
    71                                                           READ_DATA: begin
    72                                                               if (~SS_n) begin
    73              1                        600                         ns = READ_DATA;
    74                                                               end else begin
    75              1                         50                         ns = IDLE;
    76                                                               end
    77                                                           end
    78                                               
    79                                                           default: begin
    80              1                    ***0***                     ns = IDLE;
    81                                                           end
    82                                                       endcase
    83                                                   end
    84                                               
    85                                                   // Output Logic
    86              1                      11951         always @(posedge clk) begin
    87                                                       if (~rst_n) begin
    88              1                        555                 is_read_data <= 0;
    89              1                        555                 count <= 0;
    90              1                        555                 rx_valid <= 0;
    91              1                        555                 rx_data <= 0;
    92              1                        555                 MISO <= 0;
    93                                                       end else begin
    94                                                           case (cs)
    95              1                       1051                     IDLE: rx_valid <= 0;
    96              1                       1005                     CHK_CMD: count <= 0;
    97                                               
    98                                                               WRITE: begin
    99                                                                   if (count < 10) begin
    100             1                       4813                             rx_data[9 - count] <= MOSI;
    101             1                       4813                             count <= count + 1;
    102                                                                  end else begin
    103             1                        732                             rx_valid <= 1;
    104                                                                  end
    105                                                              end
    106                                              
    107                                                              READ_ADD: begin
    108                                                                  if (count < 10) begin
    109             1                       1924                             rx_data[9 - count] <= MOSI;
    110             1                       1924                             count <= count + 1;
    111                                                                  end else begin
    112             1                        281                             rx_valid <= 1;
    113             1                        281                             is_read_data <= 1;
    114                                                                  end
    115                                                              end
    116                                              
    117                                                              READ_DATA: begin
    118                                                                  if (rx_valid && !tx_valid) begin
    119             1                         68                             count <= 0;
    120                                                                  end else if (count < 10 && !tx_valid) begin
    121             1                        922                             rx_data[9 - count] <= MOSI;
    122             1                        922                             count <= count + 1;
    123                                                                  end else if (count == 10 && !tx_valid) begin
    124             1                         73                             rx_valid <= 1;
    125                                                                  end else if (tx_valid && count < 8) begin
    126             1                        477                             is_read_data <= 0;
    127             1                        477                             rx_valid <= 0;
    128             1                        477                             MISO <= tx_data[7 - count];
    129             1                        477                             count <= count + 1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        72         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/GOLD/inst1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                              MISO           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                        count[3-0]           1           1      100.00 
                                           cs[2-0]           1           1      100.00 
                                      is_read_data           1           1      100.00 
                                           ns[2-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[9-0]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         36 
Toggled Node Count   =         36 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (72 of 72 bins)

=================================================================================
=== Instance: /top/GOLD/inst2
=== Design Unit: work.RAM_golden
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%

================================Branch Details================================

Branch Coverage for instance /top/GOLD/inst2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_golden.v
------------------------------------IF Branch------------------------------------
    13                                      6139     Count coming in to IF
    13              1                        554             if (~rst_n) begin
    18              1                       1091             end else if (rx_valid) begin
                                            4494     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    19                                      1091     Count coming in to CASE
    20              1                        436                     2'b00: begin
    24              1                        254                     2'b01: begin
    28              1                        268                     2'b10: begin
    32              1                        133                     2'b11: begin
    36              1                    ***0***                     default: begin
Branch totals: 4 hits of 5 branches = 80.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        13         2    86.66%

================================Statement Details================================

Statement Coverage for instance /top/GOLD/inst2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_golden.v
    1                                                module RAM_golden (clk, rst_n, din, rx_valid, dout, tx_valid);
    2                                                    parameter MEM_DEPTH = 256;
    3                                                    parameter ADDR_SIZE = 8;
    4                                                    input clk, rst_n, rx_valid;
    5                                                    input [ADDR_SIZE + 1 : 0] din;
    6                                                    output reg tx_valid;
    7                                                    output reg [ADDR_SIZE - 1 : 0] dout;
    8                                                    reg [ADDR_SIZE - 1 : 0] wr_address;
    9                                                    reg [ADDR_SIZE - 1 : 0] rd_address;
    10                                                   reg [ADDR_SIZE - 1 : 0] mem [MEM_DEPTH - 1 : 0];
    11                                                   
    12              1                       6139         always @(posedge clk) begin
    13                                                       if (~rst_n) begin
    14              1                        554                 tx_valid <= 0;
    15              1                        554                 dout <= 0;
    16              1                        554                 wr_address <= 0;
    17              1                        554                 rd_address <= 0;
    18                                                       end else if (rx_valid) begin
    19                                                           case (din[ADDR_SIZE + 1 : ADDR_SIZE])
    20                                                               2'b00: begin
    21              1                        436                         tx_valid <= 0;
    22              1                        436                         wr_address <= din[ADDR_SIZE - 1 : 0];
    23                                                               end
    24                                                               2'b01: begin
    25              1                        254                         tx_valid <= 0;
    26              1                        254                         mem[wr_address] <= din[ADDR_SIZE - 1 : 0];
    27                                                               end
    28                                                               2'b10: begin
    29              1                        268                         tx_valid <= 0;
    30              1                        268                         rd_address <= din[ADDR_SIZE - 1 : 0];
    31                                                               end
    32                                                               2'b11: begin
    33              1                        133                         tx_valid <= 1;
    34              1                        133                         dout <= mem[rd_address];
    35                                                               end
    36                                                               default: begin
    37              1                    ***0***                         tx_valid <= 0;
    38              1                    ***0***                         dout <= 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/GOLD/inst2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 
                                          din[0-9]           1           1      100.00 
                                         dout[7-0]           1           1      100.00 
                                   rd_address[7-0]           1           1      100.00 
                                             rst_n           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                          tx_valid           1           1      100.00 
                                   wr_address[7-0]           1           1      100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /top/GOLD
=== Design Unit: work.SPI_wrapper_golden
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/GOLD --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       MISO_golden           1           1      100.00 
                                              MOSI           1           1      100.00 
                                              SS_n           1           1      100.00 
                                               clk           1           1      100.00 
                                             rst_n           1           1      100.00 
                                      rx_data[0-9]           1           1      100.00 
                                          rx_valid           1           1      100.00 
                                      tx_data[0-7]           1           1      100.00 
                                          tx_valid           1           1      100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      26        26         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_top.sv
    5                                                module top();
    6                                                
    7                                                bit clk ;
    8                                                
    9                                                initial begin
    10              1                          1         clk = 0;
    11              1                          1         forever #1 clk = ~clk;
    11              2                      24003     
    11              3                      24002     
    12                                               end
    13                                               
    14                                               SPI_slave_if SPI_slave_ifi (clk);
    15                                               RAM_if vif(clk);
    16                                               wrapper_if w_if(clk);
    17                                               
    18                                               WRAPPER DUT (w_if.MOSI, w_if.MISO, w_if.SS_n, w_if.clk, w_if.rst_n);
    19                                               SPI_wrapper_golden GOLD(w_if.clk, w_if.rst_n, w_if.SS_n, w_if.MOSI, w_if.MISO_golden);
    20                                               
    21                                               bind WRAPPER RAM_assertions wrapper_sva (.clk(DUT.clk), .rst_n(DUT.rst_n), 
    22                                                                                           .rx_valid(DUT.rx_valid), .din(DUT.rx_data_din),
    23                                                                                           .dout(DUT.tx_data_dout), .tx_valid(DUT.tx_valid));
    24                                               
    25              1                       1077     assign SPI_slave_ifi.rst_n = DUT.rst_n;
    26              1                       1140     assign SPI_slave_ifi.SS_n = DUT.SS_n;
    27              1                       4462     assign SPI_slave_ifi.MOSI = DUT.MOSI;
    28              1                        128     assign SPI_slave_ifi.tx_data = DUT.tx_data_dout;
    29              1                        138     assign SPI_slave_ifi.tx_valid = DUT.tx_valid;
    30              1                       4084     assign SPI_slave_ifi.rx_data = DUT.rx_data_din;
    31              1                       1187     assign SPI_slave_ifi.rx_valid = DUT.rx_valid;
    32              1                        138     assign SPI_slave_ifi.MISO = DUT.MISO;
    33              1                       4084     assign SPI_slave_ifi.rx_data_golden = GOLD.rx_data;
    34              1                       1187     assign SPI_slave_ifi.rx_valid_golden = GOLD.rx_valid;
    35              1                        138     assign SPI_slave_ifi.MISO_golden = GOLD.MISO_golden;
    36                                               
    37              1                       1077     assign vif.rst_n = DUT.rst_n;
    38              1                       4084     assign vif.din = DUT.rx_data_din;
    39              1                       1187     assign vif.rx_valid = DUT.rx_valid;
    40              1                        128     assign vif.dout = DUT.tx_data_dout;
    41              1                        138     assign vif.tx_valid = DUT.tx_valid;
    42              1                        128     assign vif.dout_ref = GOLD.tx_data;
    43              1                        138     assign vif.tx_valid_ref = GOLD.tx_valid;
    44                                               
    45                                               
    46                                               
    47                                               initial begin
    48              1                          1         uvm_config_db#(virtual wrapper_if)::set(null, "uvm_test_top", "wrapper_IF", w_if);
    49              1                          1         uvm_config_db#(virtual SPI_slave_if)::set(null, "uvm_test_top", "SPI_slave_IF", SPI_slave_ifi);
    50              1                          1         uvm_config_db#(virtual RAM_if)::set(null, "uvm_test_top", "RAM_IF", vif);
    51              1                          1         run_test("wrapper_test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /SPI_slave_config_pkg
=== Design Unit: work.SPI_slave_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_config.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(SPI_slave_config);
    6               4                    ***0***             `uvm_object_utils(SPI_slave_config);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(SPI_slave_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_config_pkg --

  File SPI_slave_config.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_config.sv
    1                                                package SPI_slave_config_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class SPI_slave_config extends uvm_object;
    6               1                    ***0***             `uvm_object_utils(SPI_slave_config);
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                        virtual SPI_slave_if SPI_slave_vif;
    9                                                        uvm_active_passive_enum is_active;
    10                                               
    11                                                       function new(string name = "SPI_slave_config");
    12              1                          1                 super.new(name);


=================================================================================
=== Instance: /SPI_slave_seq_item_pkg
=== Design Unit: work.SPI_slave_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26         0        26     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_seq_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
    7               4                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    62                                   ***0***     Count coming in to IF
    62              1                    ***0***                 if (count == 0) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    66                                   ***0***     Count coming in to IF
    66              1                    ***0***                 if (curr_op[10:8] == 3'b111) begin
    68              1                    ***0***                 end else begin
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    72                                   ***0***     Count coming in to IF
    72              1                    ***0***                 if (count == period) begin
    74              1                    ***0***                 end else begin
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    78                                   ***0***     Count coming in to IF
    78              1                    ***0***                 if (curr_op[10:8] == 3'b110) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              1                    ***0***                 if (curr_op[10:8] == 3'b111 || !rst_n) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    86                                   ***0***     Count coming in to IF
    86              1                    ***0***                 if (count > 0 && count < 12) begin
    88              1                    ***0***                 end else begin
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    92                                   ***0***     Count coming in to IF
    92              1                    ***0***                 if (!rst_n) begin
    94              1                    ***0***                 end else begin
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    95                                   ***0***     Count coming in to IF
    95              1                    ***0***                     if (count == period) begin
    97              1                    ***0***                     end else begin
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      11         0        11     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_seq_item_pkg --

  File SPI_slave_seq_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       62 Item    1  (count == 0)
Condition totals: 0 of 1 input term covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count == 0)_0        -                             
  Row   2:    ***0***  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       66 Item    1  (curr_op[10:8] == 7)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (curr_op[10:8] == 7)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (curr_op[10:8] == 7)_0  -                             
  Row   2:    ***0***  (curr_op[10:8] == 7)_1  -                             

----------------Focused Condition View-------------------
Line       72 Item    1  (count == period)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (count == period)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count == period)_0   -                             
  Row   2:    ***0***  (count == period)_1   -                             

----------------Focused Condition View-------------------
Line       78 Item    1  (curr_op[10:8] == 6)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (curr_op[10:8] == 6)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (curr_op[10:8] == 6)_0  -                             
  Row   2:    ***0***  (curr_op[10:8] == 6)_1  -                             

----------------Focused Condition View-------------------
Line       82 Item    1  ((curr_op[10:8] == 7) || ~this.rst_n)
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (curr_op[10:8] == 7)         N  No hits                  Hit '_0' and '_1'
            this.rst_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (curr_op[10:8] == 7)_0  this.rst_n                    
  Row   2:    ***0***  (curr_op[10:8] == 7)_1  -                             
  Row   3:    ***0***  this.rst_n_0            ~(curr_op[10:8] == 7)         
  Row   4:    ***0***  this.rst_n_1            ~(curr_op[10:8] == 7)         

----------------Focused Condition View-------------------
Line       86 Item    1  ((count > 0) && (count < 12))
Condition totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   (count > 0)         N  No hits                  Hit '_0' and '_1'
  (count < 12)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count > 0)_0         -                             
  Row   2:    ***0***  (count > 0)_1         (count < 12)                  
  Row   3:    ***0***  (count < 12)_0        (count > 0)                   
  Row   4:    ***0***  (count < 12)_1        (count > 0)                   

----------------Focused Condition View-------------------
Line       95 Item    1  (count == period)
Condition totals: 0 of 1 input term covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (count == period)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (count == period)_0   -                             
  Row   2:    ***0***  (count == period)_1   -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      25         1        24     4.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_seq_item.sv
    1                                                package SPI_slave_seq_item_pkg;
    2                                                    import shared_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_seq_item extends uvm_sequence_item;
    7               1                    ***0***             `uvm_object_utils(SPI_slave_seq_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                        rand logic rst_n;
    10                                                       rand logic SS_n;
    11                                                       logic MOSI;
    12                                                       rand logic tx_valid;
    13                                                       rand logic [7:0] tx_data;
    14                                                       logic MISO;
    15                                                       logic rx_valid;
    16                                                       logic [9:0] rx_data;
    17                                                       logic MISO_golden;
    18                                                       logic rx_valid_golden;
    19                                                       logic [9:0] rx_data_golden;
    20                                                       rand logic [10:0] MOSI_arr;
    21                                               
    22                                                       function new(string name = "SPI_slave_seq_item");
    23              1                      12002                 super.new(name);
    24                                                       endfunction
    25                                               
    26                                                       function string convert2string();
    27              1                    ***0***                 return $sformatf("%s rst_n: %b, SS_n: %b, MOSI: %b, tx_valid: %b, tx_data: %h, 
    28                                                                               MISO: %b, rx_valid: %b, rx_data: %h,
    29                                                                               MISO_golden: %b, rx_valid_golden: %b, rx_data_golden: %h",
    30                                                                               super.convert2string(), rst_n, SS_n, MOSI, tx_valid, tx_data,
    31                                                                               MISO, rx_valid, rx_data, MISO_golden, rx_valid_golden, rx_data_golden);
    32                                                       endfunction
    33                                               
    34                                                       function string convert2string_stimulus();
    35              1                    ***0***                 return $sformatf("rst_n: %b, SS_n: %b, MOSI: %b, tx_valid: %b, tx_data: %h",
    36                                                                               rst_n, SS_n, MOSI, tx_valid, tx_data);
    37                                                       endfunction
    38                                               
    39                                                       constraint SPI_SLAVE_1 {
    40                                                           rst_n dist {1 :/ 95, 0 :/ 5};
    41                                                       }
    42                                               
    43                                                       constraint SPI_SLAVE_6 {
    44                                                           if (SS_n == 0) {
    45                                                               MOSI_arr[10:8] inside {3'b000, 3'b001, 3'b110, 3'b111};
    46                                               
    47                                                               if (!have_address) {
    48                                                                   MOSI_arr[10:8] != 3'b111;
    49                                                               }
    50                                                           }
    51                                                       }
    52                                               
    53                                                       constraint SPI_SLAVE_8 {
    54                                                           if (count > 14) {
    55                                                               tx_valid == 1;
    56                                                           } else {
    57                                                               tx_valid == 0;
    58                                                           }
    59                                                       }
    60                                               
    61                                                       function void post_randomize();
    62                                                           if (count == 0) begin
    63              1                    ***0***                     curr_op = MOSI_arr;
    64                                                           end
    65                                               
    66                                                           if (curr_op[10:8] == 3'b111) begin
    67              1                    ***0***                     period = 23;
    68                                                           end else begin
    69              1                    ***0***                     period = 13;
    70                                                           end
    71                                               
    72                                                           if (count == period) begin
    73              1                    ***0***                     SS_n = 1;
    74                                                           end else begin
    75              1                    ***0***                     SS_n = 0;
    76                                                           end
    77                                               
    78                                                           if (curr_op[10:8] == 3'b110) begin
    79              1                    ***0***                     have_address = 1;
    80                                                           end
    81                                               
    82                                                           if (curr_op[10:8] == 3'b111 || !rst_n) begin
    83              1                    ***0***                     have_address = 0;
    84                                                           end
    85                                               
    86                                                           if (count > 0 && count < 12) begin
    87              1                    ***0***                     MOSI = curr_op[11 - count];
    88                                                           end else begin
    89              1                    ***0***                     MOSI = 0;
    90                                                           end
    91                                               
    92                                                           if (!rst_n) begin
    93              1                    ***0***                     count = 0;
    94                                                           end else begin
    95                                                               if (count == period) begin
    96              1                    ***0***                         count = 0;
    97                                                               end else begin
    98              1                    ***0***                         count++;


=================================================================================
=== Instance: /SPI_slave_monitor_pkg
=== Design Unit: work.SPI_slave_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_monitor.sv
------------------------------------IF Branch------------------------------------
    45                                     12001     Count coming in to IF
    45              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string(), UVM_HIGH)
                                           12001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        20         3    86.95%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_monitor.sv
    1                                                package SPI_slave_monitor_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_monitor extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(SPI_slave_monitor);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        virtual SPI_slave_if SPI_slave_vif;
    10                                                       SPI_slave_seq_item seq_item;
    11                                                       uvm_analysis_port #(SPI_slave_seq_item) monitor_ap;
    12                                               
    13                                                       function new(string name = "SPI_slave_monitor", uvm_component parent = null);
    14              1                          1                 super.new(name, parent);
    15                                                       endfunction
    16                                               
    17                                                       function void build_phase(uvm_phase phase);
    18              1                          1                 super.build_phase(phase);
    19                                               
    20              1                          1                 monitor_ap = new("monitor_ap", this);
    21                                                       endfunction
    22                                               
    23                                                       task run_phase(uvm_phase phase);
    24              1                          1                 super.run_phase(phase);
    25                                               
    26              1                          1                 forever begin
    27              1                      12002                     seq_item = SPI_slave_seq_item::type_id::create("seq_item");
    28                                               
    29              1                      12002                     @(negedge SPI_slave_vif.clk);
    30                                               
    31              1                      12001                     seq_item.rst_n = SPI_slave_vif.rst_n;
    32              1                      12001                     seq_item.SS_n = SPI_slave_vif.SS_n;
    33              1                      12001                     seq_item.MOSI = SPI_slave_vif.MOSI;
    34              1                      12001                     seq_item.tx_valid = SPI_slave_vif.tx_valid;
    35              1                      12001                     seq_item.tx_data = SPI_slave_vif.tx_data;
    36              1                      12001                     seq_item.MISO = SPI_slave_vif.MISO;
    37              1                      12001                     seq_item.rx_valid = SPI_slave_vif.rx_valid;
    38              1                      12001                     seq_item.rx_data = SPI_slave_vif.rx_data;
    39              1                      12001                     seq_item.MISO_golden = SPI_slave_vif.MISO_golden;
    40              1                      12001                     seq_item.rx_valid_golden = SPI_slave_vif.rx_valid_golden;
    41              1                      12001                     seq_item.rx_data_golden = SPI_slave_vif.rx_data_golden;
    42                                               
    43              1                      12001                     monitor_ap.write(seq_item);
    44                                               
    45              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /SPI_slave_driver_pkg
=== Design Unit: work.SPI_slave_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         0         2     0.00%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_driver.sv
------------------------------------IF Branch------------------------------------
    34                                   ***0***     Count coming in to IF
    34              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string_stimulus(), UVM_HIGH)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16         0        16     0.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_driver.sv
    1                                                package SPI_slave_driver_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_driver extends uvm_driver #(SPI_slave_seq_item);
    7               1                    ***0***             `uvm_component_utils(SPI_slave_driver);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                        virtual SPI_slave_if SPI_slave_vif;
    10                                                       SPI_slave_seq_item seq_item;
    11                                               
    12                                                       function new(string name = "SPI_slave_driver", uvm_component parent = null);
    13              1                    ***0***                 super.new(name, parent);
    14                                                       endfunction
    15                                               
    16                                                       task run_phase(uvm_phase phase);
    17              1                    ***0***                 super.run_phase(phase);
    18                                               
    19              1                    ***0***                 forever begin
    20              1                    ***0***                     seq_item = SPI_slave_seq_item::type_id::create("seq_item");
    21                                               
    22              1                    ***0***                     seq_item_port.get_next_item(seq_item);
    23                                               
    24              1                    ***0***                     SPI_slave_vif.rst_n = seq_item.rst_n;
    25              1                    ***0***                     SPI_slave_vif.SS_n = seq_item.SS_n;
    26              1                    ***0***                     SPI_slave_vif.MOSI = seq_item.MOSI;
    27              1                    ***0***                     SPI_slave_vif.tx_valid = seq_item.tx_valid;
    28              1                    ***0***                     SPI_slave_vif.tx_data = seq_item.tx_data;
    29                                               
    30              1                    ***0***                     @(negedge SPI_slave_vif.clk);
    31                                               
    32              1                    ***0***                     seq_item_port.item_done();
    33                                               
    34              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /SPI_slave_sequencer_pkg
=== Design Unit: work.SPI_slave_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_sequencer.sv
    1                                                package SPI_slave_sequencer_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_sequencer extends uvm_sequencer #(SPI_slave_seq_item);
    7               1                    ***0***             `uvm_component_utils(SPI_slave_sequencer);
    7               2                    ***0***     
    7               3                    ***0***     
    8                                                
    9                                                        function new(string name = "SPI_slave_sequencer", uvm_component parent = null);
    10              1                    ***0***                 super.new(name, parent);


=================================================================================
=== Instance: /SPI_slave_agent_pkg
=== Design Unit: work.SPI_slave_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_agent.sv
------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***                 if (!uvm_config_db #(SPI_slave_config)::get(this, "", "SPI_slave_config", cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***                     `uvm_fatal("build_phase", "unable to get config object");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              1                    ***0***                 if (cfg.is_active == UVM_ACTIVE) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                    ***0***                 if (cfg.is_active == UVM_ACTIVE) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         8         7    53.33%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_agent.sv
    1                                                package SPI_slave_agent_pkg;
    2                                                    import SPI_slave_sequencer_pkg::*;
    3                                                    import SPI_slave_seq_item_pkg::*;
    4                                                    import SPI_slave_driver_pkg::*;
    5                                                    import SPI_slave_monitor_pkg::*;
    6                                                    import SPI_slave_config_pkg::*;
    7                                                    import uvm_pkg::*;
    8                                                    `include "uvm_macros.svh"
    9                                                
    10                                                   class SPI_slave_agent extends uvm_agent;
    11              1                    ***0***             `uvm_component_utils(SPI_slave_agent);
    11              2                    ***0***     
    11              3                          2     
    12                                               
    13                                                       SPI_slave_sequencer sequencer;
    14                                                       SPI_slave_driver driver;
    15                                                       SPI_slave_monitor monitor;
    16                                                       SPI_slave_config cfg;
    17                                                       uvm_analysis_port #(SPI_slave_seq_item) agent_ap;
    18                                               
    19                                                       function new(string name = "SPI_slave_agent", uvm_component parent = null);
    20              1                          1                 super.new(name, parent);
    21                                                       endfunction
    22                                               
    23                                                       function void build_phase(uvm_phase phase);
    24              1                          1                 super.build_phase(phase);
    25                                               
    26                                                           if (!uvm_config_db #(SPI_slave_config)::get(this, "", "SPI_slave_config", cfg))
    27              1                    ***0***                     `uvm_fatal("build_phase", "unable to get config object");
    28                                               
    29                                                           if (cfg.is_active == UVM_ACTIVE) begin
    30              1                    ***0***                     sequencer = SPI_slave_sequencer::type_id::create("sequencer", this);
    31              1                    ***0***                     driver = SPI_slave_driver::type_id::create("driver", this);
    32                                                           end
    33                                               
    34              1                          1                 monitor = SPI_slave_monitor::type_id::create("monitor", this);
    35              1                          1                 agent_ap = new("agent_ap", this);
    36                                                       endfunction
    37                                               
    38                                                       function void connect_phase(uvm_phase phase);
    39              1                          1                 super.connect_phase(phase);
    40                                               
    41                                                           if (cfg.is_active == UVM_ACTIVE) begin
    42              1                    ***0***                     driver.SPI_slave_vif = cfg.SPI_slave_vif;
    43              1                    ***0***                     driver.seq_item_port.connect(sequencer.seq_item_export);
    44                                                           end
    45                                               
    46              1                          1                 monitor.SPI_slave_vif = cfg.SPI_slave_vif;
    47              1                          1                 monitor.monitor_ap.connect(agent_ap);


=================================================================================
=== Instance: /SPI_slave_cov_pkg
=== Design Unit: work.SPI_slave_cov_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins         23        23         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_cov_pkg/SPI_slave_cov/cg             100.00%        100          -    Covered              
    covered/total bins:                                    23         23          -                      
    missing/total bins:                                     0         23          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_rx_data                             100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_SS_n                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cr_SS_n_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_cov_pkg::SPI_slave_cov::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    23         23          -                      
    missing/total bins:                                     0         23          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_rx_data                             100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
        bin all_values[0]                                4514          1          -    Covered              
        bin all_values[1]                                2149          1          -    Covered              
        bin all_values[2]                                2494          1          -    Covered              
        bin all_values[3]                                1692          1          -    Covered              
        bin write_address_write_data                      214          1          -    Covered              
        bin write_address_read_address                    166          1          -    Covered              
        bin write_data_write_address                      187          1          -    Covered              
        bin write_data_read_data                           54          1          -    Covered              
        bin read_address_write_address                    131          1          -    Covered              
        bin read_address_read_data                        108          1          -    Covered              
        bin read_data_write_data                           27          1          -    Covered              
        bin read_data_read_address                         73          1          -    Covered              
    Coverpoint cp_SS_n                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal_sequence                               228          1          -    Covered              
        bin read_data_sequence                             64          1          -    Covered              
        bin MOSI_related                                  541          1          -    Covered              
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                                3508          1          -    Covered              
        bin write_data                                   1280          1          -    Covered              
        bin read_address                                 1117          1          -    Covered              
        bin read_data                                     725          1          -    Covered              
    Cross cr_SS_n_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <MOSI_related,read_data>                  108          1          -    Covered              
            bin <MOSI_related,write_data>                 118          1          -    Covered              
            bin <MOSI_related,read_address>                94          1          -    Covered              
            bin <MOSI_related,write_address>              190          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin SS_n_read_data                     55                     -    Occurred             
            illegal_bin SS_n_normal                       120                     -    Occurred             
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_cov_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_cov.sv
    1                                                package SPI_slave_cov_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_cov extends uvm_component;
    7               1                    ***0***             `uvm_component_utils(SPI_slave_cov);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        uvm_analysis_export #(SPI_slave_seq_item) cov_export;
    10                                                       uvm_tlm_analysis_fifo #(SPI_slave_seq_item) cov_fifo;
    11                                                       SPI_slave_seq_item seq_item;
    12                                               
    13                                                       covergroup cg;
    14                                                           cp_rx_data: coverpoint seq_item.rx_data[9:8] iff (seq_item.rst_n) {
    15                                                               bins all_values[] = {2'b00, 2'b01, 2'b10, 2'b11};
    16                                               
    17                                                               bins write_address_write_data = (2'b00 => 2'b01);
    18                                                               bins write_address_read_address = (2'b00 => 2'b10); 
    19                                               
    20                                                               bins write_data_write_address = (2'b01 => 2'b00);
    21                                                               bins write_data_read_data = (2'b01 => 2'b11);
    22                                               
    23                                                               bins read_address_write_address = (2'b10 => 2'b00);
    24                                                               bins read_address_read_data = (2'b10 => 2'b11);
    25                                               
    26                                                               bins read_data_write_data = (2'b11 => 2'b01);
    27                                                               bins read_data_read_address = (2'b11 => 2'b10);
    28                                                           }
    29                                               
    30                                                           cp_SS_n: coverpoint seq_item.SS_n iff (seq_item.rst_n) {
    31                                                               bins normal_sequence = (1 => 0 [*13] => 1);
    32                                                               bins read_data_sequence = (1 => 0 [*23] => 1);
    33                                               
    34                                                               bins MOSI_related = (1 => 0 [*4]);
    35                                                           }
    36                                               
    37                                                           cp_MOSI: coverpoint seq_item.MOSI iff (seq_item.rst_n) {
    38                                                               bins write_address = (0 => 0 => 0);
    39                                                               bins write_data = (0 => 0 => 1);
    40                                                               bins read_address = (1 => 1 => 0);
    41                                                               bins read_data = (1 => 1 => 1);
    42                                                           }
    43                                               
    44                                                           cr_SS_n_MOSI: cross cp_SS_n, cp_MOSI iff (seq_item.rst_n) {
    45                                                               illegal_bins SS_n_normal = binsof(cp_SS_n.normal_sequence);
    46                                                               illegal_bins SS_n_read_data = binsof(cp_SS_n.read_data_sequence);
    47                                                           }
    48                                                       endgroup
    49                                               
    50                                                       function new(string name = "SPI_slave_cov", uvm_component parent = null);
    51              1                          1                 super.new(name, parent);
    52              1                          1                 cg = new();
    53                                                       endfunction
    54                                               
    55                                                       function void build_phase(uvm_phase phase);
    56              1                          1                 super.build_phase(phase);
    57                                               
    58              1                          1                 cov_export = new("cov_export", this);
    59              1                          1                 cov_fifo = new("cov_fifo", this);
    60                                                       endfunction
    61                                               
    62                                                       function void connect_phase(uvm_phase phase);
    63              1                          1                 super.connect_phase(phase);
    64                                               
    65              1                          1                 cov_export.connect(cov_fifo.analysis_export);
    66                                                       endfunction
    67                                               
    68                                                       task run_phase(uvm_phase phase);
    69              1                          1                 super.run_phase(phase);
    70                                               
    71              1                          1                 forever begin
    72              1                      12002                     cov_fifo.get(seq_item);
    73              1                      12001                     cg.sample();


=================================================================================
=== Instance: /SPI_slave_scoreboard_pkg
=== Design Unit: work.SPI_slave_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /SPI_slave_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_scoreboard.sv
------------------------------------IF Branch------------------------------------
    38                                     12001     Count coming in to IF
    38              1                    ***0***                     if (seq_item.MISO != seq_item.MISO_golden || seq_item.rx_valid != seq_item.rx_valid_golden ||
    44              1                      12001                     end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    42                                   ***0***     Count coming in to IF
    42              1                    ***0***                         `uvm_error("run_phase", $sformatf("Wrong Output: %s",
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    47                                     12001     Count coming in to IF
    47              1                    ***0***                         `uvm_info("run_phase", $sformatf("Correct Output: %s",
                                           12001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                          1                 `uvm_info("report_phase", $sformatf("total correct: %d, total error: %d", correct_count, error_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /SPI_slave_scoreboard_pkg --

  File SPI_slave_scoreboard.sv
----------------Focused Condition View-------------------
Line       38 Item    1  ((this.seq_item.MISO != this.seq_item.MISO_golden) || (this.seq_item.rx_valid != this.seq_item.rx_valid_golden) || (this.seq_item.rx_data != this.seq_item.rx_data_golden))
Condition totals: 0 of 3 input terms covered = 0.00%

                                                 Input Term   Covered  Reason for no coverage   Hint
                                                -----------  --------  -----------------------  --------------
          (this.seq_item.MISO != this.seq_item.MISO_golden)         N  '_1' not hit             Hit '_1'
  (this.seq_item.rx_valid != this.seq_item.rx_valid_golden)         N  '_1' not hit             Hit '_1'
    (this.seq_item.rx_data != this.seq_item.rx_data_golden)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                                   Non-masking condition(s)      
 ---------  ---------  --------------------                                         -------------------------     
  Row   1:          1  (this.seq_item.MISO != this.seq_item.MISO_golden)_0          ~((this.seq_item.rx_valid != this.seq_item.rx_valid_golden) || (this.seq_item.rx_data != this.seq_item.rx_data_golden))
  Row   2:    ***0***  (this.seq_item.MISO != this.seq_item.MISO_golden)_1          -                             
  Row   3:          1  (this.seq_item.rx_valid != this.seq_item.rx_valid_golden)_0  (~(this.seq_item.MISO != this.seq_item.MISO_golden) && ~(this.seq_item.rx_data != this.seq_item.rx_data_golden))
  Row   4:    ***0***  (this.seq_item.rx_valid != this.seq_item.rx_valid_golden)_1  ~(this.seq_item.MISO != this.seq_item.MISO_golden)
  Row   5:          1  (this.seq_item.rx_data != this.seq_item.rx_data_golden)_0    (~(this.seq_item.MISO != this.seq_item.MISO_golden) && ~(this.seq_item.rx_valid != this.seq_item.rx_valid_golden))
  Row   6:    ***0***  (this.seq_item.rx_data != this.seq_item.rx_data_golden)_1    (~(this.seq_item.MISO != this.seq_item.MISO_golden) && ~(this.seq_item.rx_valid != this.seq_item.rx_valid_golden))


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        13         5    72.22%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_scoreboard.sv
    1                                                package SPI_slave_scoreboard_pkg;
    2                                                    import SPI_slave_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class SPI_slave_scoreboard extends uvm_scoreboard;
    7               1                    ***0***             `uvm_component_utils(SPI_slave_scoreboard);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        uvm_analysis_export #(SPI_slave_seq_item) sb_export;
    10                                                       uvm_tlm_analysis_fifo #(SPI_slave_seq_item) sb_fifo;
    11                                                       SPI_slave_seq_item seq_item;
    12                                               
    13                                                       int error_count, correct_count;
    14                                               
    15                                                       function new(string name = "SPI_slave_scoreboard", uvm_component parent = null);
    16              1                          1                 super.new(name, parent);
    17                                                       endfunction
    18                                               
    19                                                       function void build_phase(uvm_phase phase);
    20              1                          1                 super.build_phase(phase);
    21                                               
    22              1                          1                 sb_export = new("sb_export", this);
    23              1                          1                 sb_fifo = new("sb_fifo", this);
    24                                                       endfunction
    25                                               
    26                                                       function void connect_phase(uvm_phase phase);
    27              1                          1                 super.connect_phase(phase);
    28                                               
    29              1                          1                 sb_export.connect(sb_fifo.analysis_export);
    30                                                       endfunction
    31                                               
    32                                                       task run_phase(uvm_phase phase);
    33              1                          1                 super.run_phase(phase);
    34                                               
    35              1                          1                 forever begin
    36              1                      12002                     sb_fifo.get(seq_item);
    37                                               
    38                                                               if (seq_item.MISO != seq_item.MISO_golden || seq_item.rx_valid != seq_item.rx_valid_golden ||
    39                                                                   seq_item.rx_data != seq_item.rx_data_golden) begin
    40              1                    ***0***                         error_count++;
    41                                               
    42              1                    ***0***                         `uvm_error("run_phase", $sformatf("Wrong Output: %s",
    43                                                                               seq_item.convert2string()));
    44                                                               end else begin
    45              1                      12001                         correct_count++;
    46                                               
    47              1                    ***0***                         `uvm_info("run_phase", $sformatf("Correct Output: %s",
    48                                                                               seq_item.convert2string()), UVM_HIGH);
    49                                                               end
    50                                                           end
    51                                                       endtask
    52                                               
    53                                                       function void report_phase(uvm_phase phase);
    54              1                          1                 super.report_phase(phase);
    55                                               
    56              1                          1                 `uvm_info("report_phase", $sformatf("total correct: %d, total error: %d", correct_count, error_count), UVM_MEDIUM);


=================================================================================
=== Instance: /SPI_slave_env_pkg
=== Design Unit: work.SPI_slave_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /SPI_slave_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SPI_slave_env.sv
    1                                                package SPI_slave_env_pkg;
    2                                                    import SPI_slave_scoreboard_pkg::*;
    3                                                    import SPI_slave_cov_pkg::*;
    4                                                    import SPI_slave_agent_pkg::*;
    5                                                    import uvm_pkg::*;
    6                                                    `include "uvm_macros.svh"
    7                                                
    8                                                    class SPI_slave_env extends uvm_env;
    9               1                    ***0***             `uvm_component_utils(SPI_slave_env)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                                       SPI_slave_scoreboard sb;
    12                                                       SPI_slave_agent agent;
    13                                                       SPI_slave_cov cov;
    14                                               
    15                                                       function new(string name = "SPI_slave_env", uvm_component parent = null);
    16              1                          1                 super.new(name, parent);
    17                                                       endfunction
    18                                               
    19                                                       function void build_phase(uvm_phase phase);
    20              1                          1                 super.build_phase(phase);
    21                                               
    22              1                          1                 sb = SPI_slave_scoreboard::type_id::create("sb", this);
    23              1                          1                 agent = SPI_slave_agent::type_id::create("agent", this);
    24              1                          1                 cov = SPI_slave_cov::type_id::create("cov", this);
    25                                                       endfunction
    26                                               
    27                                                       function void connect_phase(uvm_phase phase);
    28              1                          1                 super.connect_phase(phase);
    29                                               
    30              1                          1                 agent.agent_ap.connect(sb.sb_export);
    31              1                          1                 agent.agent_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /RAM_pkg
=== Design Unit: work.RAM_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /RAM_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_seq_item.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***         `uvm_object_utils(RAM_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***         `uvm_object_utils(RAM_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***         `uvm_object_utils(RAM_sequence_item)
    5               4                    ***0***         `uvm_object_utils(RAM_sequence_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***         `uvm_object_utils(RAM_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***         `uvm_object_utils(RAM_sequence_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_pkg --

  File RAM_seq_item.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13         1        12     7.69%

================================Statement Details================================

Statement Coverage for instance /RAM_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_seq_item.sv
    1                                                package RAM_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                class RAM_sequence_item extends uvm_sequence_item;
    5               1                    ***0***         `uvm_object_utils(RAM_sequence_item)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                    rand bit rst_n;
    7                                                    rand bit rx_valid;
    8                                                    rand bit [9:0] din;
    9                                                    bit [7:0] dout;
    10                                                   bit tx_valid;
    11                                                   bit [7:0] dout_ref;
    12                                                   bit tx_valid_ref;
    13                                                   constraint rst_c {
    14                                                       rst_n dist {1 := 98, 0 := 2};
    15                                                   }
    16                                                   constraint rx_valid_c {
    17                                                       rx_valid dist {1 := 95, 0 := 5};
    18                                                   }
    19                                                 
    20                                                   constraint write_only_c {
    21                                                       if (rx_valid && (din[9:8] == 2'b10)) 
    22                                                           din[9:8] inside {2'b10, 2'b11}; 
    23                                                   }
    24                                                   constraint read_only_c {
    25                                                       if (rx_valid && (din[9:8] == 2'b00)) 
    26                                                           din[9:8] == 2'b01; 
    27                                                       if (rx_valid && (din[9:8] == 2'b01)) 
    28                                                           din[9:8] == 2'b00; 
    29                                                   }
    30                                                   constraint rw_c {
    31                                                       if (rx_valid && (din[9:8] == 2'b10))
    32                                                           din[9:8] inside {2'b10, 2'b11}; 
    33                                                       if (rx_valid && (din[9:8] == 2'b11))
    34                                                           din[9:8] dist {2'b00 := 60, 2'b10 := 40};
    35                                                       if (rx_valid && (din[9:8] == 2'b00))
    36                                                           din[9:8] == 2'b01; 
    37                                                       if (rx_valid && (din[9:8] == 2'b01))
    38                                                           din[9:8] dist {2'b10 := 60, 2'b00 := 40};
    39                                                   }
    40                                                   function new(string name = "RAM_sequence_item");
    41              1                      12002             super.new(name);
    42                                                   endfunction
    43                                                   function string convert2string();
    44              1                    ***0***             return $sformatf("rst_n=%0b, rx_valid=%0b, din=%0h, dout=%0h, tx_valid=%0b | REF: dout_ref=%0h, tx_valid_ref=%0b", 
    45                                                                      rst_n, rx_valid, din, dout, tx_valid, dout_ref, tx_valid_ref);
    46                                                   endfunction
    47                                                   function string convert2string_stimulus();
    48              1                    ***0***             return $sformatf("rst_n=%0b, rx_valid=%0b, din=%0h", rst_n, rx_valid, din);


=================================================================================
=== Instance: /RAM_coverage_pkg
=== Design Unit: work.RAM_coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          7        na        na        na
            Covergroup Bins         15        15         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /RAM_coverage_pkg/RAM_coverage/cvr_grp          100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_din                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_rx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_tx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_write_sequence                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_read_sequence                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_din_rx_valid                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_read_tx_valid                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/RAM_coverage_pkg::RAM_coverage::cvr_grp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_din                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                                5666          1          -    Covered              
        bin write_data                                   2149          1          -    Covered              
        bin read_address                                 2494          1          -    Covered              
        bin read_data                                    1692          1          -    Covered              
    Coverpoint cp_rx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         1154          1          -    Covered              
        bin low                                         10847          1          -    Covered              
    Coverpoint cp_tx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         1143          1          -    Covered              
        bin low                                         10858          1          -    Covered              
    Coverpoint cp_write_sequence                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_add_to_write_data                       214          1          -    Covered              
    Coverpoint cp_read_sequence                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_add_to_read_data                         108          1          -    Covered              
    Cross cross_din_rx_valid                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <read_data,high>                          141          1          -    Covered              
            bin <write_data,high>                         270          1          -    Covered              
            bin <read_address,high>                       281          1          -    Covered              
            bin <write_address,high>                      462          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_rx_low                    10847                     -    Occurred             
    Cross cross_read_tx_valid                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin read_with_tx                              756          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_others                    11245                     -    Occurred             
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /RAM_coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_coverage.sv
    1                                                package RAM_coverage_pkg ;
    2                                                import uvm_pkg::*;
    3                                                import RAM_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                class RAM_coverage extends uvm_component;
    6               1                    ***0***         `uvm_component_utils(RAM_coverage)
    6               2                    ***0***     
    6               3                          2     
    7                                                
    8                                                    uvm_analysis_export #(RAM_sequence_item) cov_export;
    9                                                    uvm_tlm_analysis_fifo #(RAM_sequence_item) cov_fifo;
    10                                                   RAM_sequence_item seq_item;
    11                                               
    12                                                   covergroup cvr_grp;
    13                                                       cp_din: coverpoint seq_item.din[9:8] {
    14                                                           bins write_address = {2'b00};
    15                                                           bins write_data = {2'b01};
    16                                                           bins read_address = {2'b10};
    17                                                           bins read_data = {2'b11};
    18                                                       }
    19                                                       cp_rx_valid: coverpoint seq_item.rx_valid {
    20                                                           bins high = {1};
    21                                                           bins low = {0};
    22                                                       }
    23                                                       cp_tx_valid: coverpoint seq_item.tx_valid {
    24                                                           bins high = {1};
    25                                                           bins low = {0};
    26                                                       }
    27                                               
    28                                                       cp_write_sequence: coverpoint seq_item.din[9:8] {
    29                                                           bins write_add_to_write_data = (2'b00 => 2'b01);
    30                                                       }
    31                                                       cp_read_sequence: coverpoint seq_item.din[9:8] {
    32                                                           bins read_add_to_read_data = (2'b10 => 2'b11);
    33                                                       }
    34                                               
    35                                                       cross_din_rx_valid: cross cp_din, cp_rx_valid {
    36                                                           ignore_bins ignore_rx_low = binsof(cp_rx_valid.low);
    37                                                       }
    38                                                       cross_read_tx_valid: cross cp_din, cp_tx_valid {
    39                                                           bins read_with_tx = binsof(cp_din.read_data) && binsof(cp_tx_valid.high);
    40                                                           ignore_bins ignore_others = binsof(cp_din.write_address) ||  binsof(cp_din.write_data) ||  binsof(cp_din.read_address) ||binsof(cp_tx_valid.low);
    41                                                       }
    42                                                   endgroup
    43                                               
    44                                                   function new(string name = "RAM_coverage", uvm_component parent = null);
    45              1                          1             super.new(name, parent);
    46              1                          1             cvr_grp = new();
    47                                                   endfunction
    48                                               
    49                                                   function void build_phase(uvm_phase phase);
    50              1                          1             super.build_phase(phase);
    51                                               
    52              1                          1             cov_export = new("cov_export", this);
    53              1                          1             cov_fifo = new("cov_fifo", this);
    54                                                   endfunction
    55                                               
    56                                                   function void connect_phase(uvm_phase phase);
    57              1                          1             super.connect_phase(phase);
    58                                               
    59              1                          1             cov_export.connect(cov_fifo.analysis_export);
    60                                                   endfunction
    61                                               
    62                                                   task run_phase(uvm_phase phase);
    63              1                          1             super.run_phase(phase);
    64                                               
    65              1                          1             forever begin
    66              1                      12002                 cov_fifo.get(seq_item);
    67              1                      12001                 cvr_grp.sample();


=================================================================================
=== Instance: /RAM_scoreboard_pkg
=== Design Unit: work.RAM_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         6        10    37.50%

================================Branch Details================================

Branch Coverage for instance /RAM_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_scoreboard.sv
------------------------------------IF Branch------------------------------------
    32                                     12001     Count coming in to IF
    32              1                      12001             if (seq_item.tx_valid == seq_item.tx_valid_ref && seq_item.dout == seq_item.dout_ref) begin
    36              1                    ***0***             end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    34                                     12001     Count coming in to IF
    34              1                    ***0***                 `uvm_info(get_type_name(), $sformatf("correct: DUT(dout=%0h, tx_valid=%0b) and REF(dout=%0h, tx_valid=%0b)", 
                                           12001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              1                    ***0***                 `uvm_error(get_type_name(), $sformatf("eror: DUT(dout=%0h, tx_valid=%0b) and REF(dout=%0h, tx_valid=%0b)", 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    44                                         1     Count coming in to IF
    44              1                          1             `uvm_info(get_type_name(), $sformatf(" correct transactions: %0d", correct_count), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    45                                         1     Count coming in to IF
    45              1                          1             `uvm_info(get_type_name(), $sformatf(" errors: %0d", error_count), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    46                                         1     Count coming in to IF
    46              1                          1             if(error_count == 0)
    48              1                    ***0***             else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    47                                         1     Count coming in to IF
    47              1                          1                 `uvm_info(get_type_name(), $sformatf(" No Errors Detected!"), UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    49                                   ***0***     Count coming in to IF
    49              1                    ***0***                 `uvm_error(get_type_name(), $sformatf(" %0d Errors Detected!", error_count)) 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         0         3     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_scoreboard_pkg --

  File RAM_scoreboard.sv
----------------Focused Condition View-------------------
Line       32 Item    1  ((seq_item.tx_valid == seq_item.tx_valid_ref) && (seq_item.dout == seq_item.dout_ref))
Condition totals: 0 of 2 input terms covered = 0.00%

                                    Input Term   Covered  Reason for no coverage   Hint
                                   -----------  --------  -----------------------  --------------
  (seq_item.tx_valid == seq_item.tx_valid_ref)         N  '_0' not hit             Hit '_0'
          (seq_item.dout == seq_item.dout_ref)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                                      Non-masking condition(s)      
 ---------  ---------  --------------------                            -------------------------     
  Row   1:    ***0***  (seq_item.tx_valid == seq_item.tx_valid_ref)_0  -                             
  Row   2:          1  (seq_item.tx_valid == seq_item.tx_valid_ref)_1  (seq_item.dout == seq_item.dout_ref)
  Row   3:    ***0***  (seq_item.dout == seq_item.dout_ref)_0          (seq_item.tx_valid == seq_item.tx_valid_ref)
  Row   4:          1  (seq_item.dout == seq_item.dout_ref)_1          (seq_item.tx_valid == seq_item.tx_valid_ref)

----------------Focused Condition View-------------------
Line       46 Item    1  (this.error_count == 0)
Condition totals: 0 of 1 input term covered = 0.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.error_count == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:    ***0***  (this.error_count == 0)_0  -                             
  Row   2:          1  (this.error_count == 0)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        18         6    75.00%

================================Statement Details================================

Statement Coverage for instance /RAM_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_scoreboard.sv
    1                                                package RAM_scoreboard_pkg;
    2                                                import uvm_pkg::*;
    3                                                import RAM_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                class RAM_scoreboard extends uvm_scoreboard;
    6               1                    ***0***         `uvm_component_utils(RAM_scoreboard)
    6               2                    ***0***     
    6               3                      12009     
    7                                                    uvm_analysis_export #(RAM_sequence_item) sb_export;
    8                                                    uvm_tlm_analysis_fifo #(RAM_sequence_item) sb_fifo;
    9                                                    RAM_sequence_item seq_item;
    10              1                          1         int correct_count = 0;
    11              1                          1         int error_count = 0;
    12                                                   function new(string name = "RAM_scoreboard", uvm_component parent = null);
    13              1                          1             super.new(name, parent);
    14                                                   endfunction
    15                                                   function void build_phase(uvm_phase phase);
    16              1                          1             super.build_phase(phase);
    17              1                          1             sb_export = new("sb_export", this);
    18              1                          1             sb_fifo = new("sb_fifo", this);
    19                                                   endfunction
    20                                                   function void connect_phase(uvm_phase phase);
    21              1                          1             super.connect_phase(phase);
    22              1                          1             sb_export.connect(sb_fifo.analysis_export);
    23                                                   endfunction
    24                                                   task run_phase(uvm_phase phase);
    25              1                          1             super.run_phase(phase);
    26              1                          1             forever begin
    27              1                      12002                 sb_fifo.get(seq_item);
    28              1                      12001                 compare(seq_item);
    29                                                       end
    30                                                   endtask
    31                                                   task compare(RAM_sequence_item seq_item);
    32                                                       if (seq_item.tx_valid == seq_item.tx_valid_ref && seq_item.dout == seq_item.dout_ref) begin
    33              1                      12001                 correct_count++;
    34              1                    ***0***                 `uvm_info(get_type_name(), $sformatf("correct: DUT(dout=%0h, tx_valid=%0b) and REF(dout=%0h, tx_valid=%0b)", 
    35                                                                    seq_item.dout, seq_item.tx_valid, seq_item.dout_ref, seq_item.tx_valid_ref), UVM_HIGH)
    36                                                       end else begin
    37              1                    ***0***                 error_count++;
    38              1                    ***0***                 `uvm_error(get_type_name(), $sformatf("eror: DUT(dout=%0h, tx_valid=%0b) and REF(dout=%0h, tx_valid=%0b)", 
    39                                                                     seq_item.dout, seq_item.tx_valid, seq_item.dout_ref, seq_item.tx_valid_ref))
    40                                                       end
    41                                                   endtask
    42                                                   function void report_phase(uvm_phase phase);
    43              1                          1             super.report_phase(phase);
    44              1                          1             `uvm_info(get_type_name(), $sformatf(" correct transactions: %0d", correct_count), UVM_LOW)
    45              1                          1             `uvm_info(get_type_name(), $sformatf(" errors: %0d", error_count), UVM_LOW)
    46                                                       if(error_count == 0)
    47              1                          1                 `uvm_info(get_type_name(), $sformatf(" No Errors Detected!"), UVM_LOW)
    48                                                       else
    49              1                    ***0***                 `uvm_error(get_type_name(), $sformatf(" %0d Errors Detected!", error_count)) 


=================================================================================
=== Instance: /RAM_config_obj_pkg
=== Design Unit: work.RAM_config_obj_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /RAM_config_obj_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_config_obj_pkg.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***       `uvm_object_utils(RAM_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***       `uvm_object_utils(RAM_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***       `uvm_object_utils(RAM_config_obj)
    5               4                    ***0***       `uvm_object_utils(RAM_config_obj)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***       `uvm_object_utils(RAM_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***       `uvm_object_utils(RAM_config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /RAM_config_obj_pkg --

  File RAM_config_obj_pkg.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /RAM_config_obj_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_config_obj_pkg.sv
    1                                                package RAM_config_obj_pkg;
    2                                                import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                class RAM_config_obj extends uvm_object;
    5               1                    ***0***       `uvm_object_utils(RAM_config_obj)
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                  virtual RAM_if vif;
    7                                                  uvm_active_passive_enum is_active ;  
    8                                                
    9                                                  function new(string name="RAM_config_obj");
    10              1                          1         super.new(name);


=================================================================================
=== Instance: /RAM_monitor_pkg
=== Design Unit: work.RAM_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /RAM_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_monitor.sv
------------------------------------IF Branch------------------------------------
    31                                     12001     Count coming in to IF
    31              1                    ***0***                 `uvm_info(get_type_name(), seq_item.convert2string(), UVM_HIGH)
                                           12001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        16         3    84.21%

================================Statement Details================================

Statement Coverage for instance /RAM_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_monitor.sv
    1                                                package RAM_monitor_pkg;
    2                                                import uvm_pkg::*;
    3                                                import RAM_pkg::*;
    4                                                `include "uvm_macros.svh" 
    5                                                class RAM_monitor extends uvm_monitor;
    6               1                    ***0***         `uvm_component_utils(RAM_monitor)
    6               2                    ***0***     
    6               3                      12003     
    7                                                    virtual RAM_if vif;
    8                                                    RAM_sequence_item seq_item;
    9                                                    uvm_analysis_port #(RAM_sequence_item) mon_ap;
    10                                                   function new(string name = "RAM_monitor", uvm_component parent = null);
    11              1                          1             super.new(name, parent);
    12                                                   endfunction
    13                                                   function void build_phase(uvm_phase phase);
    14              1                          1             super.build_phase(phase);
    15                                                       
    16              1                          1             mon_ap = new("mon_ap", this);
    17                                                   endfunction
    18                                                   task run_phase(uvm_phase phase);
    19              1                          1             super.run_phase(phase);
    20              1                          1             forever begin
    21              1                      12002                 seq_item = RAM_sequence_item::type_id::create("seq_item");
    22              1                      12002                 @(negedge vif.clk);
    23              1                      12001                 seq_item.rst_n = vif.rst_n;
    24              1                      12001                 seq_item.rx_valid = vif.rx_valid;
    25              1                      12001                 seq_item.din = vif.din;
    26              1                      12001                 seq_item.dout = vif.dout;
    27              1                      12001                 seq_item.tx_valid = vif.tx_valid;
    28              1                      12001                 seq_item.dout_ref = vif.dout_ref;
    29              1                      12001                 seq_item.tx_valid_ref = vif.tx_valid_ref;
    30              1                      12001                 mon_ap.write(seq_item);
    31              1                    ***0***                 `uvm_info(get_type_name(), seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /RAM_driver_pkg
=== Design Unit: work.RAM_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         0         2     0.00%

================================Branch Details================================

Branch Coverage for instance /RAM_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_driver.sv
------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***                 `uvm_info(get_type_name(), seq_item.convert2string_stimulus(), UVM_HIGH)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14         0        14     0.00%

================================Statement Details================================

Statement Coverage for instance /RAM_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_driver.sv
    1                                                package RAM_driver_pkg ;
    2                                                    import uvm_pkg::*;
    3                                                    import RAM_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                class RAM_driver extends uvm_driver #(RAM_sequence_item);
    6               1                    ***0***         `uvm_component_utils(RAM_driver)
    6               2                    ***0***     
    6               3                    ***0***     
    7                                                
    8                                                    virtual RAM_if vif;
    9                                                    RAM_sequence_item seq_item;
    10                                               
    11                                                   function new(string name = "RAM_driver", uvm_component parent = null);
    12              1                    ***0***             super.new(name, parent);
    13                                                   endfunction
    14                                               
    15                                                   task run_phase(uvm_phase phase);
    16              1                    ***0***             super.run_phase(phase);
    17              1                    ***0***             forever begin
    18              1                    ***0***                 seq_item = RAM_sequence_item::type_id::create("seq_item");
    19              1                    ***0***                 seq_item_port.get_next_item(seq_item);
    20                                                           
    21              1                    ***0***                 vif.rst_n = seq_item.rst_n;
    22              1                    ***0***                 vif.rx_valid = seq_item.rx_valid;
    23              1                    ***0***                 vif.din = seq_item.din;
    24                                                           
    25              1                    ***0***                 @(negedge vif.clk);
    26              1                    ***0***                 seq_item_port.item_done();
    27              1                    ***0***                 `uvm_info(get_type_name(), seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /RAM_sequencer_pkg
=== Design Unit: work.RAM_sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /RAM_sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_sequencer.sv
    1                                                package RAM_sequencer_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import RAM_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                class RAM_sequencer extends uvm_sequencer #(RAM_sequence_item);
    6               1                    ***0***         `uvm_component_utils(RAM_sequencer)
    6               2                    ***0***     
    6               3                    ***0***     
    7                                                
    8                                                    function new(string name = "RAM_sequencer", uvm_component parent = null);
    9               1                    ***0***             super.new(name, parent);


=================================================================================
=== Instance: /RAM_agent_pkg
=== Design Unit: work.RAM_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /RAM_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_agent.sv
------------------------------------IF Branch------------------------------------
    25                                         1     Count coming in to IF
    25              1                    ***0***             if (!uvm_config_db #(RAM_config_obj)::get(this, "", "RAM_config_obj", cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***                     `uvm_fatal("build_phase", "unable to get config object");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              1                    ***0***             if(cfg.is_active == UVM_ACTIVE) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                         1     Count coming in to IF
    40              1                    ***0***             if(cfg.is_active == UVM_ACTIVE) begin
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         8         7    53.33%

================================Statement Details================================

Statement Coverage for instance /RAM_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_agent.sv
    1                                                package RAM_agent_pkg ;
    2                                                    import uvm_pkg::*;
    3                                                    import RAM_sequencer_pkg::*;
    4                                                    import RAM_driver_pkg::*;
    5                                                    import RAM_pkg::*;
    6                                                    import RAM_monitor_pkg::*;
    7                                                    import RAM_config_obj_pkg::*;
    8                                                    `include "uvm_macros.svh"
    9                                                class RAM_agent extends uvm_agent;
    10              1                    ***0***         `uvm_component_utils(RAM_agent)
    10              2                    ***0***     
    10              3                          2     
    11                                               
    12                                                   RAM_driver drv;
    13                                                   RAM_sequencer sqr;
    14                                                   RAM_monitor mon;
    15                                                   RAM_config_obj cfg;
    16                                                   uvm_analysis_port #(RAM_sequence_item) agent_ap;
    17                                               
    18                                                   function new(string name = "RAM_agent", uvm_component parent = null);
    19              1                          1             super.new(name, parent);
    20                                                   endfunction
    21                                               
    22                                                   function void build_phase(uvm_phase phase);
    23              1                          1             super.build_phase(phase);
    24                                               
    25                                                       if (!uvm_config_db #(RAM_config_obj)::get(this, "", "RAM_config_obj", cfg))
    26              1                    ***0***                     `uvm_fatal("build_phase", "unable to get config object");
    27                                               
    28                                                       if(cfg.is_active == UVM_ACTIVE) begin
    29              1                    ***0***                 drv = RAM_driver::type_id::create("drv", this);
    30              1                    ***0***                 sqr = RAM_sequencer::type_id::create("sqr", this);
    31                                                       end
    32                                               
    33              1                          1             agent_ap = new("agent_ap", this);
    34              1                          1             mon = RAM_monitor::type_id::create("mon", this);
    35                                                   endfunction
    36                                               
    37                                                   function void connect_phase(uvm_phase phase);
    38              1                          1             super.connect_phase(phase);
    39                                               
    40                                                       if(cfg.is_active == UVM_ACTIVE) begin
    41              1                    ***0***                 drv.vif = cfg.vif;
    42              1                    ***0***                 drv.seq_item_port.connect(sqr.seq_item_export);
    43                                                       end
    44                                               
    45              1                          1             mon.vif = cfg.vif;
    46              1                          1             mon.mon_ap.connect(agent_ap);


=================================================================================
=== Instance: /RAM_env_pkg
=== Design Unit: work.RAM_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /RAM_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RAM_env.sv
    1                                                package RAM_env_pkg;
    2                                                import uvm_pkg::*;
    3                                                import RAM_agent_pkg::*;
    4                                                import RAM_scoreboard_pkg::*;
    5                                                import RAM_coverage_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                class RAM_env extends uvm_env;
    8               1                    ***0***         `uvm_component_utils(RAM_env)
    8               2                    ***0***     
    8               3                          2     
    9                                                    RAM_agent agt;
    10                                                   RAM_scoreboard sb;
    11                                                   RAM_coverage cov;
    12                                                   function new(string name = "RAM_env", uvm_component parent = null);
    13              1                          1             super.new(name, parent);
    14                                                   endfunction
    15                                               
    16                                                   function void build_phase(uvm_phase phase);
    17              1                          1             super.build_phase(phase);
    18              1                          1             agt = RAM_agent::type_id::create("agt", this);
    19              1                          1             sb = RAM_scoreboard::type_id::create("sb", this);
    20              1                          1             cov = RAM_coverage::type_id::create("cov", this);
    21                                                   endfunction
    22                                               
    23                                                   function void connect_phase(uvm_phase phase);
    24              1                          1             super.connect_phase(phase);
    25              1                          1             agt.agent_ap.connect(sb.sb_export);
    26              1                          1             agt.agent_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /wrapper_seq_item_pkg
=== Design Unit: work.wrapper_seq_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        34        26         8    76.47%

================================Branch Details================================

Branch Coverage for instance /wrapper_seq_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_seq_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                      12001     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(wrapper_seq_item)
                                           12001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(wrapper_seq_item)
    7               4                    ***0***             `uvm_object_utils(wrapper_seq_item)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                      12001     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(wrapper_seq_item)
                                           12001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(wrapper_seq_item)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    70                                     12000     Count coming in to IF
    70              1                       1098                 if (count == 0) begin
                                           10902     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                     12000     Count coming in to IF
    74              1                       1977                 if (curr_op[10:8] == 3'b111) begin
    76              1                      10023                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    80                                     12000     Count coming in to IF
    80              1                        569                 if (count == period) begin
    82              1                      11431                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    87                                     12000     Count coming in to IF
    87              1                       2844                 if (curr_op[10:8] == 3'b110) begin
                                            9156     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    91                                     12000     Count coming in to IF
    91              1                       2443                 if (curr_op[10:8] == 3'b111 || !rst_n) begin
                                            9557     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    95                                     12000     Count coming in to IF
    95              1                       9093                 if (count > 0 && count < 12) begin
    97              1                       2907                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    101                                    12000     Count coming in to IF
    101             1                       4497                 if (curr_op[9:8] == 2'b00) begin
    103             1                       7503                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    107                                    12000     Count coming in to IF
    107             1                       2682                 if (curr_op[9:8] == 2'b01) begin
    109             1                       9318                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    113                                    12000     Count coming in to IF
    113             1                       2844                 if (curr_op[9:8] == 2'b10) begin
    115             1                       9156                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                    12000     Count coming in to IF
    119             1                       1977                 if (curr_op[9:8] == 2'b11) begin
    121             1                      10023                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                    12000     Count coming in to IF
    125             1                        555                 if (!rst_n) begin
    127             1                      11445                 end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    128                                    11445     Count coming in to IF
    128             1                        542                     if (count == period) begin
    130             1                      10903                     end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      15        13         2    86.66%

================================Condition Details================================

Condition Coverage for instance /wrapper_seq_item_pkg --

  File wrapper_seq_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       70 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       74 Item    1  (curr_op[10:8] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (curr_op[10:8] == 7)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (curr_op[10:8] == 7)_0  -                             
  Row   2:          1  (curr_op[10:8] == 7)_1  -                             

----------------Focused Condition View-------------------
Line       80 Item    1  (count == period)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (count == period)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == period)_0   -                             
  Row   2:          1  (count == period)_1   -                             

----------------Focused Condition View-------------------
Line       87 Item    1  (curr_op[10:8] == 6)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (curr_op[10:8] == 6)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (curr_op[10:8] == 6)_0  -                             
  Row   2:          1  (curr_op[10:8] == 6)_1  -                             

----------------Focused Condition View-------------------
Line       91 Item    1  ((curr_op[10:8] == 7) || ~this.rst_n)
Condition totals: 2 of 2 input terms covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (curr_op[10:8] == 7)         Y
            this.rst_n         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (curr_op[10:8] == 7)_0  this.rst_n                    
  Row   2:          1  (curr_op[10:8] == 7)_1  -                             
  Row   3:          1  this.rst_n_0            ~(curr_op[10:8] == 7)         
  Row   4:          1  this.rst_n_1            ~(curr_op[10:8] == 7)         

----------------Focused Condition View-------------------
Line       95 Item    1  ((count > 0) && (count < 12))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   (count > 0)         Y
  (count < 12)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count > 0)_0         -                             
  Row   2:          1  (count > 0)_1         (count < 12)                  
  Row   3:          1  (count < 12)_0        (count > 0)                   
  Row   4:          1  (count < 12)_1        (count > 0)                   

----------------Focused Condition View-------------------
Line       101 Item    1  (curr_op[9:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (curr_op[9:8] == 0)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (curr_op[9:8] == 0)_0  -                             
  Row   2:          1  (curr_op[9:8] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       107 Item    1  (curr_op[9:8] == 1)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (curr_op[9:8] == 1)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (curr_op[9:8] == 1)_0  -                             
  Row   2:          1  (curr_op[9:8] == 1)_1  -                             

----------------Focused Condition View-------------------
Line       113 Item    1  (curr_op[9:8] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (curr_op[9:8] == 2)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (curr_op[9:8] == 2)_0  -                             
  Row   2:          1  (curr_op[9:8] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       119 Item    1  (curr_op[9:8] == 3)
Condition totals: 1 of 1 input term covered = 100.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (curr_op[9:8] == 3)         Y

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (curr_op[9:8] == 3)_0  -                             
  Row   2:          1  (curr_op[9:8] == 3)_1  -                             

----------------Focused Condition View-------------------
Line       128 Item    1  (count == period)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (count == period)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == period)_0   -                             
  Row   2:          1  (count == period)_1   -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      33        23        10    69.69%

================================Statement Details================================

Statement Coverage for instance /wrapper_seq_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_seq_item.sv
    1                                                package wrapper_seq_item_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    import shared_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_seq_item extends uvm_sequence_item;
    7               1                    ***0***             `uvm_object_utils(wrapper_seq_item)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                      12001     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                      12001     
    7              10                    ***0***     
    8                                                
    9                                                        rand logic rst_n;
    10                                                       rand logic SS_n;
    11                                                       logic MOSI;
    12                                                       logic MISO;
    13                                                       logic MISO_golden;
    14                                                       rand logic [10:0] MOSI_arr;                    
    15                                               
    16                                                       function new(string name = "wrapper_seq_item");
    17              1                      36005                 super.new(name);
    18                                                       endfunction
    19                                               
    20                                                       function string convert2string();
    21              1                    ***0***                 return $sformatf("%s rst_n: %b, SS_n: %b, MOSI: %b, MISO: %b, MISO_golden: %b",
    22                                                                            super.convert2string(), rst_n, SS_n, MOSI, MISO, MISO_golden);
    23                                                       endfunction
    24                                               
    25                                                       function string convert2string_stimulus();
    26              1                    ***0***                 return $sformatf("rst_n: %b, SS_n: %b, MOSI: %b, MISO: %b, MISO_golden: %b",
    27                                                                            rst_n, SS_n, MOSI, MISO, MISO_golden);
    28                                                       endfunction
    29                                               
    30                                                       constraint reset_c {
    31                                                           rst_n dist {1 :/ 95, 0 :/ 5};
    32                                                       }
    33                                               
    34                                                       constraint random_arr_c {
    35                                                           MOSI_arr[10:8] inside {3'b000, 3'b001, 3'b110, 3'b111};
    36                                                           if (!have_address) {
    37                                                               MOSI_arr[10:8] != 3'b111;
    38                                                           }
    39                                                       }
    40                                               
    41                                                       constraint c_next_operation { 
    42                                                           if (was_write_address) {
    43                                                               soft MOSI_arr[9] == 1'b0;
    44                                                           } else if (was_read_address) {
    45                                                               soft MOSI_arr[9:8] == 2'b11;
    46                                                           }
    47                                                       }
    48                                               
    49                                                       constraint c_after_read_data { 
    50                                                           if (was_read_data) {
    51                                                               soft MOSI_arr[9:8] == 2'b10;
    52                                                           }
    53                                                       }
    54                                               
    55                                                       constraint c_after_read_address { 
    56                                                           if (!was_read_address) {
    57                                                               MOSI_arr[9:8] != 2'b11;
    58                                                           }
    59                                                       }
    60                                               
    61                                                       constraint c_after_write_and_read_data { 
    62                                                           if (was_write_data) {
    63                                                               soft MOSI_arr[9:8] dist {2'b10 :/ 60, 2'b00 :/ 40};
    64                                                           } else if (was_read_data) {
    65                                                               soft MOSI_arr[9:8] dist {2'b00 :/ 60, 2'b10 :/ 40};
    66                                                           }
    67                                                       }
    68                                               
    69                                                       function void post_randomize();
    70                                                           if (count == 0) begin
    71              1                       1098                     curr_op = MOSI_arr;
    72                                                           end
    73                                               
    74                                                           if (curr_op[10:8] == 3'b111) begin
    75              1                       1977                     period = 23;
    76                                                           end else begin
    77              1                      10023                     period = 13;
    78                                                           end
    79                                               
    80                                                           if (count == period) begin
    81              1                        569                     SS_n = 1;
    82                                                           end else begin
    83              1                      11431                     SS_n = 0;
    84                                                           end
    85                                               
    86                                               
    87                                                           if (curr_op[10:8] == 3'b110) begin
    88              1                       2844                     have_address = 1;
    89                                                           end
    90                                               
    91                                                           if (curr_op[10:8] == 3'b111 || !rst_n) begin
    92              1                       2443                     have_address = 0;
    93                                                           end
    94                                               
    95                                                           if (count > 0 && count < 12) begin
    96              1                       9093                     MOSI = curr_op[11 - count];
    97                                                           end else begin
    98              1                       2907                     MOSI = 0;
    99                                                           end
    100                                              
    101                                                          if (curr_op[9:8] == 2'b00) begin
    102             1                       4497                     was_write_address = 1;
    103                                                          end else begin
    104             1                       7503                     was_write_address = 0;
    105                                                          end
    106                                              
    107                                                          if (curr_op[9:8] == 2'b01) begin
    108             1                       2682                     was_write_data = 1;
    109                                                          end else begin
    110             1                       9318                     was_write_data = 0;
    111                                                          end
    112                                              
    113                                                          if (curr_op[9:8] == 2'b10) begin
    114             1                       2844                     was_read_address = 1;
    115                                                          end else begin
    116             1                       9156                     was_read_address = 0;
    117                                                          end
    118                                              
    119                                                          if (curr_op[9:8] == 2'b11) begin
    120             1                       1977                     was_read_data = 1;
    121                                                          end else begin
    122             1                      10023                     was_read_data = 0;
    123                                                          end
    124                                              
    125                                                          if (!rst_n) begin
    126             1                        555                     count = 0;
    127                                                          end else begin
    128                                                              if (count == period) begin
    129             1                        542                         count = 0;
    130                                                              end else begin
    131             1                      10903                         count++;


=================================================================================
=== Instance: /wrapper_cov_pkg
=== Design Unit: work.wrapper_cov_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses          2        na        na        na
            Covergroup Bins          6         6         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /wrapper_cov_pkg/wrapper_cov/cg                 100.00%        100          -    Covered              
    covered/total bins:                                     6          6          -                      
    missing/total bins:                                     0          6          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint S_n                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/wrapper_cov_pkg::wrapper_cov::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     6          6          -                      
    missing/total bins:                                     0          6          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint S_n                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     11431          1          -    Covered              
        bin auto[1]                                       569          1          -    Covered              
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                                4065          1          -    Covered              
        bin write_data                                   1319          1          -    Covered              
        bin read_address                                 1117          1          -    Covered              
        bin read_data                                     725          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /wrapper_cov_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_cov.sv
    1                                                package wrapper_cov_pkg;
    2                                                    import wrapper_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_cov extends uvm_component;
    7               1                    ***0***             `uvm_component_utils(wrapper_cov);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        uvm_analysis_export #(wrapper_seq_item) cov_export;
    10                                                       uvm_tlm_analysis_fifo #(wrapper_seq_item) cov_fifo;
    11                                                       wrapper_seq_item seq_item;
    12                                               
    13                                                       covergroup cg;
    14                                                          S_n: coverpoint seq_item.SS_n ;
    15                                               
    16                                                           cp_MOSI: coverpoint seq_item.MOSI iff (seq_item.rst_n) {
    17                                                               bins write_address = (0 => 0 => 0);
    18                                                               bins write_data = (0 => 0 => 1);
    19                                                               bins read_address = (1 => 1 => 0);
    20                                                               bins read_data = (1 => 1 => 1);
    21                                                           }
    22                                                       endgroup
    23                                               
    24                                                       function new(string name = "wrapper_cov", uvm_component parent = null);
    25              1                          1                 super.new(name, parent);
    26              1                          1                 cg = new();
    27                                                       endfunction
    28                                               
    29                                                       function void build_phase(uvm_phase phase);
    30              1                          1                 super.build_phase(phase);
    31                                               
    32              1                          1                 cov_export = new("cov_export", this);
    33              1                          1                 cov_fifo = new("cov_fifo", this);
    34                                                       endfunction
    35                                               
    36                                                       function void connect_phase(uvm_phase phase);
    37              1                          1                 super.connect_phase(phase);
    38                                               
    39              1                          1                 cov_export.connect(cov_fifo.analysis_export);
    40                                                       endfunction
    41                                               
    42                                                       task run_phase(uvm_phase phase);
    43              1                          1                 super.run_phase(phase);
    44                                               
    45              1                          1                 forever begin
    46              1                      12002                     cov_fifo.get(seq_item);
    47              1                      12001                     cg.sample();


=================================================================================
=== Instance: /wrapper_config_pkg
=== Design Unit: work.wrapper_config_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_config_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_cfg.sv
------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               1                    ***0***             `uvm_object_utils(wrapper_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               2                    ***0***             `uvm_object_utils(wrapper_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               3                    ***0***             `uvm_object_utils(wrapper_config);
    6               4                    ***0***             `uvm_object_utils(wrapper_config);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               5                    ***0***             `uvm_object_utils(wrapper_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    6                                    ***0***     Count coming in to IF
    6               6                    ***0***             `uvm_object_utils(wrapper_config);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /wrapper_config_pkg --

  File wrapper_cfg.sv
----------------Focused Condition View-------------------
Line       6 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       6 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /wrapper_config_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_cfg.sv
    1                                                package wrapper_config_pkg;
    2                                                    import uvm_pkg::*;
    3                                                    `include "uvm_macros.svh"
    4                                                
    5                                                    class wrapper_config extends uvm_object;
    6               1                    ***0***             `uvm_object_utils(wrapper_config);
    6               2                    ***0***     
    6               3                    ***0***     
    6               4                    ***0***     
    6               5                    ***0***     
    6               6                    ***0***     
    6               7                    ***0***     
    6               8                    ***0***     
    6               9                    ***0***     
    6              10                    ***0***     
    7                                                
    8                                                        virtual wrapper_if wrapper_vif;
    9                                                        uvm_active_passive_enum is_active;
    10                                               
    11                                                       function new(string name = "wrapper_config");
    12              1                          1                 super.new(name);


=================================================================================
=== Instance: /wrapper_monitor_pkg
=== Design Unit: work.wrapper_monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_monitor.sv
------------------------------------IF Branch------------------------------------
    39                                     12001     Count coming in to IF
    39              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string(), UVM_HIGH)
                                           12001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        14         3    82.35%

================================Statement Details================================

Statement Coverage for instance /wrapper_monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_monitor.sv
    1                                                package wrapper_monitor_pkg;
    2                                                    import wrapper_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_monitor extends uvm_monitor;
    7               1                    ***0***             `uvm_component_utils(wrapper_monitor);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        virtual wrapper_if wrapper_vif;
    10                                                       wrapper_seq_item seq_item;
    11                                                       uvm_analysis_port #(wrapper_seq_item) monitor_ap;
    12                                               
    13                                                       function new(string name = "wrapper_monitor", uvm_component parent = null);
    14              1                          1                 super.new(name, parent);
    15                                                       endfunction
    16                                               
    17                                                       function void build_phase(uvm_phase phase);
    18              1                          1                 super.build_phase(phase);
    19                                               
    20              1                          1                 monitor_ap = new("monitor_ap", this);
    21                                                       endfunction
    22                                               
    23                                                       task run_phase(uvm_phase phase);
    24              1                          1                 super.run_phase(phase);
    25                                               
    26              1                          1                 forever begin
    27              1                      12002                     seq_item = wrapper_seq_item::type_id::create("seq_item");
    28                                               
    29              1                      12002                     @(negedge wrapper_vif.clk);
    30                                               
    31              1                      12001                     seq_item.rst_n = wrapper_vif.rst_n;
    32              1                      12001                     seq_item.SS_n = wrapper_vif.SS_n;
    33              1                      12001                     seq_item.MOSI = wrapper_vif.MOSI;
    34              1                      12001                     seq_item.MISO = wrapper_vif.MISO;
    35              1                      12001                     seq_item.MISO_golden = wrapper_vif.MISO_golden;
    36                                               
    37              1                      12001                     monitor_ap.write(seq_item);
    38                                               
    39              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string(), UVM_HIGH)


=================================================================================
=== Instance: /wrapper_driver_pkg
=== Design Unit: work.wrapper_driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_drv.sv
------------------------------------IF Branch------------------------------------
    32                                     12001     Count coming in to IF
    32              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string_stimulus(), UVM_HIGH)
                                           12001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        11         3    78.57%

================================Statement Details================================

Statement Coverage for instance /wrapper_driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_drv.sv
    1                                                package wrapper_driver_pkg;
    2                                                    import wrapper_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_driver extends uvm_driver #(wrapper_seq_item);
    7               1                    ***0***             `uvm_component_utils(wrapper_driver);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        virtual wrapper_if wrapper_vif;
    10                                                       wrapper_seq_item seq_item;
    11                                               
    12                                                       function new(string name = "wrapper_driver", uvm_component parent = null);
    13              1                          1                 super.new(name, parent);
    14                                                       endfunction
    15                                               
    16                                                       task run_phase(uvm_phase phase);
    17              1                          1                 super.run_phase(phase);
    18                                               
    19              1                          1                 forever begin
    20              1                      12002                     seq_item = wrapper_seq_item::type_id::create("seq_item");
    21                                               
    22              1                      12002                     seq_item_port.get_next_item(seq_item);
    23                                               
    24              1                      12001                     wrapper_vif.rst_n = seq_item.rst_n;
    25              1                      12001                     wrapper_vif.SS_n = seq_item.SS_n;
    26              1                      12001                     wrapper_vif.MOSI = seq_item.MOSI;
    27                                               
    28              1                      12001                     @(negedge wrapper_vif.clk);
    29                                               
    30              1                      12001                     seq_item_port.item_done();
    31                                               
    32              1                    ***0***                     `uvm_info("run_phase", seq_item.convert2string_stimulus(), UVM_HIGH)


=================================================================================
=== Instance: /wrapper_sqr_pkg
=== Design Unit: work.wrapper_sqr_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /wrapper_sqr_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_sqr.sv
    1                                                package wrapper_sqr_pkg;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                import wrapper_seq_item_pkg::*;
    6                                                
    7                                                class wrapper_sqr extends uvm_sequencer #(wrapper_seq_item);
    8               1                    ***0***       `uvm_component_utils(wrapper_sqr);
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                                 function new(string name = "wrapper_sqr" , uvm_component parent = null);
    11              1                          1         super.new(name , parent);


=================================================================================
=== Instance: /wrapper_agent_pkg
=== Design Unit: work.wrapper_agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /wrapper_agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_agent.sv
------------------------------------IF Branch------------------------------------
    26                                         1     Count coming in to IF
    26              1                    ***0***                 if (!uvm_config_db #(wrapper_config)::get(this, "", "wrapper_CFG", cfg))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    27                                   ***0***     Count coming in to IF
    27              1                    ***0***                     `uvm_fatal("build_phase", "unable to get config object");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    29                                         1     Count coming in to IF
    29              1                          1                 if (cfg.is_active == UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                         1     Count coming in to IF
    41              1                          1                 if (cfg.is_active == UVM_ACTIVE) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /wrapper_agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_agent.sv
    1                                                package wrapper_agent_pkg;
    2                                                    import wrapper_sqr_pkg::*;
    3                                                    import wrapper_seq_item_pkg::*;
    4                                                    import wrapper_driver_pkg::*;
    5                                                    import wrapper_monitor_pkg::*;
    6                                                    import wrapper_config_pkg::*;
    7                                                    import uvm_pkg::*;
    8                                                    `include "uvm_macros.svh"
    9                                                
    10                                                   class wrapper_agent extends uvm_agent;
    11              1                    ***0***             `uvm_component_utils(wrapper_agent);
    11              2                    ***0***     
    11              3                          2     
    12                                               
    13                                                       wrapper_sqr sequencer;
    14                                                       wrapper_driver driver;
    15                                                       wrapper_monitor monitor;
    16                                                       wrapper_config cfg;
    17                                                       uvm_analysis_port #(wrapper_seq_item) agent_ap;
    18                                               
    19                                                       function new(string name = "wrapper_agent", uvm_component parent = null);
    20              1                          1                 super.new(name, parent);
    21                                                       endfunction
    22                                               
    23                                                       function void build_phase(uvm_phase phase);
    24              1                          1                 super.build_phase(phase);
    25                                               
    26                                                           if (!uvm_config_db #(wrapper_config)::get(this, "", "wrapper_CFG", cfg))
    27              1                    ***0***                     `uvm_fatal("build_phase", "unable to get config object");
    28                                               
    29                                                           if (cfg.is_active == UVM_ACTIVE) begin
    30              1                          1                     sequencer = wrapper_sqr::type_id::create("sequencer", this);
    31              1                          1                     driver = wrapper_driver::type_id::create("driver", this);
    32                                                           end
    33                                               
    34              1                          1                 monitor = wrapper_monitor::type_id::create("monitor", this);
    35              1                          1                 agent_ap = new("agent_ap", this);
    36                                                       endfunction
    37                                               
    38                                                       function void connect_phase(uvm_phase phase);
    39              1                          1                 super.connect_phase(phase);
    40                                               
    41                                                           if (cfg.is_active == UVM_ACTIVE) begin
    42              1                          1                     driver.wrapper_vif = cfg.wrapper_vif;
    43              1                          1                     driver.seq_item_port.connect(sequencer.seq_item_export);
    44                                                           end
    45                                               
    46              1                          1                 monitor.wrapper_vif = cfg.wrapper_vif;
    47              1                          1                 monitor.monitor_ap.connect(agent_ap);


=================================================================================
=== Instance: /wrapper_scoreboard_pkg
=== Design Unit: work.wrapper_scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /wrapper_scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_sb.sv
------------------------------------IF Branch------------------------------------
    38                                     12001     Count coming in to IF
    38              1                    ***0***                     if (seq_item.MISO != seq_item.MISO_golden) begin
    43              1                      12001                     end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    41                                   ***0***     Count coming in to IF
    41              1                    ***0***                         `uvm_error("run_phase", $sformatf("Wrong Output: %s",
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    46                                     12001     Count coming in to IF
    46              1                    ***0***                         `uvm_info("run_phase", $sformatf("Correct Output: %s",
                                           12001     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                         1     Count coming in to IF
    55              1                          1                 `uvm_info("report_phase", $sformatf("total correct: %d, total error: %d", correct_count, error_count), UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /wrapper_scoreboard_pkg --

  File wrapper_sb.sv
----------------Focused Condition View-------------------
Line       38 Item    1  (this.seq_item.MISO != this.seq_item.MISO_golden)
Condition totals: 0 of 1 input term covered = 0.00%

                                         Input Term   Covered  Reason for no coverage   Hint
                                        -----------  --------  -----------------------  --------------
  (this.seq_item.MISO != this.seq_item.MISO_golden)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                           Non-masking condition(s)      
 ---------  ---------  --------------------                                 -------------------------     
  Row   1:          1  (this.seq_item.MISO != this.seq_item.MISO_golden)_0  -                             
  Row   2:    ***0***  (this.seq_item.MISO != this.seq_item.MISO_golden)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        13         5    72.22%

================================Statement Details================================

Statement Coverage for instance /wrapper_scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_sb.sv
    1                                                package wrapper_scoreboard_pkg;
    2                                                    import wrapper_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_scoreboard extends uvm_scoreboard;
    7               1                    ***0***             `uvm_component_utils(wrapper_scoreboard);
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                        uvm_analysis_export #(wrapper_seq_item) sb_export;
    10                                                       uvm_tlm_analysis_fifo #(wrapper_seq_item) sb_fifo;
    11                                                       wrapper_seq_item seq_item;
    12                                               
    13                                                       int error_count, correct_count;
    14                                               
    15                                                       function new(string name = "wrapper_scoreboard", uvm_component parent = null);
    16              1                          1                 super.new(name, parent);
    17                                                       endfunction
    18                                               
    19                                                       function void build_phase(uvm_phase phase);
    20              1                          1                 super.build_phase(phase);
    21                                               
    22              1                          1                 sb_export = new("sb_export", this);
    23              1                          1                 sb_fifo = new("sb_fifo", this);
    24                                                       endfunction
    25                                               
    26                                                       function void connect_phase(uvm_phase phase);
    27              1                          1                 super.connect_phase(phase);
    28                                               
    29              1                          1                 sb_export.connect(sb_fifo.analysis_export);
    30                                                       endfunction
    31                                               
    32                                                       task run_phase(uvm_phase phase);
    33              1                          1                 super.run_phase(phase);
    34                                               
    35              1                          1                 forever begin
    36              1                      12002                     sb_fifo.get(seq_item);
    37                                               
    38                                                               if (seq_item.MISO != seq_item.MISO_golden) begin
    39              1                    ***0***                         error_count++;
    40                                               
    41              1                    ***0***                         `uvm_error("run_phase", $sformatf("Wrong Output: %s",
    42                                                                               seq_item.convert2string()));
    43                                                               end else begin
    44              1                      12001                         correct_count++;
    45                                               
    46              1                    ***0***                         `uvm_info("run_phase", $sformatf("Correct Output: %s",
    47                                                                               seq_item.convert2string()), UVM_HIGH);
    48                                                               end
    49                                                           end
    50                                                       endtask
    51                                               
    52                                                       function void report_phase(uvm_phase phase);
    53              1                          1                 super.report_phase(phase);
    54                                               
    55              1                          1                 `uvm_info("report_phase", $sformatf("total correct: %d, total error: %d", correct_count, error_count), UVM_MEDIUM);


=================================================================================
=== Instance: /wrapper_env_pkg
=== Design Unit: work.wrapper_env_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /wrapper_env_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_env.sv
    1                                                package wrapper_env_pkg;
    2                                                    import wrapper_scoreboard_pkg::*;
    3                                                    import wrapper_config_pkg::*;
    4                                                    import wrapper_agent_pkg::*;
    5                                                    import wrapper_cov_pkg::*;
    6                                                
    7                                                    import uvm_pkg::*;
    8                                                    `include "uvm_macros.svh"
    9                                                
    10                                                   class wrapper_env extends uvm_env;
    11              1                    ***0***             `uvm_component_utils(wrapper_env)
    11              2                    ***0***     
    11              3                          2     
    12                                               
    13                                                       wrapper_scoreboard sb;
    14                                                       wrapper_agent agent;
    15                                                       wrapper_cov cov;
    16                                               
    17                                                       function new(string name = "wrapper_env", uvm_component parent = null);
    18              1                          1                 super.new(name, parent);
    19                                                       endfunction
    20                                               
    21                                                       function void build_phase(uvm_phase phase);
    22              1                          1                 super.build_phase(phase);
    23                                               
    24              1                          1                 sb = wrapper_scoreboard::type_id::create("sb", this);
    25              1                          1                 agent = wrapper_agent::type_id::create("agent", this);
    26              1                          1                 cov = wrapper_cov::type_id::create("cov", this);
    27                                                       endfunction
    28                                               
    29                                                       function void connect_phase(uvm_phase phase);
    30              1                          1                 super.connect_phase(phase);
    31                                               
    32              1                          1                 agent.agent_ap.connect(sb.sb_export);
    33              1                          1                 agent.agent_ap.connect(cov.cov_export);


=================================================================================
=== Instance: /wrapper_wo_seq_pkg
=== Design Unit: work.wrapper_wo_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/wrapper_wo_seq_pkg/wrapper_wo_seq/body/#ublk#40436503#16/immed__21
                     wrapper_wo_seq.sv(21)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_wo_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_wo_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(wrapper_wo_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(wrapper_wo_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(wrapper_wo_seq)
    7               4                    ***0***             `uvm_object_utils(wrapper_wo_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(wrapper_wo_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(wrapper_wo_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /wrapper_wo_seq_pkg --

  File wrapper_wo_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         7         8    46.66%

================================Statement Details================================

Statement Coverage for instance /wrapper_wo_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_wo_seq.sv
    1                                                package wrapper_wo_seq_pkg;
    2                                                    import wrapper_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_wo_seq extends uvm_sequence #(wrapper_seq_item);
    7               1                    ***0***             `uvm_object_utils(wrapper_wo_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                
    9                                                        wrapper_seq_item seq_item;
    10                                               
    11                                                       function new(string name = "wrapper_wo_seq");
    12              1                          1                 super.new(name);
    13                                                       endfunction
    14                                               
    15                                                       task body;
    16              1                       1000                 repeat(1000) begin
    17              1                       1000                     seq_item = wrapper_seq_item::type_id::create("seq_item");
    18                                                               
    19              1                       1000                     start_item(seq_item);
    20                                                           
    21                                                               assert(seq_item.randomize() with {
    22                                                                   MOSI_arr[9] == 1'b0;
    23                                                               });
    24                                               
    25              1                       1000                     finish_item(seq_item);


=================================================================================
=== Instance: /wrapper_ro_seq_pkg
=== Design Unit: work.wrapper_ro_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/wrapper_ro_seq_pkg/wrapper_ro_seq/body/#ublk#40465175#16/immed__21
                     wrapper_ro_seq.sv(21)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_ro_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_ro_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(wrapper_ro_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(wrapper_ro_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(wrapper_ro_seq)
    7               4                    ***0***             `uvm_object_utils(wrapper_ro_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(wrapper_ro_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(wrapper_ro_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /wrapper_ro_seq_pkg --

  File wrapper_ro_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         7         8    46.66%

================================Statement Details================================

Statement Coverage for instance /wrapper_ro_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_ro_seq.sv
    1                                                package wrapper_ro_seq_pkg;
    2                                                    import wrapper_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_ro_seq extends uvm_sequence #(wrapper_seq_item);
    7               1                    ***0***             `uvm_object_utils(wrapper_ro_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                
    9                                                        wrapper_seq_item seq_item;
    10                                               
    11                                                       function new(string name = "wrapper_ro_seq");
    12              1                          1                 super.new(name);
    13                                                       endfunction
    14                                               
    15                                                       task body;
    16              1                       1000                 repeat(1000) begin
    17              1                       1000                     seq_item = wrapper_seq_item::type_id::create("seq_item");
    18                                               
    19              1                       1000                     start_item(seq_item);
    20                                               
    21                                                               assert(seq_item.randomize() with {
    22                                                                   MOSI_arr[9] == 1'b1;
    23                                                               });
    24                                                               
    25              1                       1000                     finish_item(seq_item);


=================================================================================
=== Instance: /wrapper_wr_seq_pkg
=== Design Unit: work.wrapper_wr_seq_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/wrapper_wr_seq_pkg/wrapper_wr_seq/body/#ublk#40437783#16/immed__23
                     wrapper_wr_seq.sv(23)              0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_wr_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_wr_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(wrapper_wr_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(wrapper_wr_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(wrapper_wr_seq)
    7               4                    ***0***             `uvm_object_utils(wrapper_wr_seq)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(wrapper_wr_seq)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(wrapper_wr_seq)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /wrapper_wr_seq_pkg --

  File wrapper_wr_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16         8         8    50.00%

================================Statement Details================================

Statement Coverage for instance /wrapper_wr_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_wr_seq.sv
    1                                                package wrapper_wr_seq_pkg;
    2                                                    import wrapper_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_wr_seq extends uvm_sequence #(wrapper_seq_item);
    7               1                    ***0***             `uvm_object_utils(wrapper_wr_seq)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                
    9                                                        wrapper_seq_item seq_item;
    10                                               
    11                                                       function new(string name = "wrapper_wr_seq");
    12              1                          1                 super.new(name);
    13                                                       endfunction
    14                                               
    15                                                       task body;
    16              1                      10000                 repeat(10000) begin
    17              1                      10000                     seq_item = wrapper_seq_item::type_id::create("seq_item");
    18                                               
    19              1                      10000                     seq_item.c_after_read_data.constraint_mode(0);
    20                                                               
    21              1                      10000                     start_item(seq_item);
    22                                               
    23                                                               assert(seq_item.randomize());
    24                                               
    25              1                      10000                     finish_item(seq_item);


=================================================================================
=== Instance: /wrapper_rst_seq_pkg
=== Design Unit: work.wrapper_rst_seq_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         2         8    20.00%

================================Branch Details================================

Branch Coverage for instance /wrapper_rst_seq_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_reset_seq.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***             `uvm_object_utils(wrapper_rst_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***             `uvm_object_utils(wrapper_rst_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***             `uvm_object_utils(wrapper_rst_seq);
    7               4                    ***0***             `uvm_object_utils(wrapper_rst_seq);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***             `uvm_object_utils(wrapper_rst_seq);
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***             `uvm_object_utils(wrapper_rst_seq);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /wrapper_rst_seq_pkg --

  File wrapper_reset_seq.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         7         8    46.66%

================================Statement Details================================

Statement Coverage for instance /wrapper_rst_seq_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_reset_seq.sv
    1                                                package wrapper_rst_seq_pkg;
    2                                                    import wrapper_seq_item_pkg::*;
    3                                                    import uvm_pkg::*;
    4                                                    `include "uvm_macros.svh"
    5                                                
    6                                                    class wrapper_rst_seq extends uvm_sequence #(wrapper_seq_item);
    7               1                    ***0***             `uvm_object_utils(wrapper_rst_seq);
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                
    9                                                        wrapper_seq_item seq_item;
    10                                               
    11                                                       function new(string name = "wrapper_rst_seq");
    12              1                          1                 super.new(name);
    13                                                       endfunction
    14                                               
    15                                                       task body();
    16              1                          1                 seq_item = wrapper_seq_item::type_id::create("seq_item");
    17                                                           
    18              1                          1                 start_item(seq_item);
    19                                               
    20              1                          1                 seq_item.rst_n = 0;
    21                                               
    22              1                          1                 finish_item(seq_item);


=================================================================================
=== Instance: /wrapper_test_pkg
=== Design Unit: work.wrapper_test_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        11        17    39.28%

================================Branch Details================================

Branch Coverage for instance /wrapper_test_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_test.sv
------------------------------------IF Branch------------------------------------
    50                                         1     Count coming in to IF
    50              1                    ***0***                 if (!uvm_config_db #(virtual wrapper_if)::get(this, "", "wrapper_IF", wrapper_cfg.wrapper_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                   ***0***     Count coming in to IF
    51              1                    ***0***                     `uvm_fatal("build_phase", "Test - unable to get the wrapper virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                         1     Count coming in to IF
    53              1                    ***0***                 if (!uvm_config_db #(virtual RAM_if)::get(this, "", "RAM_IF", RAM_cfg.vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                   ***0***     Count coming in to IF
    54              1                    ***0***                     `uvm_fatal("build_phase", "Test - unable to get the RAM virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    56                                         1     Count coming in to IF
    56              1                    ***0***                 if (!uvm_config_db #(virtual SPI_slave_if)::get(this, "", "SPI_slave_IF", SPI_slave_cfg.SPI_slave_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              1                    ***0***                     `uvm_fatal("build_phase", "Test - unable to get the SPI_slave virtual interface");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    73                                         1     Count coming in to IF
    73              1                          1                 `uvm_info("run_phase", "reset asserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    77                                         1     Count coming in to IF
    77              1                          1                 `uvm_info("run_phase", "reset deasserted", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    79                                         1     Count coming in to IF
    79              1                          1                 `uvm_info("run_phase", "write only generation started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    83                                         1     Count coming in to IF
    83              1                          1                 `uvm_info("run_phase", "write only generation ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    85                                         1     Count coming in to IF
    85              1                          1                 `uvm_info("run_phase", "read only generation started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    89                                         1     Count coming in to IF
    89              1                          1                 `uvm_info("run_phase", "read only generation ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                         1     Count coming in to IF
    91              1                          1                 `uvm_info("run_phase", "write read generation started", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    95                                         1     Count coming in to IF
    95              1                          1                 `uvm_info("run_phase", "write read generation ended", UVM_LOW);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      39        34         5    87.17%

================================Statement Details================================

Statement Coverage for instance /wrapper_test_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File wrapper_test.sv
    1                                                package wrapper_test_pkg;
    2                                                    import wrapper_rst_seq_pkg::*;
    3                                                    import wrapper_wr_seq_pkg::*;
    4                                                    import wrapper_ro_seq_pkg::*;
    5                                                    import wrapper_wo_seq_pkg::*;
    6                                                    import wrapper_env_pkg::*;
    7                                                    import RAM_env_pkg::*;
    8                                                    import SPI_slave_env_pkg::*;
    9                                                    import wrapper_config_pkg::*;
    10                                                   import RAM_config_obj_pkg::*;
    11                                                   import SPI_slave_config_pkg::*;
    12                                                   import uvm_pkg::*;
    13                                                   `include "uvm_macros.svh"
    14                                               
    15                                                   class wrapper_test extends uvm_test;
    16              1                    ***0***             `uvm_component_utils(wrapper_test)
    16              2                    ***0***     
    16              3                          4     
    17                                               
    18                                                       wrapper_env w_env;
    19                                                       RAM_env R_env;
    20                                                       SPI_slave_env SPI_env;
    21                                                       wrapper_config wrapper_cfg;
    22                                                       RAM_config_obj RAM_cfg;
    23                                                       SPI_slave_config SPI_slave_cfg;
    24                                                       virtual wrapper_if wrapper_vif;
    25                                                       virtual SPI_slave_if SPI_slave_vif;
    26                                                       virtual RAM_if RAM_vif;
    27                                                       wrapper_rst_seq rst_seq;
    28                                                       wrapper_wo_seq wo_seq;
    29                                                       wrapper_ro_seq ro_seq;
    30                                                       wrapper_wr_seq wr_seq;
    31                                               
    32                                                       function new(string name = "wrapper_test", uvm_component parent = null);
    33              1                          1                 super.new(name, parent);
    34                                                       endfunction
    35                                               
    36                                                       function void build_phase(uvm_phase phase);
    37              1                          1                 super.build_phase(phase);
    38                                               
    39              1                          1                 w_env = wrapper_env::type_id::create("w_env", this);
    40              1                          1                 wrapper_cfg = wrapper_config::type_id::create("wrapper_cfg", this);
    41              1                          1                 R_env = RAM_env::type_id::create("R_env", this);
    42              1                          1                 RAM_cfg = RAM_config_obj::type_id::create("RAM_cfg", this);
    43              1                          1                 SPI_env = SPI_slave_env::type_id::create("SPI_env", this);
    44              1                          1                 SPI_slave_cfg = SPI_slave_config::type_id::create("SPI_slave_cfg", this);
    45              1                          1                 rst_seq = wrapper_rst_seq::type_id::create("rst_seq", this);
    46              1                          1                 wo_seq = wrapper_wo_seq::type_id::create("wo_seq", this);
    47              1                          1                 ro_seq = wrapper_ro_seq::type_id::create("ro_seq", this);
    48              1                          1                 wr_seq = wrapper_wr_seq::type_id::create("wr_seq", this);
    49                                               
    50                                                           if (!uvm_config_db #(virtual wrapper_if)::get(this, "", "wrapper_IF", wrapper_cfg.wrapper_vif))
    51              1                    ***0***                     `uvm_fatal("build_phase", "Test - unable to get the wrapper virtual interface");
    52                                               
    53                                                           if (!uvm_config_db #(virtual RAM_if)::get(this, "", "RAM_IF", RAM_cfg.vif))
    54              1                    ***0***                     `uvm_fatal("build_phase", "Test - unable to get the RAM virtual interface");
    55                                               
    56                                                           if (!uvm_config_db #(virtual SPI_slave_if)::get(this, "", "SPI_slave_IF", SPI_slave_cfg.SPI_slave_vif))
    57              1                    ***0***                     `uvm_fatal("build_phase", "Test - unable to get the SPI_slave virtual interface");
    58                                               
    59              1                          1                 wrapper_cfg.is_active = UVM_ACTIVE;
    60              1                          1                 RAM_cfg.is_active = UVM_PASSIVE;
    61              1                          1                 SPI_slave_cfg.is_active = UVM_PASSIVE;
    62                                               
    63              1                          1                 uvm_config_db #(wrapper_config)::set(this, "*", "wrapper_CFG", wrapper_cfg);
    64              1                          1                 uvm_config_db #(RAM_config_obj)::set(this, "*", "RAM_config_obj", RAM_cfg);
    65              1                          1                 uvm_config_db #(SPI_slave_config)::set(this, "*", "SPI_slave_config", SPI_slave_cfg);
    66                                                       endfunction
    67                                               
    68                                                       task run_phase(uvm_phase phase);
    69              1                          1                 super.run_phase(phase);
    70                                               
    71              1                          1                 phase.raise_objection(this);
    72                                               
    73              1                          1                 `uvm_info("run_phase", "reset asserted", UVM_LOW);
    74                                                           
    75              1                          1                 rst_seq.start(w_env.agent.sequencer);
    76                                                           
    77              1                          1                 `uvm_info("run_phase", "reset deasserted", UVM_LOW);
    78                                               
    79              1                          1                 `uvm_info("run_phase", "write only generation started", UVM_LOW);
    80                                                           
    81              1                          1                 wo_seq.start(w_env.agent.sequencer);
    82                                                           
    83              1                          1                 `uvm_info("run_phase", "write only generation ended", UVM_LOW);
    84                                               
    85              1                          1                 `uvm_info("run_phase", "read only generation started", UVM_LOW);
    86                                                           
    87              1                          1                 ro_seq.start(w_env.agent.sequencer);
    88                                                           
    89              1                          1                 `uvm_info("run_phase", "read only generation ended", UVM_LOW);
    90                                               
    91              1                          1                 `uvm_info("run_phase", "write read generation started", UVM_LOW);
    92                                                           
    93              1                          1                 wr_seq.start(w_env.agent.sequencer);
    94                                                          
    95              1                          1                 `uvm_info("run_phase", "write read generation ended", UVM_LOW);
    96                                                          
    97              1                          1                 phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /SPI_slave_cov_pkg/SPI_slave_cov/cg             100.00%        100          -    Covered              
    covered/total bins:                                    23         23          -                      
    missing/total bins:                                     0         23          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_rx_data                             100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_SS_n                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cr_SS_n_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/SPI_slave_cov_pkg::SPI_slave_cov::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    23         23          -                      
    missing/total bins:                                     0         23          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_rx_data                             100.00%        100          -    Covered              
        covered/total bins:                                12         12          -                      
        missing/total bins:                                 0         12          -                      
        % Hit:                                        100.00%        100          -                      
        bin all_values[0]                                4514          1          -    Covered              
        bin all_values[1]                                2149          1          -    Covered              
        bin all_values[2]                                2494          1          -    Covered              
        bin all_values[3]                                1692          1          -    Covered              
        bin write_address_write_data                      214          1          -    Covered              
        bin write_address_read_address                    166          1          -    Covered              
        bin write_data_write_address                      187          1          -    Covered              
        bin write_data_read_data                           54          1          -    Covered              
        bin read_address_write_address                    131          1          -    Covered              
        bin read_address_read_data                        108          1          -    Covered              
        bin read_data_write_data                           27          1          -    Covered              
        bin read_data_read_address                         73          1          -    Covered              
    Coverpoint cp_SS_n                                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin normal_sequence                               228          1          -    Covered              
        bin read_data_sequence                             64          1          -    Covered              
        bin MOSI_related                                  541          1          -    Covered              
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                                3508          1          -    Covered              
        bin write_data                                   1280          1          -    Covered              
        bin read_address                                 1117          1          -    Covered              
        bin read_data                                     725          1          -    Covered              
    Cross cr_SS_n_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <MOSI_related,read_data>                  108          1          -    Covered              
            bin <MOSI_related,write_data>                 118          1          -    Covered              
            bin <MOSI_related,read_address>                94          1          -    Covered              
            bin <MOSI_related,write_address>              190          1          -    Covered              
        Illegal and Ignore Bins:
            illegal_bin SS_n_read_data                     55                     -    Occurred             
            illegal_bin SS_n_normal                       120                     -    Occurred             
 TYPE /RAM_coverage_pkg/RAM_coverage/cvr_grp          100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_din                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_rx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_tx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_write_sequence                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_read_sequence                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_din_rx_valid                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross cross_read_tx_valid                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/RAM_coverage_pkg::RAM_coverage::cvr_grp  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    15         15          -                      
    missing/total bins:                                     0         15          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint cp_din                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                                5666          1          -    Covered              
        bin write_data                                   2149          1          -    Covered              
        bin read_address                                 2494          1          -    Covered              
        bin read_data                                    1692          1          -    Covered              
    Coverpoint cp_rx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         1154          1          -    Covered              
        bin low                                         10847          1          -    Covered              
    Coverpoint cp_tx_valid                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin high                                         1143          1          -    Covered              
        bin low                                         10858          1          -    Covered              
    Coverpoint cp_write_sequence                      100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_add_to_write_data                       214          1          -    Covered              
    Coverpoint cp_read_sequence                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin read_add_to_read_data                         108          1          -    Covered              
    Cross cross_din_rx_valid                          100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <read_data,high>                          141          1          -    Covered              
            bin <write_data,high>                         270          1          -    Covered              
            bin <read_address,high>                       281          1          -    Covered              
            bin <write_address,high>                      462          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_rx_low                    10847                     -    Occurred             
    Cross cross_read_tx_valid                         100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin read_with_tx                              756          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_others                    11245                     -    Occurred             
 TYPE /wrapper_cov_pkg/wrapper_cov/cg                 100.00%        100          -    Covered              
    covered/total bins:                                     6          6          -                      
    missing/total bins:                                     0          6          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint S_n                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/wrapper_cov_pkg::wrapper_cov::cg  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     6          6          -                      
    missing/total bins:                                     0          6          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint S_n                                    100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     11431          1          -    Covered              
        bin auto[1]                                       569          1          -    Covered              
    Coverpoint cp_MOSI                                100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_address                                4065          1          -    Covered              
        bin write_data                                   1319          1          -    Covered              
        bin read_address                                 1117          1          -    Covered              
        bin read_data                                     725          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 3

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/DUT/c_reset_check                   WRAPPER Verilog  SVA  wrapper.sv(26)   556 Covered   
/top/DUT/c_miso_stable_when_not_read     WRAPPER Verilog  SVA  wrapper.sv(28)   291 Covered   
/top/DUT/SLAVE_instance/c_rst_MISO       SLAVE  Verilog  SVA  SPI_slave.sv(188)
                                                                               556 Covered   
/top/DUT/SLAVE_instance/c_rst_rx_valid   SLAVE  Verilog  SVA  SPI_slave.sv(191)
                                                                               556 Covered   
/top/DUT/SLAVE_instance/c_rst_rx_data    SLAVE  Verilog  SVA  SPI_slave.sv(194)
                                                                               556 Covered   
/top/DUT/SLAVE_instance/c_rx_valid_write_address 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(197)
                                                                               111 Covered   
/top/DUT/SLAVE_instance/c_rx_valid_write_data 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(200)
                                                                                58 Covered   
/top/DUT/SLAVE_instance/c_rx_valid_read_address 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(203)
                                                                                52 Covered   
/top/DUT/SLAVE_instance/c_rx_valid_read_data 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(206)
                                                                                68 Covered   
/top/DUT/SLAVE_instance/c_IDLE_to_CHK_CMD 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(209)
                                                                              1005 Covered   
/top/DUT/SLAVE_instance/c_CHK_CMD_to_WRITE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(212)
                                                                               607 Covered   
/top/DUT/SLAVE_instance/c_CHK_CMD_to_READ_ADD 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(215)
                                                                               239 Covered   
/top/DUT/SLAVE_instance/c_CHK_CMD_to_READ_DATA 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(218)
                                                                               113 Covered   
/top/DUT/SLAVE_instance/c_WRITE_to_IDLE  SLAVE  Verilog  SVA  SPI_slave.sv(221)
                                                                               335 Covered   
/top/DUT/SLAVE_instance/c_READ_ADD_to_IDLE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(224)
                                                                               131 Covered   
/top/DUT/SLAVE_instance/c_READ_DATA_to_IDLE 
                                         SLAVE  Verilog  SVA  SPI_slave.sv(227)
                                                                                47 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 16

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/DUT/a_reset_check
                     wrapper.sv(25)                     0          1
/top/DUT/a_miso_stable_when_not_read
                     wrapper.sv(27)                     0          1
/top/DUT/SLAVE_instance/a_rst_MISO
                     SPI_slave.sv(187)                  0          1
/top/DUT/SLAVE_instance/a_rst_rx_valid
                     SPI_slave.sv(190)                  0          1
/top/DUT/SLAVE_instance/a_rst_rx_data
                     SPI_slave.sv(193)                  0          1
/top/DUT/SLAVE_instance/a_rx_valid_write_address
                     SPI_slave.sv(196)                  0          1
/top/DUT/SLAVE_instance/a_rx_valid_write_data
                     SPI_slave.sv(199)                  0          1
/top/DUT/SLAVE_instance/a_rx_valid_read_address
                     SPI_slave.sv(202)                  0          1
/top/DUT/SLAVE_instance/a_rx_valid_read_data
                     SPI_slave.sv(205)                  0          1
/top/DUT/SLAVE_instance/a_IDLE_to_CHK_CMD
                     SPI_slave.sv(208)                  0          1
/top/DUT/SLAVE_instance/a_CHK_CMD_to_WRITE
                     SPI_slave.sv(211)                  0          1
/top/DUT/SLAVE_instance/a_CHK_CMD_to_READ_ADD
                     SPI_slave.sv(214)                  0          1
/top/DUT/SLAVE_instance/a_CHK_CMD_to_READ_DATA
                     SPI_slave.sv(217)                  0          1
/top/DUT/SLAVE_instance/a_WRITE_to_IDLE
                     SPI_slave.sv(220)                  0          1
/top/DUT/SLAVE_instance/a_READ_ADD_to_IDLE
                     SPI_slave.sv(223)                  0          1
/top/DUT/SLAVE_instance/a_READ_DATA_to_IDLE
                     SPI_slave.sv(226)                  0          1
/top/DUT/wrapper_sva/assert_reset_outputs
                     RAM_assertions.sv(12)              0          1
/top/DUT/wrapper_sva/assert_tx_valid_input
                     RAM_assertions.sv(17)              0          1
/top/DUT/wrapper_sva/assert_tx_valid_read
                     RAM_assertions.sv(23)              0          1
/top/DUT/wrapper_sva/assert_write_sequence
                     RAM_assertions.sv(37)              0          1
/top/DUT/wrapper_sva/assert_read_sequence
                     RAM_assertions.sv(53)              0          1
/wrapper_wo_seq_pkg/wrapper_wo_seq/body/#ublk#40436503#16/immed__21
                     wrapper_wo_seq.sv(21)              0          1
/wrapper_ro_seq_pkg/wrapper_ro_seq/body/#ublk#40465175#16/immed__21
                     wrapper_ro_seq.sv(21)              0          1
/wrapper_wr_seq_pkg/wrapper_wr_seq/body/#ublk#40437783#16/immed__23
                     wrapper_wr_seq.sv(23)              0          1

Total Coverage By Instance (filtered view): 85.26%

