// Seed: 1021286618
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1 - 1;
  wire id_4, id_5, id_6;
  assign id_4 = ~1;
endmodule
module module_1 (
    input  logic id_0,
    input  logic id_1,
    output wor   id_2,
    output logic id_3,
    output logic id_4,
    output wor   id_5,
    output tri1  id_6
);
  logic id_8;
  always
    if (id_8) begin
      id_4 = 1'h0;
      $display;
      if (1'b0) $display(1, id_0, 1, id_8, id_1);
      else $display(id_8, 1, id_8, id_1);
      id_3 <= #id_1 id_8;
    end else return id_8;
  tri1 id_9;
  wire id_10;
  module_0(
      id_10, id_10
  );
  assign id_4 = id_0;
  assign id_9 = 1;
endmodule
