$date
	Sat Aug 01 02:31:59 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Tabla3POS $end
$var wire 1 ! out $end
$var wire 1 " wAn $end
$var wire 1 # wBn $end
$var wire 1 $ wCn $end
$var wire 1 % wDn $end
$var wire 1 & wo1 $end
$var wire 1 ' wo2 $end
$var wire 1 ( wo3 $end
$var wire 1 ) wo4 $end
$var wire 1 * wo5 $end
$var wire 1 + wo6 $end
$var wire 1 , wo7 $end
$var wire 1 - wo8 $end
$var wire 1 . wo9 $end
$var reg 1 / A $end
$var reg 1 0 B $end
$var reg 1 1 C $end
$var reg 1 2 D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
1"
1!
$end
#1
0!
0&
0%
12
#2
1!
1&
0$
1%
11
02
#3
0%
12
#4
0!
0'
0#
1$
1%
10
01
02
#5
0(
1'
0%
12
#6
1!
1(
0$
1%
11
02
#7
0%
12
#8
0"
1#
1$
1%
1/
00
01
02
#9
0!
0)
0%
12
#10
1!
1)
0$
1%
11
02
#11
0!
0*
0%
12
#12
0+
1*
0#
1$
1%
10
01
02
#13
0,
1+
0%
12
#14
0-
1,
0$
1%
11
02
#15
0.
1-
0%
12
#16
