<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Nov 18 22:07:35 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     breath_led
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.048ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt2_98__i3  (from clk_c +)
   Destination:    FD1P3AX    SP             cnt2_98__i1  (to clk_c +)

   Delay:                  12.763ns  (28.5% logic, 71.5% route), 8 logic levels.

 Constraint Details:

     12.763ns data_path cnt2_98__i3 to cnt2_98__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 8.048ns

 Path Details: cnt2_98__i3 to cnt2_98__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt2_98__i3 (from clk_c)
Route         5   e 1.462                                  cnt2[3]
LUT4        ---     0.493              A to Z              i1_2_lut_adj_6
Route         1   e 0.941                                  n6_adj_37
LUT4        ---     0.493              D to Z              i4_4_lut
Route         1   e 0.941                                  n873
LUT4        ---     0.493              A to Z              i133_4_lut
Route         1   e 0.941                                  n16_adj_5
LUT4        ---     0.493              A to Z              i163_4_lut
Route        25   e 1.841                                  n24
LUT4        ---     0.493              A to Z              i1_2_lut
Route         1   e 0.020                                  flag_N_111
MUXL5       ---     0.233           BLUT to Z              i95
Route         2   e 1.141                                  n396
LUT4        ---     0.493              B to Z              i745_2_lut_2_lut
Route        25   e 1.841                                  clk_c_enable_25
                  --------
                   12.763  (28.5% logic, 71.5% route), 8 logic levels.


Error:  The following path violates requirements by 8.048ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt2_98__i3  (from clk_c +)
   Destination:    FD1P3AX    SP             cnt2_98__i2  (to clk_c +)

   Delay:                  12.763ns  (28.5% logic, 71.5% route), 8 logic levels.

 Constraint Details:

     12.763ns data_path cnt2_98__i3 to cnt2_98__i2 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 8.048ns

 Path Details: cnt2_98__i3 to cnt2_98__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt2_98__i3 (from clk_c)
Route         5   e 1.462                                  cnt2[3]
LUT4        ---     0.493              A to Z              i1_2_lut_adj_6
Route         1   e 0.941                                  n6_adj_37
LUT4        ---     0.493              D to Z              i4_4_lut
Route         1   e 0.941                                  n873
LUT4        ---     0.493              A to Z              i133_4_lut
Route         1   e 0.941                                  n16_adj_5
LUT4        ---     0.493              A to Z              i163_4_lut
Route        25   e 1.841                                  n24
LUT4        ---     0.493              A to Z              i1_2_lut
Route         1   e 0.020                                  flag_N_111
MUXL5       ---     0.233           BLUT to Z              i95
Route         2   e 1.141                                  n396
LUT4        ---     0.493              B to Z              i745_2_lut_2_lut
Route        25   e 1.841                                  clk_c_enable_25
                  --------
                   12.763  (28.5% logic, 71.5% route), 8 logic levels.


Error:  The following path violates requirements by 8.048ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             cnt2_98__i3  (from clk_c +)
   Destination:    FD1P3AX    SP             cnt2_98__i3  (to clk_c +)

   Delay:                  12.763ns  (28.5% logic, 71.5% route), 8 logic levels.

 Constraint Details:

     12.763ns data_path cnt2_98__i3 to cnt2_98__i3 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 8.048ns

 Path Details: cnt2_98__i3 to cnt2_98__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt2_98__i3 (from clk_c)
Route         5   e 1.462                                  cnt2[3]
LUT4        ---     0.493              A to Z              i1_2_lut_adj_6
Route         1   e 0.941                                  n6_adj_37
LUT4        ---     0.493              D to Z              i4_4_lut
Route         1   e 0.941                                  n873
LUT4        ---     0.493              A to Z              i133_4_lut
Route         1   e 0.941                                  n16_adj_5
LUT4        ---     0.493              A to Z              i163_4_lut
Route        25   e 1.841                                  n24
LUT4        ---     0.493              A to Z              i1_2_lut
Route         1   e 0.020                                  flag_N_111
MUXL5       ---     0.233           BLUT to Z              i95
Route         2   e 1.141                                  n396
LUT4        ---     0.493              B to Z              i745_2_lut_2_lut
Route        25   e 1.841                                  clk_c_enable_25
                  --------
                   12.763  (28.5% logic, 71.5% route), 8 logic levels.

Warning: 13.048 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    13.048 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n676                                    |      26|    2266|     55.32%
                                        |        |        |
n24_adj_9                               |       1|    2044|     49.90%
                                        |        |        |
n852                                    |       1|    1792|     43.75%
                                        |        |        |
n851                                    |       1|    1748|     42.68%
                                        |        |        |
n853                                    |       1|    1748|     42.68%
                                        |        |        |
n24                                     |      25|    1680|     41.02%
                                        |        |        |
n850                                    |       1|    1616|     39.45%
                                        |        |        |
n854                                    |       1|    1616|     39.45%
                                        |        |        |
n16_adj_5                               |       1|    1582|     38.62%
                                        |        |        |
n873                                    |       1|    1459|     35.62%
                                        |        |        |
n849                                    |       1|    1396|     34.08%
                                        |        |        |
n855                                    |       1|    1396|     34.08%
                                        |        |        |
n22_adj_11                              |       1|    1264|     30.86%
                                        |        |        |
n848                                    |       1|    1056|     25.78%
                                        |        |        |
n856                                    |       1|    1056|     25.78%
                                        |        |        |
clk_c_enable_25                         |      25|     950|     23.19%
                                        |        |        |
n396                                    |       2|     817|     19.95%
                                        |        |        |
n6_adj_37                               |       1|     676|     16.50%
                                        |        |        |
n16_adj_39                              |       1|     632|     15.43%
                                        |        |        |
n857                                    |       1|     589|     14.38%
                                        |        |        |
n847                                    |       1|     588|     14.36%
                                        |        |        |
flag_N_111                              |       1|     536|     13.09%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 23245587

Constraints cover  11388 paths, 159 nets, and 407 connections (65.4% coverage)


Peak memory: 81895424 bytes, TRCE: 4497408 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
