   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"bc62xx_gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.comm	GPIO_FUNC,1,1
  20              		.align	1
  21              		.code	16
  22              		.thumb_func
  24              	hw_delay:
  25              	.LFB37:
  26              		.file 1 "../../../device/inc/bc62xx.h"
   1:../../../device/inc/bc62xx.h **** #ifndef _BC62XX_H_
   2:../../../device/inc/bc62xx.h **** #define _BC62XX_H_
   3:../../../device/inc/bc62xx.h **** #include <stdio.h>
   4:../../../device/inc/bc62xx.h **** #include "bc62xx_def.h"
   5:../../../device/inc/bc62xx.h **** #include "btreg.h" 
   6:../../../device/inc/bc62xx.h **** 
   7:../../../device/inc/bc62xx.h **** #ifdef __cplusplus
   8:../../../device/inc/bc62xx.h **** extern "C" {
   9:../../../device/inc/bc62xx.h **** #endif
  10:../../../device/inc/bc62xx.h **** 
  11:../../../device/inc/bc62xx.h **** /* -------------------------  Interrupt Number Definition  ------------------------ */
  12:../../../device/inc/bc62xx.h **** typedef enum 
  13:../../../device/inc/bc62xx.h **** {
  14:../../../device/inc/bc62xx.h **** /* -------------------  Cortex-M0 Processor Exceptions Numbers  -------------------                
  15:../../../device/inc/bc62xx.h **** 	Reset_IRQn                    = -15,              /*!<   1  Reset Vector, invoked on Power up and 
  16:../../../device/inc/bc62xx.h **** 	NonMaskableInt_IRQn           = -14,              /*!<   2  Non maskable Interrupt, cannot be stop
  17:../../../device/inc/bc62xx.h ****     	HardFault_IRQn                = -13,              /*!<   3  Hard Fault, all classes of Fault  
  18:../../../device/inc/bc62xx.h ****     	SVCall_IRQn                   =  -5,              /*!<  11  System Service Call via SVC instru
  19:../../../device/inc/bc62xx.h ****     	DebugMonitor_IRQn             =  -4,              /*!<  12  Debug Monitor                     
  20:../../../device/inc/bc62xx.h ****     	PendSV_IRQn                   =  -2,              /*!<  14  Pendable request for system servic
  21:../../../device/inc/bc62xx.h ****     	SysTick_IRQn                  =  -1,              /*!<  15  System Tick Timer                 
  22:../../../device/inc/bc62xx.h **** /* ---------------------  C32F0xx Specific Interrupt Numbers  --------------------                 
  23:../../../device/inc/bc62xx.h **** 	usb_handler_IRQn              =   0,
  24:../../../device/inc/bc62xx.h ****   	iicd_handler_IRQn             =   1,
  25:../../../device/inc/bc62xx.h ****   	qspi_handler_IRQn             =   2,
  26:../../../device/inc/bc62xx.h ****   	spid_handler_IRQn             =   3,
  27:../../../device/inc/bc62xx.h ****   	uart_handler_IRQn             =   4,
  28:../../../device/inc/bc62xx.h ****   	uartb_handler_IRQn            =   5,
  29:../../../device/inc/bc62xx.h ****   	adcd_handler_IRQn             =   6,
  30:../../../device/inc/bc62xx.h ****   	i2s_handler_IRQn              =   7,
  31:../../../device/inc/bc62xx.h ****   	bt_handler_IRQn               =   8,
  32:../../../device/inc/bc62xx.h **** 	GPIO0_intr						=  9,
  33:../../../device/inc/bc62xx.h **** 	GPIO1_intr						=  10,
  34:../../../device/inc/bc62xx.h **** 	GPIO2_intr						=  11,
  35:../../../device/inc/bc62xx.h **** 	GPIO3_intr						=  12,
  36:../../../device/inc/bc62xx.h **** 	GPIO4_intr						=  13,
  37:../../../device/inc/bc62xx.h **** 	GPIO5_intr						=  14,
  38:../../../device/inc/bc62xx.h **** 	GPIO6_intr						=  15,
  39:../../../device/inc/bc62xx.h **** 	GPIO7_intr						=  16,
  40:../../../device/inc/bc62xx.h **** 	GPIO8_intr						=  17,
  41:../../../device/inc/bc62xx.h **** 	GPIO9_intr						=  18,
  42:../../../device/inc/bc62xx.h **** 	GPIO10_intr						=  19,
  43:../../../device/inc/bc62xx.h **** 	GPIO11_intr						=  20,
  44:../../../device/inc/bc62xx.h **** 	GPIO12_intr						=  21,
  45:../../../device/inc/bc62xx.h **** } IRQn_Type;
  46:../../../device/inc/bc62xx.h **** 
  47:../../../device/inc/bc62xx.h **** /** @addtogroup Configuration_of_CMSIS
  48:../../../device/inc/bc62xx.h ****   * @{
  49:../../../device/inc/bc62xx.h ****   */
  50:../../../device/inc/bc62xx.h **** 
  51:../../../device/inc/bc62xx.h **** 
  52:../../../device/inc/bc62xx.h **** /* ================================================================================ */
  53:../../../device/inc/bc62xx.h **** /* ================      Processor and Core Peripheral Section     ================ */
  54:../../../device/inc/bc62xx.h **** /* ================================================================================ */
  55:../../../device/inc/bc62xx.h **** 
  56:../../../device/inc/bc62xx.h **** /* ----------------Configuration of the Cortex-M0 Processor and Core Peripherals---------------- */
  57:../../../device/inc/bc62xx.h **** #define __CM0_REV                 0x0000            /*!< Cortex-M0 Core Revision                   
  58:../../../device/inc/bc62xx.h **** #define __MPU_PRESENT                  0            /*!< MPU present or not                        
  59:../../../device/inc/bc62xx.h **** #define __NVIC_PRIO_BITS               2            /*!< Number of Bits used for Priority Levels   
  60:../../../device/inc/bc62xx.h **** #define __Vendor_SysTickConfig         0            /*!< Set to 1 if different SysTick Config is us
  61:../../../device/inc/bc62xx.h **** /** @} */ /* End of group Configuration_of_CMSIS */
  62:../../../device/inc/bc62xx.h **** 
  63:../../../device/inc/bc62xx.h **** #include <core_cm0.h>                               /*!< Cortex-M0 processor and core peripherals 
  64:../../../device/inc/bc62xx.h **** */
  65:../../../device/inc/bc62xx.h **** 
  66:../../../device/inc/bc62xx.h **** //******************************************************************************************
  67:../../../device/inc/bc62xx.h **** //start define reg address
  68:../../../device/inc/bc62xx.h **** //******************************************************************************************
  69:../../../device/inc/bc62xx.h **** #define CORE_CHIPID							  0x8000
  70:../../../device/inc/bc62xx.h **** #define CORE_KICK                  0x8003
  71:../../../device/inc/bc62xx.h **** #define CORE_LPM_WR                0x8005
  72:../../../device/inc/bc62xx.h **** #define CORE_MISC_CTRL             0x8006
  73:../../../device/inc/bc62xx.h **** #define CORE_OTP_RDATA             0x8007
  74:../../../device/inc/bc62xx.h **** #define CORE_DMA_START             0x800a
  75:../../../device/inc/bc62xx.h **** #define CORE_RESET                 0x8010
  76:../../../device/inc/bc62xx.h **** #define CORE_ENCRYPT               0x8011
  77:../../../device/inc/bc62xx.h **** #define CORE_UART_TXD              0x8015
  78:../../../device/inc/bc62xx.h **** #define CORE_UCODE_HI              0x8022
  79:../../../device/inc/bc62xx.h **** #define CORE_UCODE_CTRL            0x8023
  80:../../../device/inc/bc62xx.h **** #define CORE_UCODE_LOW             0x8024
  81:../../../device/inc/bc62xx.h **** #define CORE_UCODE_DATA            0x8025
  82:../../../device/inc/bc62xx.h **** #define	CORE_SCS_WDATA						0x8026
  83:../../../device/inc/bc62xx.h **** #define	CORE_SCS_ADDR							0x802a
  84:../../../device/inc/bc62xx.h **** #define	CORE_FLASH_OFFSET					0x802c
  85:../../../device/inc/bc62xx.h **** #define	CORE_FLASH_READ_CMD				0x802f
  86:../../../device/inc/bc62xx.h **** #define	CORE_I2S_CTRL							0x8030
  87:../../../device/inc/bc62xx.h **** #define  CORE_I2S_CLKDIV        	0x8031
  88:../../../device/inc/bc62xx.h **** #define	CORE_I2S_RX_SADDR					0x8032
  89:../../../device/inc/bc62xx.h **** #define	CORE_I2S_TX_SADDR					0x8034
  90:../../../device/inc/bc62xx.h **** #define	CORE_I2S_LEN							0x8036
  91:../../../device/inc/bc62xx.h **** #define	CORE_ADCD_MAP						0x8038
  92:../../../device/inc/bc62xx.h **** #define CORE_ADCD_DELAY						0x8039
  93:../../../device/inc/bc62xx.h **** #define CORE_ADCD_CTRL                 	    0x803B
  94:../../../device/inc/bc62xx.h **** #define	CORE_ADCD_SADDR						0x803c
  95:../../../device/inc/bc62xx.h **** #define	CORE_ADCD_EADDR						0x803e
  96:../../../device/inc/bc62xx.h **** #define	CORE_RTHALFSLOT						0x8040
  97:../../../device/inc/bc62xx.h **** #define	CORE_CLKSEL								0x8042
  98:../../../device/inc/bc62xx.h **** #define	CORE_CONFIG								0x8043
  99:../../../device/inc/bc62xx.h **** #define CORE_UART_CLKSEL               		0X8043
 100:../../../device/inc/bc62xx.h **** #define	CORE_OTP_ADDR_SET					0x8044
 101:../../../device/inc/bc62xx.h **** #define	CORE_OTPD_CTRL						0x8046
 102:../../../device/inc/bc62xx.h **** #define	CORE_OTP_CTRL							0x8046
 103:../../../device/inc/bc62xx.h **** #define	CORE_OTPD_RXADDR					0x8048
 104:../../../device/inc/bc62xx.h **** #define	CORE_OTPD_RXLEN						0x804a
 105:../../../device/inc/bc62xx.h **** #define	CORE_LPM_REG							0x804c
 106:../../../device/inc/bc62xx.h **** #define	CORE_CLKOFF								0x8050
 107:../../../device/inc/bc62xx.h **** #define	CORE_UART_BAUD						0x8052
 108:../../../device/inc/bc62xx.h **** #define	CORE_UART_RX_SADDR				0x8054
 109:../../../device/inc/bc62xx.h **** #define	CORE_UART_RX_EADDR				0x8056
 110:../../../device/inc/bc62xx.h **** #define	CORE_UART_RX_RPTR					0x8058
 111:../../../device/inc/bc62xx.h **** #define	CORE_UART_TX_SADDR				0x805a
 112:../../../device/inc/bc62xx.h **** #define	CORE_UART_TX_EADDR				0x805c
 113:../../../device/inc/bc62xx.h **** #define	CORE_UART_TX_WPTR					0x805e
 114:../../../device/inc/bc62xx.h **** #define	CORE_UART_CTRL						0x8060
 115:../../../device/inc/bc62xx.h **** #define	CORE_GPIO_KEY							0x8061
 116:../../../device/inc/bc62xx.h **** #define	CORE_CORDIC_MODE					0x8063
 117:../../../device/inc/bc62xx.h **** #define	CORE_SUM_EN								0x8063
 118:../../../device/inc/bc62xx.h **** #define	CORE_ROWCOLUMN_NUM				0x8064
 119:../../../device/inc/bc62xx.h **** #define	CORE_SCANCYCLE_TIMER			0x8065
 120:../../../device/inc/bc62xx.h **** #define	CORE_U_DEBOUNCE						0x8066
 121:../../../device/inc/bc62xx.h **** #define	CORE_M_DEBOUNCE						0x8067
 122:../../../device/inc/bc62xx.h **** #define	CORE_MODKEY								0x8068
 123:../../../device/inc/bc62xx.h **** #define	CORE_KSCTRL								0x8070
 124:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_CTRL						0x8071
 125:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_BAUD						0x8072
 126:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RX_SADDR				0x8074
 127:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RX_EADDR				0x8076
 128:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RX_RPTR				0x8078
 129:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_TX_SADDR				0x807a
 130:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_TX_EADDR				0x807c
 131:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_TX_WPTR				0x807e
 132:../../../device/inc/bc62xx.h **** #define	CORE_GPIO_CONF						0x8080
 133:../../../device/inc/bc62xx.h **** #define CORE_GPIO0_CONF                 				0X8080
 134:../../../device/inc/bc62xx.h **** #define CORE_GPIO1_CONF                 				0X8081
 135:../../../device/inc/bc62xx.h **** #define CORE_GPIO2_CONF                 				0X8082
 136:../../../device/inc/bc62xx.h **** #define CORE_GPIO3_CONF                 				0X8083
 137:../../../device/inc/bc62xx.h **** #define CORE_GPIO4_CONF                 				0X8084
 138:../../../device/inc/bc62xx.h **** #define CORE_GPIO5_CONF                 				0X8085
 139:../../../device/inc/bc62xx.h **** #define CORE_GPIO6_CONF                 				0X8086
 140:../../../device/inc/bc62xx.h **** #define CORE_GPIO7_CONF                 				0X8087
 141:../../../device/inc/bc62xx.h **** #define CORE_GPIO8_CONF                 				0X8088
 142:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_CTRL						0x80a0
 143:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_DELAY						0x80a1
 144:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_TXLEN						0x80a2
 145:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_TXADDR					0x80a4
 146:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_RXADDR					0x80a6
 147:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_RXLEN						0x80a8
 148:../../../device/inc/bc62xx.h **** #define	CORE_IICD_CTRL						0x80aa
 149:../../../device/inc/bc62xx.h **** #define  CORE_IICD_SCL_LOW              0x80ab
 150:../../../device/inc/bc62xx.h **** #define  CORE_IICD_SCL_HIGH             0x80ac
 151:../../../device/inc/bc62xx.h **** #define  CORE_IICD_START_SETUP          0x80ad
 152:../../../device/inc/bc62xx.h **** #define  CORE_IICD_START_HOLD           0x80ae
 153:../../../device/inc/bc62xx.h **** #define  CORE_IICD_STOP_SETUP           0x80af
 154:../../../device/inc/bc62xx.h **** #define  CORE_IICD_DATA_SETUP           0x80b0
 155:../../../device/inc/bc62xx.h **** #define  CORE_IICD_DATA_HOLD            0x80b1
 156:../../../device/inc/bc62xx.h **** #define	CORE_IICD_TXLEN								0x80b2
 157:../../../device/inc/bc62xx.h **** #define	CORE_IICD_TXADDR							0x80b4
 158:../../../device/inc/bc62xx.h **** #define	CORE_IICD_RXADDR							0x80b6
 159:../../../device/inc/bc62xx.h **** #define	CORE_IICD_RXLEN							0x80b8
 160:../../../device/inc/bc62xx.h **** #define	CORE_SPID_CTRL							0x80ba
 161:../../../device/inc/bc62xx.h **** #define	CORE_SPID_DELAY							0x80bb
 162:../../../device/inc/bc62xx.h **** #define	CORE_SPID_TXLEN						0x80bc
 163:../../../device/inc/bc62xx.h **** #define	CORE_SPID_TXADDR					0x80be
 164:../../../device/inc/bc62xx.h **** #define	CORE_SPID_RXADDR					0x80c0
 165:../../../device/inc/bc62xx.h **** #define	CORE_SPID_RXLEN						0x80c2
 166:../../../device/inc/bc62xx.h **** #define	CORE_CORDIC_A							0x80c4
 167:../../../device/inc/bc62xx.h **** #define	CORE_CORDIC_B							0x80c8
 168:../../../device/inc/bc62xx.h **** #define	CORE_BIST_CTRL_REG				0x80cc
 169:../../../device/inc/bc62xx.h **** #define	CORE_CCNT_BIT							0x80cc
 170:../../../device/inc/bc62xx.h **** #define  CORE_PWM0_PCNT                 0x80cd
 171:../../../device/inc/bc62xx.h **** #define  CORE_PWM0_NCNT                 0x80cf
 172:../../../device/inc/bc62xx.h **** #define	CORE_PWM0_CTRL						0x80d1
 173:../../../device/inc/bc62xx.h **** #define  CORE_PWM1_PCNT                 0x80d2
 174:../../../device/inc/bc62xx.h **** #define  CORE_PWM1_NCNT                 0x80d4
 175:../../../device/inc/bc62xx.h **** #define	CORE_PWM1_CTRL						0x80d6
 176:../../../device/inc/bc62xx.h **** #define  CORE_PWM2_PCNT                 0x80d7
 177:../../../device/inc/bc62xx.h **** #define  CORE_PWM2_NCNT                 0x80d9
 178:../../../device/inc/bc62xx.h **** #define	CORE_PWM2_CTRL						0x80db
 179:../../../device/inc/bc62xx.h **** #define  CORE_PWM3_PCNT                 0x80dc
 180:../../../device/inc/bc62xx.h **** #define  CORE_PWM3_NCNT                 0x80de
 181:../../../device/inc/bc62xx.h **** #define	CORE_PWM3_CTRL						0x80e0
 182:../../../device/inc/bc62xx.h **** #define  CORE_PWM4_PCNT                 0x80e1
 183:../../../device/inc/bc62xx.h **** #define  CORE_PWM4_NCNT                 0x80e3
 184:../../../device/inc/bc62xx.h **** #define	CORE_PWM4_CTRL						0x80e5
 185:../../../device/inc/bc62xx.h **** #define  CORE_PWM5_PCNT                 0x80e6
 186:../../../device/inc/bc62xx.h **** #define  CORE_PWM5_NCNT                 0x80e8
 187:../../../device/inc/bc62xx.h **** #define	CORE_PWM5_CTRL						0x80ea
 188:../../../device/inc/bc62xx.h **** #define  CORE_PWM6_PCNT                 0x80eb
 189:../../../device/inc/bc62xx.h **** #define  CORE_PWM6_NCNT                 0x80ed
 190:../../../device/inc/bc62xx.h **** #define	CORE_PWM6_CTRL						0x80ef
 191:../../../device/inc/bc62xx.h **** #define  CORE_PWM7_PCNT                 0x80f0
 192:../../../device/inc/bc62xx.h **** #define  CORE_PWM7_NCNT                 0x80f2
 193:../../../device/inc/bc62xx.h **** #define	CORE_PWM7_CTRL						0x80f4
 194:../../../device/inc/bc62xx.h **** #define	CORE_CVSD_CTRL						0x80f5
 195:../../../device/inc/bc62xx.h **** #define	CORE_CVSDIN_SADDR					0x80f6
 196:../../../device/inc/bc62xx.h **** #define	CORE_CVSDOUT_SADDR				0x80f8
 197:../../../device/inc/bc62xx.h **** #define	CORE_CVSD_LEN							0x80fa
 198:../../../device/inc/bc62xx.h **** #define	CORE_PCMIN_SADDR					0x80fc
 199:../../../device/inc/bc62xx.h **** #define	CORE_PCMOUT_SADDR					0x80fe
 200:../../../device/inc/bc62xx.h **** #define	CORE_DAC_SADDR						0x8100
 201:../../../device/inc/bc62xx.h **** #define	CORE_DAC_LEN							0x8102
 202:../../../device/inc/bc62xx.h **** #define	CORE_DAC_CTRL							0x8104
 203:../../../device/inc/bc62xx.h **** #define	CORE_VOL_TEST							0x8105
 204:../../../device/inc/bc62xx.h **** #define	CORE_THRESHOLD_GAIN				0x8106
 205:../../../device/inc/bc62xx.h **** #define	CORE_THRESHOLD_MAX				0x8108
 206:../../../device/inc/bc62xx.h **** #define	CORE_VOX_TIMER_WINDOW			0x810a
 207:../../../device/inc/bc62xx.h **** #define	CORE_VOX_CTRL							0x810b
 208:../../../device/inc/bc62xx.h **** #define	CORE_DS_COEF_A						0x810c
 209:../../../device/inc/bc62xx.h **** #define	CORE_CALIBRATION_WINDOW		0x810f
 210:../../../device/inc/bc62xx.h **** #define	CORE_CLKN									0x8300
 211:../../../device/inc/bc62xx.h **** #define	CORE_EXTMCLK							0x8304
 212:../../../device/inc/bc62xx.h **** #define	CORE_MISC_STATUS					0x8308
 213:../../../device/inc/bc62xx.h **** #define	CORE_REG_ZW_COUNTER				0x8309
 214:../../../device/inc/bc62xx.h **** #define	CORE_UART_STATUS					0x830c
 215:../../../device/inc/bc62xx.h **** #define	CORE_UART_RBAUD						0x830c
 216:../../../device/inc/bc62xx.h **** #define	CORE_UART_TX_ITEMS				0x830e
 217:../../../device/inc/bc62xx.h **** #define	CORE_UART_TX_RPTR					0x8310
 218:../../../device/inc/bc62xx.h **** #define	CORE_UART_RX_ITEMS				0x8312
 219:../../../device/inc/bc62xx.h **** #define	CORE_UART_RX_WPTR					0x8314
 220:../../../device/inc/bc62xx.h **** #define	CORE_ADCD_ADDR						0x8316
 221:../../../device/inc/bc62xx.h **** #define	CORE_KEY_STAT							0x8318
 222:../../../device/inc/bc62xx.h **** #define	CORE_KEY_EVENT						0x8319
 223:../../../device/inc/bc62xx.h **** #define	CORE_KEY_EVENT_NUM				0x831a
 224:../../../device/inc/bc62xx.h **** #define	CORE_DEBUG_BAUD						0x831b
 225:../../../device/inc/bc62xx.h **** #define	CORE_GPIO_IN							0x831c
 226:../../../device/inc/bc62xx.h **** #define	CORE_I2S_WRPTR						0x8320
 227:../../../device/inc/bc62xx.h **** #define	CORE_I2S_RDPTR						0x8322
 228:../../../device/inc/bc62xx.h **** #define	CORE_SPID_REMAIN					0x8324
 229:../../../device/inc/bc62xx.h **** #define	CORE_OTPD_REMAIN					0x8326
 230:../../../device/inc/bc62xx.h **** #define	CORE_QSPI_REMAIN					0x8328
 231:../../../device/inc/bc62xx.h **** #define	CORE_IICD_REMAIN					0x832a
 232:../../../device/inc/bc62xx.h **** #define	CORE_SARDATA							0x832c
 233:../../../device/inc/bc62xx.h **** #define	CORE_OTP_ADDR							0x832e
 234:../../../device/inc/bc62xx.h **** #define	CORE_DMA_STATUS						0x8330
 235:../../../device/inc/bc62xx.h **** #define	CORE_PERF_STATUS					0x8331
 236:../../../device/inc/bc62xx.h **** #define	CORE_CORDIC_OUT						0x8332
 237:../../../device/inc/bc62xx.h **** #define	CORE_LPM_CTRL							0x8336
 238:../../../device/inc/bc62xx.h **** #define	CORE_LPM_STATUS						0x8342
 239:../../../device/inc/bc62xx.h **** #define	CORE_CCNT_COUNTER					0x834b
 240:../../../device/inc/bc62xx.h **** #define	CORE_BIST_DONE						0x834e
 241:../../../device/inc/bc62xx.h **** #define	CORE_BIST_FAIL						0x8350
 242:../../../device/inc/bc62xx.h **** #define	CORE_SUMDATA							0x8352
 243:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_STATUS					0x8354
 244:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RBAUD					0x8354
 245:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_TX_ITEMS				0x8356
 246:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_TX_RPTR				0x8358
 247:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RX_ITEMS				0x835a
 248:../../../device/inc/bc62xx.h **** #define	CORE_UARTB_RX_WPTR				0x835c
 249:../../../device/inc/bc62xx.h **** #define	CORE_SCS_RDATA						0x835e
 250:../../../device/inc/bc62xx.h **** #define	CORE_PCMIN_PTR						0x8362
 251:../../../device/inc/bc62xx.h **** #define	CORE_PCMOUT_PTR						0x8364
 252:../../../device/inc/bc62xx.h **** #define	CORE_CVSDIN_PTR						0x8366
 253:../../../device/inc/bc62xx.h **** #define	CORE_CVSDOUT_PTR					0x8368
 254:../../../device/inc/bc62xx.h **** #define CORE_DAC_OUTPUT_PTR					0x836a
 255:../../../device/inc/bc62xx.h **** 
 256:../../../device/inc/bc62xx.h **** #define CORE_SARADC_CONFIG1				0x8971
 257:../../../device/inc/bc62xx.h **** #define CORE_SARADC_CONFIG2				0x8972
 258:../../../device/inc/bc62xx.h **** #define CORE_SARADC_CONFIG3				0x8973
 259:../../../device/inc/bc62xx.h **** #define CORE_SARADC_CONFIG4				0x8974
 260:../../../device/inc/bc62xx.h **** #define CORE_RF_ADC_CONFIG				0x8906
 261:../../../device/inc/bc62xx.h **** //high pass filter
 262:../../../device/inc/bc62xx.h **** #define CORE_MIC_HPF   						0x8114
 263:../../../device/inc/bc62xx.h **** #define CORE_MIC_HPF_CTR					0x8115
 264:../../../device/inc/bc62xx.h **** 
 265:../../../device/inc/bc62xx.h **** 
 266:../../../device/inc/bc62xx.h **** #define CORE_SBC_SADDR 0x810a 
 267:../../../device/inc/bc62xx.h **** #define CORE_SBC_DADDR 0x810c 
 268:../../../device/inc/bc62xx.h **** #define CORE_SBC_SLEN  0x810e 
 269:../../../device/inc/bc62xx.h **** #define CORE_SBC_DLEN  0x8110 
 270:../../../device/inc/bc62xx.h **** #define CORE_SBC_SWP   0x8112 
 271:../../../device/inc/bc62xx.h **** #define CORE_SBC_SRP   0x836c 
 272:../../../device/inc/bc62xx.h **** #define CORE_SBC_DWP   0x836e 
 273:../../../device/inc/bc62xx.h **** #define CORE_EXE_ADDR  0x8370 
 274:../../../device/inc/bc62xx.h **** #define CORE_SBC_CTRL    0x8064
 275:../../../device/inc/bc62xx.h **** #define CORE_SBC_CRL    0x800b
 276:../../../device/inc/bc62xx.h **** 
 277:../../../device/inc/bc62xx.h **** 
 278:../../../device/inc/bc62xx.h **** #define CORE_USB_CONFIG 		 0x8c00
 279:../../../device/inc/bc62xx.h **** #define CORE_USB_INT_MASK  		 0x8c01
 280:../../../device/inc/bc62xx.h **** #define CORE_USB_ADDR  			 0x8c04
 281:../../../device/inc/bc62xx.h **** #define CORE_USB_TRIG  			 0x8c10
 282:../../../device/inc/bc62xx.h **** #define CORE_USB_STALL			 0x8c11
 283:../../../device/inc/bc62xx.h **** #define CORE_USB_CLEAR  		 0x8c12
 284:../../../device/inc/bc62xx.h **** #define CORE_USB_EP				 0X8C18
 285:../../../device/inc/bc62xx.h **** #define CORE_USB_DFIFO(x)   			 (0x8c18+x)
 286:../../../device/inc/bc62xx.h **** #define CORE_USB_EP_LEN  		 0x8c20
 287:../../../device/inc/bc62xx.h **** 
 288:../../../device/inc/bc62xx.h **** #define CORE_USB_STATUS 		 0x8c26
 289:../../../device/inc/bc62xx.h **** #define CORE_USB_FIFO_EMPTY 	 0x8c27
 290:../../../device/inc/bc62xx.h **** 
 291:../../../device/inc/bc62xx.h **** 
 292:../../../device/inc/bc62xx.h **** //************************************************************************************************
 293:../../../device/inc/bc62xx.h **** //end define reg address
 294:../../../device/inc/bc62xx.h **** //************************************************************************************************
 295:../../../device/inc/bc62xx.h **** 
 296:../../../device/inc/bc62xx.h **** //*****************************************************************************
 297:../../../device/inc/bc62xx.h **** //config gpio selected function
 298:../../../device/inc/bc62xx.h **** //*****************************************************************************
 299:../../../device/inc/bc62xx.h **** #define  GPCFG_INPUT			0  
 300:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_NCS        	2  
 301:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_SCK        	3  
 302:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_IO0        		4  
 303:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_IO1        		5  
 304:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_IO2        		6  
 305:../../../device/inc/bc62xx.h **** #define  GPCFG_QSPI_IO3        		7  
 306:../../../device/inc/bc62xx.h **** #define  GPCFG_UART_TXD        	8  
 307:../../../device/inc/bc62xx.h **** #define  GPCFG_UART_RXD        	9  
 308:../../../device/inc/bc62xx.h **** #define  GPCFG_UART_RTS        	10 
 309:../../../device/inc/bc62xx.h **** #define  GPCFG_UART_CTS        	11 
 310:../../../device/inc/bc62xx.h **** #define  GPCFG_UARTB_TXD       	12 
 311:../../../device/inc/bc62xx.h **** #define  GPCFG_UARTB_RXD       	13 
 312:../../../device/inc/bc62xx.h **** #define  GPCFG_UARTB_RTS       	14 
 313:../../../device/inc/bc62xx.h **** #define  GPCFG_UARTB_CTS       	15 
 314:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT0        	16 
 315:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT1        	17 
 316:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT2        	18 
 317:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT3        	19 
 318:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT4        	20 
 319:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT5        	21 
 320:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT6        	22 
 321:../../../device/inc/bc62xx.h **** #define  GPCFG_PWM_OUT7        	23 
 322:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_DOUT        	24 
 323:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_LRCKOUT     	25 
 324:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_CLKOUT      	26 
 325:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_DIN         		28 
 326:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_LRCKIN      	29 
 327:../../../device/inc/bc62xx.h **** #define  GPCFG_I2S_CLKIN       		30 
 328:../../../device/inc/bc62xx.h **** #define  GPCFG_SPID_MISO       	31 
 329:../../../device/inc/bc62xx.h **** #define  GPCFG_SPID_NCS        	32 
 330:../../../device/inc/bc62xx.h **** #define  GPCFG_SPID_SCK        	33 
 331:../../../device/inc/bc62xx.h **** #define  GPCFG_SPID_MOSI       	34 
 332:../../../device/inc/bc62xx.h **** #define  GPCFG_SPID_SDIO       	35 
 333:../../../device/inc/bc62xx.h **** #define  GPCFG_JTAG_SWCLK      	36 
 334:../../../device/inc/bc62xx.h **** #define  GPCFG_JTAG_SWDAT      	37 
 335:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_X0         	38 
 336:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_X1         	39 
 337:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_Y0         	40 
 338:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_Y1         	41 
 339:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_Z0         		42 
 340:../../../device/inc/bc62xx.h **** #define  GPCFG_QDEC_Z1         		43 
 341:../../../device/inc/bc62xx.h **** #define  GPCFG_IIC_SCL         		44 
 342:../../../device/inc/bc62xx.h **** #define  GPCFG_IIC_SDA        		45 
 343:../../../device/inc/bc62xx.h **** #define  GPCFG_OUTPUT_LOW      	62 
 344:../../../device/inc/bc62xx.h **** #define  GPCFG_OUTPUT_HIGH     	63
 345:../../../device/inc/bc62xx.h **** #define  GPCFG_PULLUP			0x40 
 346:../../../device/inc/bc62xx.h **** #define  GPCFG_PULLDOWN        	0x80 
 347:../../../device/inc/bc62xx.h **** #define  GPCFG_NO_IE           		0xc0
 348:../../../device/inc/bc62xx.h **** //*****************************************************************************
 349:../../../device/inc/bc62xx.h **** //end config gpio selected function
 350:../../../device/inc/bc62xx.h **** //*****************************************************************************
 351:../../../device/inc/bc62xx.h **** 
 352:../../../device/inc/bc62xx.h **** 
 353:../../../device/inc/bc62xx.h **** //*************************************************************************************
 354:../../../device/inc/bc62xx.h **** //interrupt id
 355:../../../device/inc/bc62xx.h **** //*************************************************************************************
 356:../../../device/inc/bc62xx.h **** #define	USB_INTID		0
 357:../../../device/inc/bc62xx.h **** #define	IICD_INTID		1
 358:../../../device/inc/bc62xx.h **** #define	QSPI_INTID		2
 359:../../../device/inc/bc62xx.h **** #define	SPID_INTID		3
 360:../../../device/inc/bc62xx.h **** #define	KEY_INTID		4
 361:../../../device/inc/bc62xx.h **** #define	UART_INTID		5
 362:../../../device/inc/bc62xx.h **** #define	UARTB_INTID	6
 363:../../../device/inc/bc62xx.h **** #define	ADCD_INTID		7
 364:../../../device/inc/bc62xx.h **** #define	I2S_INTID		8
 365:../../../device/inc/bc62xx.h **** #define	BT_INTID		9
 366:../../../device/inc/bc62xx.h **** #define	RSA_INTID		10
 367:../../../device/inc/bc62xx.h **** //*************************************************************************************
 368:../../../device/inc/bc62xx.h **** //end interrupt id
 369:../../../device/inc/bc62xx.h **** //*************************************************************************************
 370:../../../device/inc/bc62xx.h **** 
 371:../../../device/inc/bc62xx.h **** 
 372:../../../device/inc/bc62xx.h **** #define reg_map(reg)		((int)(reg) | 0x10000000)
 373:../../../device/inc/bc62xx.h **** #define reg_map_m0(reg)	((int)(reg) | 0x10010000)
 374:../../../device/inc/bc62xx.h **** #define PREFETCH_LINE(addr)	*(volatile int*)0x20000000 = addr
 375:../../../device/inc/bc62xx.h **** #define des_ctrl			*(volatile uint8_t*)0x30000002
 376:../../../device/inc/bc62xx.h **** #define des_key(x)		*(volatile uint8_t*)(0x30000003 + x)
 377:../../../device/inc/bc62xx.h **** #define des_in(x)			*(volatile uint8_t*)(0x30000018 + x)
 378:../../../device/inc/bc62xx.h **** #define crypt_status		*(volatile uint8_t*)0x30010000
 379:../../../device/inc/bc62xx.h **** #define des_out(x)			*(volatile uint8_t*)(0x30010004 + x)
 380:../../../device/inc/bc62xx.h **** #define des_start			*(volatile uint8_t*)0x30008000
 381:../../../device/inc/bc62xx.h **** #define rsa_exp(x)			*(volatile int32_t*)(0x30020000 + x*4)
 382:../../../device/inc/bc62xx.h **** #define rsa_out(x)			*(volatile int32_t*)(0x30020000 + x*4)
 383:../../../device/inc/bc62xx.h **** #define rsa_in(x)			*(volatile int32_t*)(0x30020080 + x*4)
 384:../../../device/inc/bc62xx.h **** #define rsa_mod(x)		*(volatile int32_t*)(0x30020100 + x*4)
 385:../../../device/inc/bc62xx.h **** #define rsa_ctrl			*(volatile int32_t*)0x30020180
 386:../../../device/inc/bc62xx.h **** 
 387:../../../device/inc/bc62xx.h **** #define NVIC_SETENA		*(volatile int32_t*)0xe000e100
 388:../../../device/inc/bc62xx.h **** #define NVIC_CLRENA		*(volatile int32_t*)0xe000e180
 389:../../../device/inc/bc62xx.h **** #define NVIC_ISPR		*(volatile int32_t*)0xe000e200
 390:../../../device/inc/bc62xx.h **** #define NVIC_ICPR		*(volatile int32_t*)0xe000e280
 391:../../../device/inc/bc62xx.h **** #define NVIC_SETPEND      *(volatile int32_t*)0xe000e200
 392:../../../device/inc/bc62xx.h **** #define NVIC_CLRPEND      *(volatile int32_t*)0xe000e280
 393:../../../device/inc/bc62xx.h **** #define NVIC_00_03_IPR		*(volatile int32_t*)0xe000e400
 394:../../../device/inc/bc62xx.h **** #define NVIC_04_07_IPR		*(volatile int32_t*)0xe000e404
 395:../../../device/inc/bc62xx.h **** #define NVIC_08_11_IPR		*(volatile int32_t*)0xe000e408
 396:../../../device/inc/bc62xx.h **** #define NVIC_12_15_IPR		*(volatile int32_t*)0xe000e40C
 397:../../../device/inc/bc62xx.h **** #define NVIC_16_19_IPR		*(volatile int32_t*)0xe000e410
 398:../../../device/inc/bc62xx.h **** #define NVIC_20_23_IPR		*(volatile int32_t*)0xe000e414
 399:../../../device/inc/bc62xx.h **** #define NVIC_24_27_IPR		*(volatile int32_t*)0xe000e418
 400:../../../device/inc/bc62xx.h **** #define NVIC_28_31_IPR		*(volatile int32_t*)0xe000e40C
 401:../../../device/inc/bc62xx.h **** 
 402:../../../device/inc/bc62xx.h **** #define CPU_MHZ        (48*1000000)
 403:../../../device/inc/bc62xx.h **** /* SysTick registers */  
 404:../../../device/inc/bc62xx.h **** /* SysTick control & status */ 
 405:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CSR     ((volatile unsigned int *)0xE000E010)
 406:../../../device/inc/bc62xx.h **** /* SysTick Reload value */ 
 407:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_RVR     ((volatile unsigned int *)0xE000E014)
 408:../../../device/inc/bc62xx.h **** /* SysTick Current value */ 
 409:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CVR     ((volatile unsigned int *)0xE000E018)
 410:../../../device/inc/bc62xx.h **** /* SysTick CSR register bits */ 
 411:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CSR_COUNTFLAG (1 << 16)
 412:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CSR_CLKSOURCE (1 << 2)
 413:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CSR_TICKINT   (1 << 1)
 414:../../../device/inc/bc62xx.h **** #define INITCPU_SYST_CSR_ENABLE    (1 << 0)
 415:../../../device/inc/bc62xx.h **** 
 416:../../../device/inc/bc62xx.h **** static inline void enable_intr(int intid)   { NVIC_SETENA |= 1 << intid;}
 417:../../../device/inc/bc62xx.h **** static inline void disable_intr(int intid)  { NVIC_CLRENA |= 1 << intid;}
 418:../../../device/inc/bc62xx.h **** 
 419:../../../device/inc/bc62xx.h **** typedef unsigned char byte;
 420:../../../device/inc/bc62xx.h **** typedef unsigned short word;
 421:../../../device/inc/bc62xx.h **** 
 422:../../../device/inc/bc62xx.h **** void _nop() __attribute__((optimize("O0")));
 423:../../../device/inc/bc62xx.h **** 
 424:../../../device/inc/bc62xx.h **** #define TO_16BIT_ADDR(A) (((int)A)&0xFFFF)
 425:../../../device/inc/bc62xx.h **** 
 426:../../../device/inc/bc62xx.h **** #define HREAD(reg)		*(volatile byte*)(reg_map(reg))
 427:../../../device/inc/bc62xx.h **** #define HREADW(reg)		(int)HREAD(reg) | HREAD(reg + 1) << 8
 428:../../../device/inc/bc62xx.h **** #define HWRITE(reg, val)	HREAD(reg) = (byte)(val)
 429:../../../device/inc/bc62xx.h **** #define HWRITEW(reg, val)	do { HWRITE(reg, (int)(val));HWRITE(reg + 1, (int)(val) >> 8); }while(0)
 430:../../../device/inc/bc62xx.h **** 
 431:../../../device/inc/bc62xx.h **** #define HWRITE24BIT(reg,val) do { HWRITE(reg, (int)(val));HWRITE(reg + 1, (int)(val) >> 8); HWRITE(
 432:../../../device/inc/bc62xx.h **** //#define HWOR(reg, val)	HWRITE(reg, HREAD(reg) | (val))
 433:../../../device/inc/bc62xx.h **** 
 434:../../../device/inc/bc62xx.h **** #define HWOR(reg, val)	HWRITE(reg, ((HREAD(reg) )| (val)))
 435:../../../device/inc/bc62xx.h **** #define HWCOR(reg, val)	HWRITE(reg, HREAD(reg) & ~(val))
 436:../../../device/inc/bc62xx.h **** 
 437:../../../device/inc/bc62xx.h **** //#define SETBIT(reg, val)	HWRITE(reg, HREAD(reg) | (val))
 438:../../../device/inc/bc62xx.h **** //#define CLRBIT(reg, val)	HWRITE(reg, HREAD(reg) & ~(val))
 439:../../../device/inc/bc62xx.h **** 
 440:../../../device/inc/bc62xx.h **** #define BW(addr)			(int)*(addr) << 24 | (int)*(addr + 1) << 16 | (int)*(addr + 2) << 8 | *(addr + 3
 441:../../../device/inc/bc62xx.h **** 
 442:../../../device/inc/bc62xx.h **** static inline void hw_delay() 
 443:../../../device/inc/bc62xx.h **** {
  27              		.loc 1 443 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 444:../../../device/inc/bc62xx.h **** 	__asm__ __volatile__("nop");
  32              		.loc 1 444 0
  33              		.syntax divided
  34              	@ 444 "../../../device/inc/bc62xx.h" 1
  35 0000 C046     		nop
  36              	@ 0 "" 2
 445:../../../device/inc/bc62xx.h **** 	__asm__ __volatile__("nop");
  37              		.loc 1 445 0
  38              	@ 445 "../../../device/inc/bc62xx.h" 1
  39 0002 C046     		nop
  40              	@ 0 "" 2
 446:../../../device/inc/bc62xx.h **** 	__asm__ __volatile__("nop");
  41              		.loc 1 446 0
  42              	@ 446 "../../../device/inc/bc62xx.h" 1
  43 0004 C046     		nop
  44              	@ 0 "" 2
 447:../../../device/inc/bc62xx.h **** 	__asm__ __volatile__("nop");
  45              		.loc 1 447 0
  46              	@ 447 "../../../device/inc/bc62xx.h" 1
  47 0006 C046     		nop
  48              	@ 0 "" 2
 448:../../../device/inc/bc62xx.h **** 	__asm__ __volatile__("nop");
  49              		.loc 1 448 0
  50              	@ 448 "../../../device/inc/bc62xx.h" 1
  51 0008 C046     		nop
  52              	@ 0 "" 2
 449:../../../device/inc/bc62xx.h **** }
  53              		.loc 1 449 0
  54              		.thumb
  55              		.syntax unified
  56              		@ sp needed
  57 000a 7047     		bx	lr
  58              		.cfi_endproc
  59              	.LFE37:
  61              		.align	1
  62              		.global	bc_gpio_init
  63              		.code	16
  64              		.thumb_func
  66              	bc_gpio_init:
  67              	.LFB41:
  68              		.file 2 "../../../drivers/hal/bc62xx_gpio.c"
   1:../../../drivers/hal/bc62xx_gpio.c **** #include "bc62xx_gpio.h"
   2:../../../drivers/hal/bc62xx_gpio.c **** #include "common.h"
   3:../../../drivers/hal/bc62xx_gpio.c **** 
   4:../../../drivers/hal/bc62xx_gpio.c **** #ifndef RELEASE 
   5:../../../drivers/hal/bc62xx_gpio.c **** #define IS_VALID_PIN(PIN)	((PIN == GPIO_UART_RX) || \
   6:../../../drivers/hal/bc62xx_gpio.c **** 							(PIN == GPIO_UART_TX) || \
   7:../../../drivers/hal/bc62xx_gpio.c **** 							(PIN == GPIO_ADC) || \
   8:../../../drivers/hal/bc62xx_gpio.c **** 							(PIN == GPIO_PWM5) || \
   9:../../../drivers/hal/bc62xx_gpio.c **** 							(PIN == GPIO_PWM4) || \
  10:../../../drivers/hal/bc62xx_gpio.c **** 							(PIN == GPIO_PWM3) || \
  11:../../../drivers/hal/bc62xx_gpio.c **** 							(PIN == GPIO_PWM2) || \
  12:../../../drivers/hal/bc62xx_gpio.c **** 							(PIN == GPIO_PWM1))
  13:../../../drivers/hal/bc62xx_gpio.c **** #else
  14:../../../drivers/hal/bc62xx_gpio.c **** #define IS_VALID_PIN(PIN)
  15:../../../drivers/hal/bc62xx_gpio.c **** #endif
  16:../../../drivers/hal/bc62xx_gpio.c **** 
  17:../../../drivers/hal/bc62xx_gpio.c **** void bc_gpio_init(uint8_t pin, GPIO_CFG* t)
  18:../../../drivers/hal/bc62xx_gpio.c **** {
  69              		.loc 2 18 0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74              	.LVL0:
  19:../../../drivers/hal/bc62xx_gpio.c **** 	ASSERT(t != NULL);
  75              		.loc 2 19 0
  76 000c 0029     		cmp	r1, #0
  77 000e 00D1     		bne	.L10
  78              	.L9:
  79 0010 FEE7     		b	.L9
  80              	.L10:
  81 0012 0123     		movs	r3, #1
  82 0014 1C28     		cmp	r0, #28
  83 0016 03D8     		bhi	.L5
  84 0018 074A     		ldr	r2, .L12
  85 001a 0123     		movs	r3, #1
  86 001c C240     		lsrs	r2, r2, r0
  87 001e 9343     		bics	r3, r2
  88              	.L5:
  89 0020 DBB2     		uxtb	r3, r3
  90              	.L6:
  20:../../../drivers/hal/bc62xx_gpio.c **** 	ASSERT(IS_VALID_PIN(pin));
  91              		.loc 2 20 0 discriminator 7
  92 0022 002B     		cmp	r3, #0
  93 0024 FDD1     		bne	.L6
  21:../../../drivers/hal/bc62xx_gpio.c **** 	HWRITE(CORE_GPIO_CONF + pin, *(uint8_t*)t);
  94              		.loc 2 21 0
  95 0026 054B     		ldr	r3, .L12+4
  22:../../../drivers/hal/bc62xx_gpio.c **** }
  96              		.loc 2 22 0
  97              		@ sp needed
  21:../../../drivers/hal/bc62xx_gpio.c **** 	HWRITE(CORE_GPIO_CONF + pin, *(uint8_t*)t);
  98              		.loc 2 21 0
  99 0028 C018     		adds	r0, r0, r3
 100              	.LVL1:
 101 002a 8023     		movs	r3, #128
 102 002c 5B05     		lsls	r3, r3, #21
 103 002e 1843     		orrs	r0, r3
 104 0030 0B78     		ldrb	r3, [r1]
 105 0032 0370     		strb	r3, [r0]
 106              		.loc 2 22 0
 107 0034 7047     		bx	lr
 108              	.L13:
 109 0036 C046     		.align	2
 110              	.L12:
 111 0038 4040881B 		.word	461914176
 112 003c 80800000 		.word	32896
 113              		.cfi_endproc
 114              	.LFE41:
 116              		.align	1
 117              		.global	bc_gpio_deinit
 118              		.code	16
 119              		.thumb_func
 121              	bc_gpio_deinit:
 122              	.LFB42:
  23:../../../drivers/hal/bc62xx_gpio.c **** 
  24:../../../drivers/hal/bc62xx_gpio.c **** void bc_gpio_deinit(uint8_t pin, GPIO_CFG* t)
  25:../../../drivers/hal/bc62xx_gpio.c **** {
 123              		.loc 2 25 0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 0
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127              		@ link register save eliminated.
 128              	.LVL2:
  26:../../../drivers/hal/bc62xx_gpio.c **** 	ASSERT(t != NULL);
 129              		.loc 2 26 0
 130 0040 0029     		cmp	r1, #0
 131 0042 00D1     		bne	.L22
 132              	.L21:
 133 0044 FEE7     		b	.L21
 134              	.L22:
 135 0046 0123     		movs	r3, #1
 136 0048 1C28     		cmp	r0, #28
 137 004a 03D8     		bhi	.L17
 138 004c 034A     		ldr	r2, .L23
 139 004e 0123     		movs	r3, #1
 140 0050 C240     		lsrs	r2, r2, r0
 141 0052 9343     		bics	r3, r2
 142              	.L17:
 143 0054 DBB2     		uxtb	r3, r3
 144              	.L18:
  27:../../../drivers/hal/bc62xx_gpio.c **** 	ASSERT(IS_VALID_PIN(pin));
 145              		.loc 2 27 0 discriminator 7
 146 0056 002B     		cmp	r3, #0
 147 0058 FDD1     		bne	.L18
  28:../../../drivers/hal/bc62xx_gpio.c **** }
 148              		.loc 2 28 0
 149              		@ sp needed
 150 005a 7047     		bx	lr
 151              	.L24:
 152              		.align	2
 153              	.L23:
 154 005c 4040881B 		.word	461914176
 155              		.cfi_endproc
 156              	.LFE42:
 158              		.align	1
 159              		.global	bc_gpio_set
 160              		.code	16
 161              		.thumb_func
 163              	bc_gpio_set:
 164              	.LFB43:
  29:../../../drivers/hal/bc62xx_gpio.c **** 
  30:../../../drivers/hal/bc62xx_gpio.c **** void bc_gpio_set(uint8_t pin, bool val)
  31:../../../drivers/hal/bc62xx_gpio.c **** {
 165              		.loc 2 31 0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              	.LVL3:
 170 0060 70B5     		push	{r4, r5, r6, lr}
 171              	.LCFI0:
 172              		.cfi_def_cfa_offset 16
 173              		.cfi_offset 4, -16
 174              		.cfi_offset 5, -12
 175              		.cfi_offset 6, -8
 176              		.cfi_offset 14, -4
 177 0062 0123     		movs	r3, #1
 178              		.loc 2 31 0
 179 0064 0400     		movs	r4, r0
 180 0066 0D00     		movs	r5, r1
 181 0068 1C28     		cmp	r0, #28
 182 006a 03D8     		bhi	.L27
 183 006c 0B4A     		ldr	r2, .L32
 184 006e 0123     		movs	r3, #1
 185 0070 C240     		lsrs	r2, r2, r0
 186 0072 9343     		bics	r3, r2
 187              	.L27:
 188 0074 DBB2     		uxtb	r3, r3
 189              	.L28:
  32:../../../drivers/hal/bc62xx_gpio.c **** 	ASSERT(IS_VALID_PIN(pin));
 190              		.loc 2 32 0 discriminator 7
 191 0076 002B     		cmp	r3, #0
 192 0078 FDD1     		bne	.L28
  33:../../../drivers/hal/bc62xx_gpio.c **** 	//GPIO_SetOut(pin, val);
  34:../../../drivers/hal/bc62xx_gpio.c **** 	hw_delay();
 193              		.loc 2 34 0
 194 007a FFF7C1FF 		bl	hw_delay
 195              	.LVL4:
 196 007e 084B     		ldr	r3, .L32+4
 197 0080 E418     		adds	r4, r4, r3
 198 0082 8023     		movs	r3, #128
 199 0084 5B05     		lsls	r3, r3, #21
  35:../../../drivers/hal/bc62xx_gpio.c **** 	if (val)
  36:../../../drivers/hal/bc62xx_gpio.c **** 		HWRITE(CORE_GPIO_CONF + pin, GPCFG_OUTPUT_HIGH);
 200              		.loc 2 36 0
 201 0086 1C43     		orrs	r4, r3
  35:../../../drivers/hal/bc62xx_gpio.c **** 	if (val)
 202              		.loc 2 35 0
 203 0088 002D     		cmp	r5, #0
 204 008a 02D0     		beq	.L29
 205              		.loc 2 36 0
 206 008c 3F23     		movs	r3, #63
 207 008e 2370     		strb	r3, [r4]
 208 0090 01E0     		b	.L30
 209              	.L29:
  37:../../../drivers/hal/bc62xx_gpio.c **** 	else
  38:../../../drivers/hal/bc62xx_gpio.c **** 		HWRITE(CORE_GPIO_CONF + pin, GPCFG_OUTPUT_LOW);
 210              		.loc 2 38 0
 211 0092 3E23     		movs	r3, #62
 212 0094 2370     		strb	r3, [r4]
 213              	.L30:
  39:../../../drivers/hal/bc62xx_gpio.c **** 	hw_delay();
 214              		.loc 2 39 0
 215 0096 FFF7B3FF 		bl	hw_delay
 216              	.LVL5:
  40:../../../drivers/hal/bc62xx_gpio.c **** }
 217              		.loc 2 40 0
 218              		@ sp needed
 219 009a 70BD     		pop	{r4, r5, r6, pc}
 220              	.L33:
 221              		.align	2
 222              	.L32:
 223 009c 4040881B 		.word	461914176
 224 00a0 80800000 		.word	32896
 225              		.cfi_endproc
 226              	.LFE43:
 228              		.align	1
 229              		.global	bc_gpio_get
 230              		.code	16
 231              		.thumb_func
 233              	bc_gpio_get:
 234              	.LFB44:
  41:../../../drivers/hal/bc62xx_gpio.c **** 
  42:../../../drivers/hal/bc62xx_gpio.c **** bool bc_gpio_get(uint8_t pin)
  43:../../../drivers/hal/bc62xx_gpio.c **** {
 235              		.loc 2 43 0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239              	.LVL6:
 240 00a4 10B5     		push	{r4, lr}
 241              	.LCFI1:
 242              		.cfi_def_cfa_offset 8
 243              		.cfi_offset 4, -8
 244              		.cfi_offset 14, -4
 245 00a6 0123     		movs	r3, #1
 246              		.loc 2 43 0
 247 00a8 0400     		movs	r4, r0
 248 00aa 1C28     		cmp	r0, #28
 249 00ac 03D8     		bhi	.L36
 250 00ae 0D4A     		ldr	r2, .L39
 251 00b0 0123     		movs	r3, #1
 252 00b2 C240     		lsrs	r2, r2, r0
 253 00b4 9343     		bics	r3, r2
 254              	.L36:
 255 00b6 DBB2     		uxtb	r3, r3
 256              	.L37:
  44:../../../drivers/hal/bc62xx_gpio.c **** 	ASSERT(IS_VALID_PIN(pin));
 257              		.loc 2 44 0 discriminator 7
 258 00b8 002B     		cmp	r3, #0
 259 00ba FDD1     		bne	.L37
  45:../../../drivers/hal/bc62xx_gpio.c **** 	hw_delay();
 260              		.loc 2 45 0
 261 00bc FFF7A0FF 		bl	hw_delay
 262              	.LVL7:
  46:../../../drivers/hal/bc62xx_gpio.c **** 
  47:../../../drivers/hal/bc62xx_gpio.c **** 	register uint8_t queue = 0;
  48:../../../drivers/hal/bc62xx_gpio.c **** 	register uint8_t group = 0;
  49:../../../drivers/hal/bc62xx_gpio.c **** 	uint8_t st = 0;
  50:../../../drivers/hal/bc62xx_gpio.c **** 	
  51:../../../drivers/hal/bc62xx_gpio.c **** 	queue = (pin & 7);
  52:../../../drivers/hal/bc62xx_gpio.c **** 	group = pin >> 3 & 3;
  53:../../../drivers/hal/bc62xx_gpio.c **** 	st = HREAD(CORE_GPIO_IN+group);
 263              		.loc 2 53 0
 264 00c0 E306     		lsls	r3, r4, #27
 265 00c2 094A     		ldr	r2, .L39+4
 266 00c4 9B0F     		lsrs	r3, r3, #30
 267 00c6 9B18     		adds	r3, r3, r2
 268 00c8 8022     		movs	r2, #128
 269 00ca 5205     		lsls	r2, r2, #21
 270 00cc 1343     		orrs	r3, r2
 271 00ce 1A78     		ldrb	r2, [r3]
 272              	.LVL8:
  54:../../../drivers/hal/bc62xx_gpio.c **** 	return (st & (1 << queue));
 273              		.loc 2 54 0
 274 00d0 0723     		movs	r3, #7
 275 00d2 1C40     		ands	r4, r3
 276              	.LVL9:
 277 00d4 063B     		subs	r3, r3, #6
 278 00d6 A340     		lsls	r3, r3, r4
 279 00d8 1800     		movs	r0, r3
 280 00da 1040     		ands	r0, r2
 281 00dc 431E     		subs	r3, r0, #1
 282 00de 9841     		sbcs	r0, r0, r3
  55:../../../drivers/hal/bc62xx_gpio.c **** }
 283              		.loc 2 55 0
 284              		@ sp needed
  54:../../../drivers/hal/bc62xx_gpio.c **** 	return (st & (1 << queue));
 285              		.loc 2 54 0
 286 00e0 C0B2     		uxtb	r0, r0
 287              		.loc 2 55 0
 288 00e2 10BD     		pop	{r4, pc}
 289              	.L40:
 290              		.align	2
 291              	.L39:
 292 00e4 4040881B 		.word	461914176
 293 00e8 1C830000 		.word	33564
 294              		.cfi_endproc
 295              	.LFE44:
 297              	.Letext0:
 298              		.file 3 "d:\\mesh\\meshstack\\bc6218\\tools\\gcc-arm-none-eabi-5_4-2016q3-20160926-win32\\arm-none
 299              		.file 4 "d:\\mesh\\meshstack\\bc6218\\tools\\gcc-arm-none-eabi-5_4-2016q3-20160926-win32\\arm-none
 300              		.file 5 "../../../drivers/hal/inc/bc62xx_gpio.h"
