Exploring architectural heterogeneity in intelligent vision systems.
BeBoP: A cost effective predictor infrastructure for superscalar value prediction.
VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors.
Increasing multicore system efficiency through intelligent bandwidth shifting.
Exploiting compressed block size as an indicator of future reuse.
Talus: A simple way to remove cliffs in cache performance.
Coordinated static and dynamic cache bypassing for GPUs.
Priority-based cache allocation in throughput processors.
Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory.
XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures.
Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories.
Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications.
Domain knowledge based energy management in handhelds.
GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures.
Mascar: Speeding up GPU warps by reducing memory pitstops.
Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies.
Flask coherence: A morphable hybrid coherence protocol to balance energy, performance and scalability.
Prediction-based superpage-friendly TLB designs.
Supporting superpages in non-contiguous physical memory.
Paying to save: Reducing cost of colocation data center via rewards.
Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers.
Understanding the virtualization "Tax" of scale-out pass-through GPUs in GaaS clouds: An empirical study.
Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting.
NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules.
Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems.
Reducing read latency of phase change memory via early read and Turbo Read.
CAFO: Cost aware flip optimization for asymmetric memories.
Understanding GPU errors on large-scale HPC systems and the implications for system design and operation.
High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches.
Unlocking bandwidth for GPUs in CC-NUMA systems.
Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems.
Power punch: Towards non-blocking power-gating of NoC routers.
Augmenting low-latency HPC network with free-space optical links.
SCOC: High-radix switches made of bufferless clos networks.
Overcoming far-end congestion in large-scale networks.
iPatch: Intelligent fault patching to improve energy efficiency.
Balancing reliability, cost, and performance tradeoffs with FreeFault.
FTXen: Making hypervisor resilient to hardware faults on relaxed cores.
Correction prediction: Reducing error correction latency for on-chip memories.
Overcoming the challenges of crossbar resistive memory architectures.
Adaptive-latency DRAM: Optimizing DRAM timing for the common-case.
CiDRA: A cache-inspired DRAM resilience architecture.
Tag tables.
Architecture exploration for ambient energy harvesting nonvolatile processors.
Scaling distributed cache hierarchies through computation and data co-scheduling.
Data retention in MLC NAND flash memory: Characterization, optimization, and recovery.
GPGPU performance and power estimation using machine learning.
Quantifying sources of error in McPAT and potential impacts on architectural studies.
Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis.
SNNAP: Approximate computing on programmable SoCs via neural acceleration.
BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing.
Scalable communication architecture for network-attached accelerators.
Understanding contention-based channels and using them for defense.
Malware-aware processors: A framework for efficient online malware detection.
Run-time monitoring with adjustable overhead using dataflow-guided filtering.
