[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024
Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2872896 heartbeat IPC: 3.481 cumulative IPC: 3.481 (Simulation time: 00 hr 05 min 25 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5661536 heartbeat IPC: 3.586 cumulative IPC: 3.533 (Simulation time: 00 hr 10 min 35 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 8359289 heartbeat IPC: 3.707 cumulative IPC: 3.589 (Simulation time: 00 hr 16 min 24 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 11032702 heartbeat IPC: 3.741 cumulative IPC: 3.626 (Simulation time: 00 hr 22 min 00 sec)
Warmup finished CPU 0 instructions: 50000002 cycles: 13711073 cumulative IPC: 3.647 (Simulation time: 00 hr 26 min 56 sec)
Warmup complete CPU 0 instructions: 50000002 cycles: 13711073 cumulative IPC: 3.647 (Simulation time: 00 hr 26 min 56 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 13711074 heartbeat IPC: 3.734 cumulative IPC: 5 (Simulation time: 00 hr 26 min 56 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 21885585 heartbeat IPC: 1.223 cumulative IPC: 1.223 (Simulation time: 00 hr 35 min 21 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 30388869 heartbeat IPC: 1.176 cumulative IPC: 1.199 (Simulation time: 00 hr 44 min 53 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 38849707 heartbeat IPC: 1.182 cumulative IPC: 1.193 (Simulation time: 00 hr 53 min 48 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 47187293 heartbeat IPC: 1.199 cumulative IPC: 1.195 (Simulation time: 01 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 55499021 heartbeat IPC: 1.203 cumulative IPC: 1.197 (Simulation time: 01 hr 11 min 01 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 63685559 heartbeat IPC: 1.222 cumulative IPC: 1.201 (Simulation time: 01 hr 17 min 21 sec)
Heartbeat CPU 0 instructions: 120000016 cycles: 72064390 heartbeat IPC: 1.193 cumulative IPC: 1.2 (Simulation time: 01 hr 22 min 56 sec)
Heartbeat CPU 0 instructions: 130000016 cycles: 80524753 heartbeat IPC: 1.182 cumulative IPC: 1.197 (Simulation time: 01 hr 28 min 23 sec)
Heartbeat CPU 0 instructions: 140000016 cycles: 89173762 heartbeat IPC: 1.156 cumulative IPC: 1.193 (Simulation time: 01 hr 34 min 04 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83922985 cumulative IPC: 1.192 (Simulation time: 01 hr 39 min 19 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83922985 cumulative IPC: 1.192 (Simulation time: 01 hr 39 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/445.gobmk-2B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.192 instructions: 100000000 cycles: 83922985
CPU 0 Branch Prediction Accuracy: 88.56% MPKI: 22.1 Average ROB Occupancy at Mispredict: 19.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05336
BRANCH_INDIRECT: 0.00018
BRANCH_CONDITIONAL: 21.99
BRANCH_DIRECT_CALL: 0.00291
BRANCH_INDIRECT_CALL: 0.04253
BRANCH_RETURN: 0.00447

cpu0->cpu0_STLB TOTAL        ACCESS:     108878 HIT:     103455 MISS:       5423 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     108878 HIT:     103455 MISS:       5423 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 335.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1607680 HIT:    1260673 MISS:     347007 MSHR_MERGE:      53646
cpu0->cpu0_L2C LOAD         ACCESS:     661164 HIT:     547693 MISS:     113471 MSHR_MERGE:       3356
cpu0->cpu0_L2C RFO          ACCESS:     158183 HIT:     128672 MISS:      29511 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     552761 HIT:     384289 MISS:     168472 MSHR_MERGE:      50290
cpu0->cpu0_L2C WRITE        ACCESS:     225086 HIT:     199977 MISS:      25109 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10486 HIT:         42 MISS:      10444 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     554125 ISSUED:     552761 USEFUL:      11179 USELESS:        149
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.97 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8699402 HIT:    8223372 MISS:     476030 MSHR_MERGE:     128151
cpu0->cpu0_L1I LOAD         ACCESS:    8699402 HIT:    8223372 MISS:     476030 MSHR_MERGE:     128151
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.713 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30271000 HIT:   29207562 MISS:    1063438 MSHR_MERGE:     581480
cpu0->cpu0_L1D LOAD         ACCESS:   18705969 HIT:   18348085 MISS:     357884 MSHR_MERGE:      44598
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   11554185 HIT:   10859119 MISS:     695066 MSHR_MERGE:     536880
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10846 HIT:        358 MISS:      10488 MSHR_MERGE:          2
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 23.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7401300 HIT:    7399885 MISS:       1415 MSHR_MERGE:        928
cpu0->cpu0_ITLB LOAD         ACCESS:    7401300 HIT:    7399885 MISS:       1415 MSHR_MERGE:        928
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 37.64 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29078473 HIT:   28922274 MISS:     156199 MSHR_MERGE:      47808
cpu0->cpu0_DTLB LOAD         ACCESS:   29078473 HIT:   28922274 MISS:     156199 MSHR_MERGE:      47808
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 21.67 cycles
cpu0->LLC TOTAL        ACCESS:     335060 HIT:     285162 MISS:      49898 MSHR_MERGE:       1012
cpu0->LLC LOAD         ACCESS:     110115 HIT:      91334 MISS:      18781 MSHR_MERGE:        774
cpu0->LLC RFO          ACCESS:      29511 HIT:      26173 MISS:       3338 MSHR_MERGE:          4
cpu0->LLC PREFETCH     ACCESS:     118174 HIT:      98756 MISS:      19418 MSHR_MERGE:        234
cpu0->LLC WRITE        ACCESS:      66816 HIT:      66028 MISS:        788 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10444 HIT:       2871 MISS:       7573 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 163.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        654
  ROW_BUFFER_MISS:      47430
  AVG DBUS CONGESTED CYCLE: 16.2
Channel 0 WQ ROW_BUFFER_HIT:       4040
  ROW_BUFFER_MISS:      17314
  FULL:          0
Channel 0 REFRESHES ISSUED:       6994
