Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_2022.1/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_canny_top glbl -Oenable_linking_all_libraries -prj canny.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s canny -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/AESL_automem_dst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/AESL_automem_src.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_src
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_canny_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_ConvertXY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_ConvertXY
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_fifo_w13_d16384_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_fifo_w13_d16384_A
INFO: [VRFC 10-311] analyzing module canny_fifo_w13_d16384_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_fifo_w20_d21846_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_fifo_w20_d21846_A
INFO: [VRFC 10-311] analyzing module canny_fifo_w20_d21846_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_fifo_w26_d16384_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_fifo_w26_d16384_A
INFO: [VRFC 10-311] analyzing module canny_fifo_w26_d16384_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_fifo_w32_d16384_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_fifo_w32_d16384_A
INFO: [VRFC 10-311] analyzing module canny_fifo_w32_d16384_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_fifo_w32_d4_S
INFO: [VRFC 10-311] analyzing module canny_fifo_w32_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_13s_13s_26s_26_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_13s_13s_26s_26_4_1_DSP48_20
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_13s_13s_26s_26_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_10ns_18s_19_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10ns_18s_19_4_1_DSP48_13
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10ns_18s_19_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_10ns_19ns_20_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10ns_19ns_20_4_1_DSP48_9
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10ns_19ns_20_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_10s_17s_19_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10s_17s_19_4_1_DSP48_14
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10s_17s_19_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_10s_18ns_19_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10s_18ns_19_4_1_DSP48_15
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10s_18ns_19_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_10s_18s_19_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10s_18s_19_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10s_18s_19_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_10s_19s_19_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10s_19s_19_4_1_DSP48_11
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_10s_19s_19_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_11s_19s_20_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_11s_19s_20_4_1_DSP48_12
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_11s_19s_20_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_7ns_15ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_7ns_15ns_16_4_1_DSP48_10
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_7ns_15ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_7ns_16ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_7ns_16ns_16_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_7ns_16ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_7ns_16ns_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_7ns_16ns_17_4_1_DSP48_16
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_7ns_16ns_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_7ns_17ns_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_7ns_17ns_17_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_7ns_17ns_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_7ns_17ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_7ns_17ns_18_4_1_DSP48_8
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_7ns_17ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_8s_16s_17_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_8s_16s_17_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_8s_16s_17_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_9ns_17ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_9ns_17ns_18_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_9ns_17ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_9ns_17s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_9ns_17s_18_4_1_DSP48_17
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_9ns_17s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_9ns_18ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_9ns_18ns_18_4_1_DSP48_7
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_9ns_18ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mac_muladd_8ns_9ns_18ns_19_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_9ns_18ns_19_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module canny_mac_muladd_8ns_9ns_18ns_19_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_MergeFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_MergeFilter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_MergeFilter_LineBuff_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_MergeFilter_LineBuff_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mul_32s_32s_32_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_32s_32s_32_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mul_8ns_10ns_17_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_8ns_10ns_17_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mul_8ns_10s_18_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_8ns_10s_18_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mul_8ns_8ns_15_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_8ns_8ns_15_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mul_8ns_8s_16_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_8ns_8s_16_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mul_mul_13s_13s_26_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_mul_13s_13s_26_4_1_DSP48_18
INFO: [VRFC 10-311] analyzing module canny_mul_mul_13s_13s_26_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mul_mul_20s_13s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_mul_20s_13s_32_4_1_DSP48_19
INFO: [VRFC 10-311] analyzing module canny_mul_mul_20s_13s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mul_mul_26s_6ns_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_mul_26s_6ns_32_4_1_DSP48_21
INFO: [VRFC 10-311] analyzing module canny_mul_mul_26s_6ns_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mul_mul_26s_9ns_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_mul_26s_9ns_32_4_1_DSP48_22
INFO: [VRFC 10-311] analyzing module canny_mul_mul_26s_9ns_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_mul_mul_8ns_11s_19_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_mul_mul_8ns_11s_19_4_1_DSP48_6
INFO: [VRFC 10-311] analyzing module canny_mul_mul_8ns_11s_19_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_NonMaximumSuppression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_NonMaximumSuppression
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_NonMaximumSuppression_LineBuff_mag_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_NonMaximumSuppression_LineBuff_tan_y_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_start_for_ConvertXY_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_start_for_ConvertXY_U0
INFO: [VRFC 10-311] analyzing module canny_start_for_ConvertXY_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny_start_for_NonMaximumSuppression_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module canny_start_for_NonMaximumSuppression_U0
INFO: [VRFC 10-311] analyzing module canny_start_for_NonMaximumSuppression_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_monitor
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_upperThresh_c_U_idx' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:332]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_upperThresh_c_U_pair_tmp' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:333]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_upperThresh_c_U_pair_info' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:334]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_lowerThresh_c_U_idx' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:603]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_lowerThresh_c_U_pair_tmp' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:604]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_lowerThresh_c_U_pair_info' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:605]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_x_sobel_V_U_idx' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:874]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_x_sobel_V_U_pair_tmp' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:875]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_x_sobel_V_U_pair_info' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:876]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_y_sobel_V_U_idx' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1145]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_y_sobel_V_U_pair_tmp' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1146]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_y_sobel_V_U_pair_info' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1147]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_y_sobel_7_V_U_idx' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1416]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_y_sobel_7_V_U_pair_tmp' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1417]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_y_sobel_7_V_U_pair_info' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1418]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_magnitude_V_U_idx' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1687]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_magnitude_V_U_pair_tmp' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1688]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_magnitude_V_U_pair_info' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1689]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_tangent_y_V_U_idx' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1958]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_tangent_y_V_U_pair_tmp' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1959]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_tangent_y_V_U_pair_info' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:1960]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_tangent_x_225_V_U_idx' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:2229]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_tangent_x_225_V_U_pair_tmp' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:2230]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_tangent_x_225_V_U_pair_info' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:2231]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_tangent_x_675_V_U_idx' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:2500]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_tangent_x_675_V_U_pair_tmp' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:2501]
WARNING: [VRFC 10-3824] variable 'AESL_inst_canny_tangent_x_675_V_U_pair_info' must explicitly be declared as automatic or static [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/fifo_monitor.v:2502]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:350]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:351]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:365]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:366]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:380]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:381]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:395]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:396]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:410]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:411]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:425]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:426]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:440]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:441]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:455]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:456]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:470]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Course/111-1AAHLS/canny_workspace/canny/solution1/sim/verilog/canny.v:471]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.canny_entry_proc
Compiling module xil_defaultlib.canny_MergeFilter_LineBuff_RAM_A...
Compiling module xil_defaultlib.canny_mul_8ns_8s_16_3_1(NUM_STAG...
Compiling module xil_defaultlib.canny_mul_8ns_10ns_17_3_1(NUM_ST...
Compiling module xil_defaultlib.canny_mul_8ns_10s_18_3_1(NUM_STA...
Compiling module xil_defaultlib.canny_mul_8ns_8ns_15_3_1(NUM_STA...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_16ns_16...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_16ns_16...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_17ns_18...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_17ns_18...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_8s_16s_17_4...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_8s_16s_17_4...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_17ns_17...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_17ns_17...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_18ns_19...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_18ns_19...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_18s_19_...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_18s_19_...
Compiling module xil_defaultlib.canny_mul_mul_8ns_11s_19_4_1_DSP...
Compiling module xil_defaultlib.canny_mul_mul_8ns_11s_19_4_1(ID=...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_18ns_18...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_18ns_18...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_17ns_18...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_17ns_18...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10ns_19ns_2...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10ns_19ns_2...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_15ns_16...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_15ns_16...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_19s_19_...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_19s_19_...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_11s_19s_20_...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_11s_19s_20_...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10ns_18s_19...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10ns_18s_19...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_17s_19_...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_17s_19_...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_18ns_19...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_10s_18ns_19...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_16ns_17...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_7ns_16ns_17...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_17s_18_...
Compiling module xil_defaultlib.canny_mac_muladd_8ns_9ns_17s_18_...
Compiling module xil_defaultlib.canny_flow_control_loop_pipe
Compiling module xil_defaultlib.canny_MergeFilter
Compiling module xil_defaultlib.canny_mul_mul_13s_13s_26_4_1_DSP...
Compiling module xil_defaultlib.canny_mul_mul_13s_13s_26_4_1(ID=...
Compiling module xil_defaultlib.canny_mul_mul_20s_13s_32_4_1_DSP...
Compiling module xil_defaultlib.canny_mul_mul_20s_13s_32_4_1(ID=...
Compiling module xil_defaultlib.canny_mac_muladd_13s_13s_26s_26_...
Compiling module xil_defaultlib.canny_mac_muladd_13s_13s_26s_26_...
Compiling module xil_defaultlib.canny_mul_mul_26s_6ns_32_4_1_DSP...
Compiling module xil_defaultlib.canny_mul_mul_26s_6ns_32_4_1(ID=...
Compiling module xil_defaultlib.canny_mul_mul_26s_9ns_32_4_1_DSP...
Compiling module xil_defaultlib.canny_mul_mul_26s_9ns_32_4_1(ID=...
Compiling module xil_defaultlib.canny_ConvertXY
Compiling module xil_defaultlib.canny_NonMaximumSuppression_Line...
Compiling module xil_defaultlib.canny_NonMaximumSuppression_Line...
Compiling module xil_defaultlib.canny_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.canny_NonMaximumSuppression_Pipe...
Compiling module xil_defaultlib.canny_mul_32s_32s_32_5_1(NUM_STA...
Compiling module xil_defaultlib.canny_NonMaximumSuppression
Compiling module xil_defaultlib.canny_fifo_w32_d4_S_ShiftReg(ADD...
Compiling module xil_defaultlib.canny_fifo_w32_d4_S(ADDR_WIDTH=3...
Compiling module xil_defaultlib.canny_fifo_w13_d16384_A_ram(ADDR...
Compiling module xil_defaultlib.canny_fifo_w13_d16384_A(ADDR_WID...
Compiling module xil_defaultlib.canny_fifo_w20_d21846_A_ram(ADDR...
Compiling module xil_defaultlib.canny_fifo_w20_d21846_A(ADDR_WID...
Compiling module xil_defaultlib.canny_fifo_w26_d16384_A_ram(ADDR...
Compiling module xil_defaultlib.canny_fifo_w26_d16384_A(ADDR_WID...
Compiling module xil_defaultlib.canny_fifo_w32_d16384_A_ram(ADDR...
Compiling module xil_defaultlib.canny_fifo_w32_d16384_A(ADDR_WID...
Compiling module xil_defaultlib.canny_start_for_NonMaximumSuppre...
Compiling module xil_defaultlib.canny_start_for_NonMaximumSuppre...
Compiling module xil_defaultlib.canny_start_for_ConvertXY_U0_Shi...
Compiling module xil_defaultlib.canny_start_for_ConvertXY_U0
Compiling module xil_defaultlib.canny
Compiling module xil_defaultlib.AESL_automem_src
Compiling module xil_defaultlib.AESL_automem_dst
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(OUT_CH...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.fifo_monitor_1
Compiling module xil_defaultlib.apatb_canny_top
Compiling module work.glbl
Built simulation snapshot canny
