\doxysection{USBH\+\_\+\+Device\+Type\+Def Struct Reference}
\hypertarget{struct_u_s_b_h___device_type_def}{}\label{struct_u_s_b_h___device_type_def}\index{USBH\_DeviceTypeDef@{USBH\_DeviceTypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries Cfg\+Desc\+\_\+\+Raw} \mbox{[}USBH\+\_\+\+MAX\+\_\+\+SIZE\+\_\+\+CONFIGURATION\mbox{]}
\item 
uint8\+\_\+t {\bfseries Data} \mbox{[}USBH\+\_\+\+MAX\+\_\+\+DATA\+\_\+\+BUFFER\mbox{]}
\item 
uint8\+\_\+t {\bfseries address}
\item 
uint8\+\_\+t {\bfseries speed}
\item 
uint8\+\_\+t {\bfseries Enum\+Cnt}
\item 
uint8\+\_\+t {\bfseries Rst\+Cnt}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t {\bfseries is\+\_\+connected}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t {\bfseries is\+\_\+disconnected}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t {\bfseries is\+\_\+\+Re\+Enumerated}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t {\bfseries Port\+Enabled}
\item 
uint8\+\_\+t {\bfseries current\+\_\+interface}
\item 
USBH\+\_\+\+Dev\+Desc\+Type\+Def {\bfseries Dev\+Desc}
\item 
USBH\+\_\+\+Cfg\+Desc\+Type\+Def {\bfseries Cfg\+Desc}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Middlewares/\+ST/\+STM32\+\_\+\+USB\+\_\+\+Host\+\_\+\+Library/\+Core/\+Inc/\mbox{\hyperlink{usbh__def_8h}{usbh\+\_\+def.\+h}}\end{DoxyCompactItemize}
