#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Tools\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\va_math.vpi";
S_0000016dcf6e05b0 .scope module, "linear_layer_tb" "linear_layer_tb" 2 7;
 .timescale -9 -12;
P_0000016dcf6e4ca0 .param/l "AW" 0 2 12, +C4<00000000000000000000000000100000>;
P_0000016dcf6e4cd8 .param/l "DW" 0 2 11, +C4<00000000000000000000000000010000>;
P_0000016dcf6e4d10 .param/l "ID" 0 2 9, +C4<00000000000000000000000000000100>;
P_0000016dcf6e4d48 .param/l "OD" 0 2 10, +C4<00000000000000000000000000000100>;
v0000016dcf76dab0_0 .var/s "b_data", 15 0;
v0000016dcf76e4b0_0 .var "b_idx", 1 0;
v0000016dcf76f1d0_0 .var "clk", 0 0;
v0000016dcf76f3b0_0 .var/i "fail_count", 31 0;
v0000016dcf76f450_0 .var/i "ii", 31 0;
v0000016dcf76df10_0 .var "load_bias", 0 0;
v0000016dcf76f4f0_0 .var "load_weight", 0 0;
v0000016dcf76e370_0 .var/i "pass_count", 31 0;
v0000016dcf76ecd0_0 .var "rst", 0 0;
v0000016dcf76dbf0_0 .var/i "timeout_cnt", 31 0;
v0000016dcf76f590_0 .var "valid_in", 0 0;
v0000016dcf76db50_0 .net "valid_out", 0 0, v0000016dcf71bf40_0;  1 drivers
v0000016dcf76dd30_0 .var "w_col", 1 0;
v0000016dcf76f090_0 .var/s "w_data", 15 0;
v0000016dcf76e730_0 .var "w_row", 1 0;
v0000016dcf76e550_0 .var "x_in", 63 0;
v0000016dcf76f630_0 .net "y_out", 63 0, v0000016dcf76da10_0;  1 drivers
v0000016dcf76eff0_0 .var/real "y_real", 0 0;
S_0000016dcf7159f0 .scope task, "load_b" "load_b" 2 47, 2 47 0, S_0000016dcf6e05b0;
 .timescale -9 -12;
v0000016dcf71bcc0_0 .var "idx", 1 0;
v0000016dcf71b9a0_0 .var/s "val", 15 0;
E_0000016dcf7130c0 .event negedge, v0000016dcf71b860_0;
TD_linear_layer_tb.load_b ;
    %wait E_0000016dcf7130c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016dcf76df10_0, 0, 1;
    %load/vec4 v0000016dcf71bcc0_0;
    %store/vec4 v0000016dcf76e4b0_0, 0, 2;
    %load/vec4 v0000016dcf71b9a0_0;
    %store/vec4 v0000016dcf76dab0_0, 0, 16;
    %wait E_0000016dcf7130c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016dcf76df10_0, 0, 1;
    %end;
S_0000016dcf6e0c40 .scope task, "load_w" "load_w" 2 36, 2 36 0, S_0000016dcf6e05b0;
 .timescale -9 -12;
v0000016dcf71c3a0_0 .var "c", 1 0;
v0000016dcf71c080_0 .var "r", 1 0;
v0000016dcf71c6c0_0 .var/s "val", 15 0;
TD_linear_layer_tb.load_w ;
    %wait E_0000016dcf7130c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016dcf76f4f0_0, 0, 1;
    %load/vec4 v0000016dcf71c080_0;
    %store/vec4 v0000016dcf76e730_0, 0, 2;
    %load/vec4 v0000016dcf71c3a0_0;
    %store/vec4 v0000016dcf76dd30_0, 0, 2;
    %load/vec4 v0000016dcf71c6c0_0;
    %store/vec4 v0000016dcf76f090_0, 0, 16;
    %wait E_0000016dcf7130c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016dcf76f4f0_0, 0, 1;
    %end;
S_0000016dcf6e4550 .scope module, "uut" "linear_layer" 2 23, 3 8 0, S_0000016dcf6e05b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 2 "w_row";
    .port_info 4 /INPUT 2 "w_col";
    .port_info 5 /INPUT 16 "w_data";
    .port_info 6 /INPUT 1 "load_bias";
    .port_info 7 /INPUT 2 "b_idx";
    .port_info 8 /INPUT 16 "b_data";
    .port_info 9 /INPUT 1 "valid_in";
    .port_info 10 /INPUT 64 "x_in";
    .port_info 11 /OUTPUT 64 "y_out";
    .port_info 12 /OUTPUT 1 "valid_out";
P_0000016dcf6e46e0 .param/l "ACC_WIDTH" 0 3 12, +C4<00000000000000000000000000100000>;
P_0000016dcf6e4718 .param/l "COMPUTE" 1 3 45, C4<0001>;
P_0000016dcf6e4750 .param/l "DATA_WIDTH" 0 3 11, +C4<00000000000000000000000000010000>;
P_0000016dcf6e4788 .param/l "DONE" 1 3 46, C4<0010>;
P_0000016dcf6e47c0 .param/l "IDLE" 1 3 44, C4<0000>;
P_0000016dcf6e47f8 .param/l "IN_DIM" 0 3 9, +C4<00000000000000000000000000000100>;
P_0000016dcf6e4830 .param/l "OUT_DIM" 0 3 10, +C4<00000000000000000000000000000100>;
v0000016dcf71b7c0_0 .var/s "accum", 31 0;
v0000016dcf71b900_0 .net/s "b_data", 15 0, v0000016dcf76dab0_0;  1 drivers
v0000016dcf71ba40_0 .net "b_idx", 1 0, v0000016dcf76e4b0_0;  1 drivers
v0000016dcf71bb80 .array/s "bias", 3 0, 15 0;
v0000016dcf71b860_0 .net "clk", 0 0, v0000016dcf76f1d0_0;  1 drivers
v0000016dcf71bae0_0 .var/i "i", 31 0;
v0000016dcf71bc20_0 .var/i "j", 31 0;
v0000016dcf71bd60_0 .net "load_bias", 0 0, v0000016dcf76df10_0;  1 drivers
v0000016dcf71c580_0 .net "load_weight", 0 0, v0000016dcf76f4f0_0;  1 drivers
v0000016dcf71be00_0 .var "out_idx", 2 0;
v0000016dcf71c120_0 .var/s "product", 31 0;
v0000016dcf71bea0_0 .net "rst", 0 0, v0000016dcf76ecd0_0;  1 drivers
v0000016dcf71c620_0 .var "state", 3 0;
v0000016dcf71bfe0_0 .net "valid_in", 0 0, v0000016dcf76f590_0;  1 drivers
v0000016dcf71bf40_0 .var "valid_out", 0 0;
v0000016dcf71c1c0_0 .net "w_col", 1 0, v0000016dcf76dd30_0;  1 drivers
v0000016dcf71c260_0 .net/s "w_data", 15 0, v0000016dcf76f090_0;  1 drivers
v0000016dcf71c300_0 .net "w_row", 1 0, v0000016dcf76e730_0;  1 drivers
v0000016dcf71c440 .array/s "weights", 15 0, 15 0;
v0000016dcf71c4e0 .array/s "x_buf", 3 0, 15 0;
v0000016dcf76e690_0 .net "x_in", 63 0, v0000016dcf76e550_0;  1 drivers
v0000016dcf76da10_0 .var "y_out", 63 0;
E_0000016dcf713480 .event posedge, v0000016dcf71b860_0;
    .scope S_0000016dcf6e4550;
T_2 ;
    %wait E_0000016dcf713480;
    %load/vec4 v0000016dcf71bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf71bae0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000016dcf71bae0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf71bc20_0, 0, 32;
T_2.4 ;
    %load/vec4 v0000016dcf71bc20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000016dcf71bae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000016dcf71bc20_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016dcf71c440, 0, 4;
    %load/vec4 v0000016dcf71bc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf71bc20_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0000016dcf71bae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf71bae0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf71bc20_0, 0, 32;
T_2.6 ;
    %load/vec4 v0000016dcf71bc20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000016dcf71bc20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016dcf71bb80, 0, 4;
    %load/vec4 v0000016dcf71bc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf71bc20_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000016dcf71c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0000016dcf71c260_0;
    %load/vec4 v0000016dcf71c300_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0000016dcf71c1c0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016dcf71c440, 0, 4;
T_2.8 ;
    %load/vec4 v0000016dcf71bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0000016dcf71b900_0;
    %load/vec4 v0000016dcf71ba40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016dcf71bb80, 0, 4;
T_2.10 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000016dcf6e4550;
T_3 ;
    %wait E_0000016dcf713480;
    %load/vec4 v0000016dcf71bea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016dcf71c620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016dcf71bf40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000016dcf71be00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000016dcf76da10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000016dcf71c620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016dcf71bf40_0, 0;
    %load/vec4 v0000016dcf71bfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf71bae0_0, 0, 32;
T_3.8 ;
    %load/vec4 v0000016dcf71bae0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0000016dcf76e690_0;
    %load/vec4 v0000016dcf71bae0_0;
    %muli 16, 0, 32;
    %part/s 16;
    %ix/getv/s 3, v0000016dcf71bae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016dcf71c4e0, 0, 4;
    %load/vec4 v0000016dcf71bae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf71bae0_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000016dcf71be00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000016dcf71c620_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000016dcf71be00_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.10, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf71b7c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf71bae0_0, 0, 32;
T_3.12 ;
    %load/vec4 v0000016dcf71bae0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.13, 5;
    %ix/getv/s 4, v0000016dcf71bae0_0;
    %load/vec4a v0000016dcf71c4e0, 4;
    %pad/s 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.16, 4;
    %load/vec4 v0000016dcf71bae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000016dcf71be00_0;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000016dcf71c440, 4;
    %pad/s 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %ix/getv/s 4, v0000016dcf71bae0_0;
    %load/vec4a v0000016dcf71c4e0, 4;
    %pad/s 32;
    %load/vec4 v0000016dcf71bae0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0000016dcf71be00_0;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000016dcf71c440, 4;
    %pad/s 32;
    %mul;
    %store/vec4 v0000016dcf71c120_0, 0, 32;
    %load/vec4 v0000016dcf71b7c0_0;
    %load/vec4 v0000016dcf71c120_0;
    %parti/s 1, 31, 6;
    %pop/vec4 1; skip zero replication
    %load/vec4 v0000016dcf71c120_0;
    %add;
    %store/vec4 v0000016dcf71b7c0_0, 0, 32;
T_3.14 ;
    %load/vec4 v0000016dcf71bae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf71bae0_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %load/vec4 v0000016dcf71b7c0_0;
    %parti/s 16, 8, 5;
    %load/vec4 v0000016dcf71be00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000016dcf71bb80, 4;
    %add;
    %ix/load 5, 0, 0;
    %load/vec4 v0000016dcf71be00_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0000016dcf76da10_0, 4, 5;
    %load/vec4 v0000016dcf71be00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000016dcf71be00_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000016dcf71c620_0, 0;
T_3.11 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016dcf71bf40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000016dcf71c620_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000016dcf6e05b0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf76e370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf76f3b0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000016dcf6e05b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016dcf76f1d0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000016dcf6e05b0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0000016dcf76f1d0_0;
    %inv;
    %store/vec4 v0000016dcf76f1d0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000016dcf6e05b0;
T_7 ;
    %vpi_call 2 63 "$dumpfile", "sim/waveforms/linear_layer.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016dcf6e05b0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000016dcf6e05b0;
T_8 ;
    %vpi_call 2 68 "$display", "============================================" {0 0 0};
    %vpi_call 2 69 "$display", "  Linear Layer Testbench (Q8.8)" {0 0 0};
    %vpi_call 2 70 "$display", "============================================" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016dcf76ecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016dcf76f4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016dcf76df10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016dcf76f590_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000016dcf76e550_0, 0, 64;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016dcf76e730_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016dcf76dd30_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000016dcf76f090_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016dcf76e4b0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000016dcf76dab0_0, 0, 16;
    %delay 25000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016dcf76ecd0_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016dcf71c080_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016dcf71c3a0_0, 0, 2;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000016dcf71c6c0_0, 0, 16;
    %fork TD_linear_layer_tb.load_w, S_0000016dcf6e0c40;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016dcf71c080_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016dcf71c3a0_0, 0, 2;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000016dcf71c6c0_0, 0, 16;
    %fork TD_linear_layer_tb.load_w, S_0000016dcf6e0c40;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016dcf71c080_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016dcf71c3a0_0, 0, 2;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000016dcf71c6c0_0, 0, 16;
    %fork TD_linear_layer_tb.load_w, S_0000016dcf6e0c40;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016dcf71c080_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016dcf71c3a0_0, 0, 2;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000016dcf71c6c0_0, 0, 16;
    %fork TD_linear_layer_tb.load_w, S_0000016dcf6e0c40;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016dcf71bcc0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000016dcf71b9a0_0, 0, 16;
    %fork TD_linear_layer_tb.load_b, S_0000016dcf7159f0;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016dcf71bcc0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000016dcf71b9a0_0, 0, 16;
    %fork TD_linear_layer_tb.load_b, S_0000016dcf7159f0;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016dcf71bcc0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000016dcf71b9a0_0, 0, 16;
    %fork TD_linear_layer_tb.load_b, S_0000016dcf7159f0;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016dcf71bcc0_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000016dcf71b9a0_0, 0, 16;
    %fork TD_linear_layer_tb.load_b, S_0000016dcf7159f0;
    %join;
    %delay 10000, 0;
    %wait E_0000016dcf7130c0;
    %pushi/vec4 2147508224, 0, 37;
    %concati/vec4 33554688, 0, 27;
    %store/vec4 v0000016dcf76e550_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016dcf76f590_0, 0, 1;
    %wait E_0000016dcf7130c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016dcf76f590_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf76dbf0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000016dcf76db50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0000016dcf76dbf0_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 5;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz T_8.1, 8;
    %wait E_0000016dcf7130c0;
    %load/vec4 v0000016dcf76dbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf76dbf0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000016dcf76db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %vpi_call 2 101 "$display", "[PASS] Identity transform outputs:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf76f450_0, 0, 32;
T_8.5 ;
    %load/vec4 v0000016dcf76f450_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.6, 5;
    %load/vec4 v0000016dcf76f630_0;
    %load/vec4 v0000016dcf76f450_0;
    %muli 16, 0, 32;
    %part/s 16;
    %vpi_func/r 2 103 "$itor", S<0,vec4,s16> {1 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %store/real v0000016dcf76eff0_0;
    %vpi_call 2 104 "$display", "  y[%0d] = %.3f", v0000016dcf76f450_0, v0000016dcf76eff0_0 {0 0 0};
    %load/vec4 v0000016dcf76f450_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf76f450_0, 0, 32;
    %jmp T_8.5;
T_8.6 ;
    %load/vec4 v0000016dcf76e370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf76e370_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %vpi_call 2 108 "$display", "[FAIL] Identity transform TIMEOUT" {0 0 0};
    %load/vec4 v0000016dcf76f3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf76f3b0_0, 0, 32;
T_8.4 ;
    %wait E_0000016dcf7130c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016dcf76ecd0_0, 0, 1;
    %wait E_0000016dcf7130c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016dcf76ecd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016dcf71c080_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016dcf71c3a0_0, 0, 2;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000016dcf71c6c0_0, 0, 16;
    %fork TD_linear_layer_tb.load_w, S_0000016dcf6e0c40;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016dcf71c080_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016dcf71c3a0_0, 0, 2;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000016dcf71c6c0_0, 0, 16;
    %fork TD_linear_layer_tb.load_w, S_0000016dcf6e0c40;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016dcf71c080_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016dcf71c3a0_0, 0, 2;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000016dcf71c6c0_0, 0, 16;
    %fork TD_linear_layer_tb.load_w, S_0000016dcf6e0c40;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016dcf71c080_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016dcf71c3a0_0, 0, 2;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0000016dcf71c6c0_0, 0, 16;
    %fork TD_linear_layer_tb.load_w, S_0000016dcf6e0c40;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000016dcf71bcc0_0, 0, 2;
    %pushi/vec4 128, 0, 16;
    %store/vec4 v0000016dcf71b9a0_0, 0, 16;
    %fork TD_linear_layer_tb.load_b, S_0000016dcf7159f0;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000016dcf71bcc0_0, 0, 2;
    %pushi/vec4 128, 0, 16;
    %store/vec4 v0000016dcf71b9a0_0, 0, 16;
    %fork TD_linear_layer_tb.load_b, S_0000016dcf7159f0;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000016dcf71bcc0_0, 0, 2;
    %pushi/vec4 128, 0, 16;
    %store/vec4 v0000016dcf71b9a0_0, 0, 16;
    %fork TD_linear_layer_tb.load_b, S_0000016dcf7159f0;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000016dcf71bcc0_0, 0, 2;
    %pushi/vec4 128, 0, 16;
    %store/vec4 v0000016dcf71b9a0_0, 0, 16;
    %fork TD_linear_layer_tb.load_b, S_0000016dcf7159f0;
    %join;
    %delay 10000, 0;
    %wait E_0000016dcf7130c0;
    %pushi/vec4 2147508224, 0, 37;
    %concati/vec4 33554688, 0, 27;
    %store/vec4 v0000016dcf76e550_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016dcf76f590_0, 0, 1;
    %wait E_0000016dcf7130c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016dcf76f590_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf76dbf0_0, 0, 32;
T_8.7 ;
    %load/vec4 v0000016dcf76db50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.9, 9;
    %load/vec4 v0000016dcf76dbf0_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 5;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz T_8.8, 8;
    %wait E_0000016dcf7130c0;
    %load/vec4 v0000016dcf76dbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf76dbf0_0, 0, 32;
    %jmp T_8.7;
T_8.8 ;
    %load/vec4 v0000016dcf76db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %vpi_call 2 133 "$display", "[PASS] With bias=0.5 outputs:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016dcf76f450_0, 0, 32;
T_8.12 ;
    %load/vec4 v0000016dcf76f450_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.13, 5;
    %load/vec4 v0000016dcf76f630_0;
    %load/vec4 v0000016dcf76f450_0;
    %muli 16, 0, 32;
    %part/s 16;
    %vpi_func/r 2 135 "$itor", S<0,vec4,s16> {1 0 0};
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %store/real v0000016dcf76eff0_0;
    %vpi_call 2 136 "$display", "  y[%0d] = %.3f", v0000016dcf76f450_0, v0000016dcf76eff0_0 {0 0 0};
    %load/vec4 v0000016dcf76f450_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf76f450_0, 0, 32;
    %jmp T_8.12;
T_8.13 ;
    %load/vec4 v0000016dcf76e370_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf76e370_0, 0, 32;
    %jmp T_8.11;
T_8.10 ;
    %vpi_call 2 140 "$display", "[FAIL] With bias TIMEOUT" {0 0 0};
    %load/vec4 v0000016dcf76f3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016dcf76f3b0_0, 0, 32;
T_8.11 ;
    %delay 20000, 0;
    %vpi_call 2 145 "$display", "============================================" {0 0 0};
    %vpi_call 2 146 "$display", "  Results: %0d PASSED, %0d FAILED", v0000016dcf76e370_0, v0000016dcf76f3b0_0 {0 0 0};
    %vpi_call 2 147 "$display", "============================================" {0 0 0};
    %vpi_call 2 148 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/transformer/linear_layer_tb.v";
    "rtl/transformer/linear_layer.v";
