timestamp 1763743767
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
node "GND" 75 500.437 49 6 ndc 200 100 0 0 0 0 0 0 0 0 0 0 0 0 634 398 0 0 0 0 0 0 0 0 0 0
node "a_49_13#" 34 8.016 49 13 ndif 180 72 0 0 0 0 0 0 0 0 0 0 0 0 120 68 0 0 0 0 0 0 0 0 0 0
node "A" 300 151.618 4 10 pc 0 0 0 0 0 0 0 0 0 0 164 164 0 0 32 24 0 0 0 0 0 0 0 0 0 0
node "OUT" 44 66.3096 106 -2 ndif 50 30 100 50 0 0 0 0 0 0 0 0 0 0 208 112 0 0 0 0 0 0 0 0 0 0
node "a_49_21#" 34 8.016 49 21 ndif 180 72 0 0 0 0 0 0 0 0 0 0 0 0 120 68 0 0 0 0 0 0 0 0 0 0
node "B" 300 151.618 4 18 pc 0 0 0 0 0 0 0 0 0 0 164 164 0 0 32 24 0 0 0 0 0 0 0 0 0 0
node "VDD" 125 350.28 17 6 pdc 0 0 320 152 0 0 0 0 0 0 0 0 0 0 750 460 0 0 0 0 0 0 0 0 0 0
node "C" 300 151.618 4 26 pc 0 0 0 0 0 0 0 0 0 0 164 164 0 0 32 24 0 0 0 0 0 0 0 0 0 0
node "a_17_13#" 318 426.93 17 13 pdif 150 70 220 102 0 0 0 0 0 0 120 116 0 0 693 394 0 0 0 0 0 0 0 0 0 0
node "w_93_18#" 1239 771.379 93 18 nw 0 0 0 0 768 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_11_0#" 1161 1285.63 11 0 nw 0 0 0 0 1280 144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "a_17_13#" "a_49_13#" 54.984
cap "VDD" "OUT" 261.174
cap "A" "GND" 24.12
cap "w_11_0#" "a_17_13#" 81.8184
cap "a_17_13#" "OUT" 54.984
cap "VDD" "B" 118.443
cap "a_49_21#" "GND" 54.984
cap "a_17_13#" "B" 76.572
cap "C" "VDD" 118.443
cap "w_93_18#" "VDD" 74.6316
cap "a_17_13#" "C" 76.572
cap "w_11_0#" "B" 78.04
cap "a_17_13#" "GND" 365.021
cap "VDD" "A" 118.443
cap "a_49_13#" "GND" 364.269
cap "w_11_0#" "C" 78.04
cap "w_93_18#" "a_17_13#" 86.814
cap "OUT" "GND" 158.079
cap "a_17_13#" "a_49_21#" 364.269
cap "w_93_18#" "OUT" 43.6536
cap "C" "B" 195.786
cap "w_11_0#" "A" 78.04
cap "a_49_21#" "a_49_13#" 309.285
cap "B" "GND" 24.12
cap "a_17_13#" "VDD" 1190.17
cap "B" "A" 195.786
cap "C" "GND" 24.12
cap "w_11_0#" "VDD" 97.2432
fet nfet 104 -2 105 -1 20 24 "Gnd!" "a_17_13#" 4 0 "GND" 10 0 "OUT" 10 0
fet nfet 49 11 50 12 60 64 "Gnd!" "A" 4 0 "GND" 30 0 "a_49_13#" 30 0
fet pfet 17 11 18 12 40 44 "w_11_0#" "A" 4 0 "VDD" 20 0 "a_17_13#" 20 0
fet nfet 49 19 50 20 60 64 "Gnd!" "B" 4 0 "a_49_13#" 30 0 "a_49_21#" 30 0
fet pfet 17 19 18 20 40 44 "w_11_0#" "B" 4 0 "a_17_13#" 20 0 "VDD" 20 0
fet pfet 104 24 105 25 40 44 "w_93_18#" "a_17_13#" 4 0 "VDD" 20 0 "OUT" 20 0
fet nfet 49 27 50 28 60 64 "Gnd!" "C" 4 0 "a_49_21#" 30 0 "a_17_13#" 30 0
fet pfet 17 27 18 28 40 44 "w_11_0#" "C" 4 0 "VDD" 20 0 "a_17_13#" 20 0
