
ADC_V0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c80  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08004e20  08004e20  00005e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ea8  08004ea8  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  08004ea8  08004ea8  00005ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004eb0  08004eb0  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004eb0  08004eb0  00005eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004eb4  08004eb4  00005eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004eb8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000605c  2**0
                  CONTENTS
 10 .bss          00000290  2000005c  2000005c  0000605c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002ec  200002ec  0000605c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000afb8  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001873  00000000  00000000  00011044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000818  00000000  00000000  000128b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000642  00000000  00000000  000130d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002087f  00000000  00000000  00013712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ca7d  00000000  00000000  00033f91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9386  00000000  00000000  00040a0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00109d94  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002560  00000000  00000000  00109dd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  0010c338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004e08 	.word	0x08004e08

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08004e08 	.word	0x08004e08

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000280:	b590      	push	{r4, r7, lr}
 8000282:	b083      	sub	sp, #12
 8000284:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000286:	f000 fbad 	bl	80009e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800028a:	f000 f857 	bl	800033c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800028e:	f000 f9ad 	bl	80005ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000292:	f000 f98d 	bl	80005b0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000296:	f000 f95b 	bl	8000550 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800029a:	f000 f8ad 	bl	80003f8 <MX_ADC1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(i=0; i<5; i++)
 800029e:	4b23      	ldr	r3, [pc, #140]	@ (800032c <main+0xac>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	801a      	strh	r2, [r3, #0]
 80002a4:	e024      	b.n	80002f0 <main+0x70>
	     {
	         HAL_ADC_Start(&hadc1); // Start ADC Conversion
 80002a6:	4822      	ldr	r0, [pc, #136]	@ (8000330 <main+0xb0>)
 80002a8:	f000 fe20 	bl	8000eec <HAL_ADC_Start>
	         HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY); // Poll ADC1 Peripheral & TimeOut = 1mSec
 80002ac:	f04f 31ff 	mov.w	r1, #4294967295
 80002b0:	481f      	ldr	r0, [pc, #124]	@ (8000330 <main+0xb0>)
 80002b2:	f000 ff31 	bl	8001118 <HAL_ADC_PollForConversion>
	         adc_values[i] = HAL_ADC_GetValue(&hadc1); // Read ADC Conversion Resulte
 80002b6:	481e      	ldr	r0, [pc, #120]	@ (8000330 <main+0xb0>)
 80002b8:	f001 f830 	bl	800131c <HAL_ADC_GetValue>
 80002bc:	4601      	mov	r1, r0
 80002be:	4b1b      	ldr	r3, [pc, #108]	@ (800032c <main+0xac>)
 80002c0:	881b      	ldrh	r3, [r3, #0]
 80002c2:	461a      	mov	r2, r3
 80002c4:	b289      	uxth	r1, r1
 80002c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000334 <main+0xb4>)
 80002c8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	         voltages[i] = adc_values[i]; // Map The ADC_RES To PWM DutyCycle
 80002cc:	4b17      	ldr	r3, [pc, #92]	@ (800032c <main+0xac>)
 80002ce:	881b      	ldrh	r3, [r3, #0]
 80002d0:	4619      	mov	r1, r3
 80002d2:	4b16      	ldr	r3, [pc, #88]	@ (800032c <main+0xac>)
 80002d4:	881b      	ldrh	r3, [r3, #0]
 80002d6:	461a      	mov	r2, r3
 80002d8:	4b16      	ldr	r3, [pc, #88]	@ (8000334 <main+0xb4>)
 80002da:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 80002de:	4b16      	ldr	r3, [pc, #88]	@ (8000338 <main+0xb8>)
 80002e0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	  for(i=0; i<5; i++)
 80002e4:	4b11      	ldr	r3, [pc, #68]	@ (800032c <main+0xac>)
 80002e6:	881b      	ldrh	r3, [r3, #0]
 80002e8:	3301      	adds	r3, #1
 80002ea:	b29a      	uxth	r2, r3
 80002ec:	4b0f      	ldr	r3, [pc, #60]	@ (800032c <main+0xac>)
 80002ee:	801a      	strh	r2, [r3, #0]
 80002f0:	4b0e      	ldr	r3, [pc, #56]	@ (800032c <main+0xac>)
 80002f2:	881b      	ldrh	r3, [r3, #0]
 80002f4:	2b04      	cmp	r3, #4
 80002f6:	d9d6      	bls.n	80002a6 <main+0x26>
	      }
	  voltages[4] = voltages[4]-600;
 80002f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000338 <main+0xb8>)
 80002fa:	891b      	ldrh	r3, [r3, #8]
 80002fc:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 8000300:	b29a      	uxth	r2, r3
 8000302:	4b0d      	ldr	r3, [pc, #52]	@ (8000338 <main+0xb8>)
 8000304:	811a      	strh	r2, [r3, #8]
	  send_adc_data_over_uart(voltages[0], voltages[1], voltages[2], voltages[3],voltages[4]);
 8000306:	4b0c      	ldr	r3, [pc, #48]	@ (8000338 <main+0xb8>)
 8000308:	8818      	ldrh	r0, [r3, #0]
 800030a:	4b0b      	ldr	r3, [pc, #44]	@ (8000338 <main+0xb8>)
 800030c:	8859      	ldrh	r1, [r3, #2]
 800030e:	4b0a      	ldr	r3, [pc, #40]	@ (8000338 <main+0xb8>)
 8000310:	889a      	ldrh	r2, [r3, #4]
 8000312:	4b09      	ldr	r3, [pc, #36]	@ (8000338 <main+0xb8>)
 8000314:	88dc      	ldrh	r4, [r3, #6]
 8000316:	4b08      	ldr	r3, [pc, #32]	@ (8000338 <main+0xb8>)
 8000318:	891b      	ldrh	r3, [r3, #8]
 800031a:	9300      	str	r3, [sp, #0]
 800031c:	4623      	mov	r3, r4
 800031e:	f000 f9cb 	bl	80006b8 <send_adc_data_over_uart>
	  HAL_Delay(100);
 8000322:	2064      	movs	r0, #100	@ 0x64
 8000324:	f000 fbc4 	bl	8000ab0 <HAL_Delay>
	  for(i=0; i<5; i++)
 8000328:	e7b9      	b.n	800029e <main+0x1e>
 800032a:	bf00      	nop
 800032c:	20000166 	.word	0x20000166
 8000330:	20000078 	.word	0x20000078
 8000334:	20000150 	.word	0x20000150
 8000338:	2000015c 	.word	0x2000015c

0800033c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b0a6      	sub	sp, #152	@ 0x98
 8000340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000342:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000346:	2228      	movs	r2, #40	@ 0x28
 8000348:	2100      	movs	r1, #0
 800034a:	4618      	mov	r0, r3
 800034c:	f004 f8dc 	bl	8004508 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000350:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000354:	2200      	movs	r2, #0
 8000356:	601a      	str	r2, [r3, #0]
 8000358:	605a      	str	r2, [r3, #4]
 800035a:	609a      	str	r2, [r3, #8]
 800035c:	60da      	str	r2, [r3, #12]
 800035e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	2258      	movs	r2, #88	@ 0x58
 8000364:	2100      	movs	r1, #0
 8000366:	4618      	mov	r0, r3
 8000368:	f004 f8ce 	bl	8004508 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800036c:	2302      	movs	r3, #2
 800036e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000370:	2301      	movs	r3, #1
 8000372:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000374:	2310      	movs	r3, #16
 8000376:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800037a:	2302      	movs	r3, #2
 800037c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000380:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000384:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000388:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800038c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000390:	2300      	movs	r3, #0
 8000392:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000396:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800039a:	4618      	mov	r0, r3
 800039c:	f001 ff26 	bl	80021ec <HAL_RCC_OscConfig>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80003a6:	f000 f9b9 	bl	800071c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003aa:	230f      	movs	r3, #15
 80003ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ae:	2302      	movs	r3, #2
 80003b0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b2:	2300      	movs	r3, #0
 80003b4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80003ba:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003c0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80003c4:	2102      	movs	r1, #2
 80003c6:	4618      	mov	r0, r3
 80003c8:	f002 ff64 	bl	8003294 <HAL_RCC_ClockConfig>
 80003cc:	4603      	mov	r3, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d001      	beq.n	80003d6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80003d2:	f000 f9a3 	bl	800071c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80003d6:	2302      	movs	r3, #2
 80003d8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80003da:	2300      	movs	r3, #0
 80003dc:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003de:	1d3b      	adds	r3, r7, #4
 80003e0:	4618      	mov	r0, r3
 80003e2:	f003 f977 	bl	80036d4 <HAL_RCCEx_PeriphCLKConfig>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80003ec:	f000 f996 	bl	800071c <Error_Handler>
  }
}
 80003f0:	bf00      	nop
 80003f2:	3798      	adds	r7, #152	@ 0x98
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}

080003f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b08a      	sub	sp, #40	@ 0x28
 80003fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80003fe:	f107 031c 	add.w	r3, r7, #28
 8000402:	2200      	movs	r2, #0
 8000404:	601a      	str	r2, [r3, #0]
 8000406:	605a      	str	r2, [r3, #4]
 8000408:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	2200      	movs	r2, #0
 800040e:	601a      	str	r2, [r3, #0]
 8000410:	605a      	str	r2, [r3, #4]
 8000412:	609a      	str	r2, [r3, #8]
 8000414:	60da      	str	r2, [r3, #12]
 8000416:	611a      	str	r2, [r3, #16]
 8000418:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800041a:	4b4c      	ldr	r3, [pc, #304]	@ (800054c <MX_ADC1_Init+0x154>)
 800041c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000420:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000422:	4b4a      	ldr	r3, [pc, #296]	@ (800054c <MX_ADC1_Init+0x154>)
 8000424:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000428:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800042a:	4b48      	ldr	r3, [pc, #288]	@ (800054c <MX_ADC1_Init+0x154>)
 800042c:	2200      	movs	r2, #0
 800042e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000430:	4b46      	ldr	r3, [pc, #280]	@ (800054c <MX_ADC1_Init+0x154>)
 8000432:	2201      	movs	r2, #1
 8000434:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000436:	4b45      	ldr	r3, [pc, #276]	@ (800054c <MX_ADC1_Init+0x154>)
 8000438:	2200      	movs	r2, #0
 800043a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 800043c:	4b43      	ldr	r3, [pc, #268]	@ (800054c <MX_ADC1_Init+0x154>)
 800043e:	2201      	movs	r2, #1
 8000440:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8000444:	4b41      	ldr	r3, [pc, #260]	@ (800054c <MX_ADC1_Init+0x154>)
 8000446:	2201      	movs	r2, #1
 8000448:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800044a:	4b40      	ldr	r3, [pc, #256]	@ (800054c <MX_ADC1_Init+0x154>)
 800044c:	2200      	movs	r2, #0
 800044e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000450:	4b3e      	ldr	r3, [pc, #248]	@ (800054c <MX_ADC1_Init+0x154>)
 8000452:	2201      	movs	r2, #1
 8000454:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000456:	4b3d      	ldr	r3, [pc, #244]	@ (800054c <MX_ADC1_Init+0x154>)
 8000458:	2200      	movs	r2, #0
 800045a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 800045c:	4b3b      	ldr	r3, [pc, #236]	@ (800054c <MX_ADC1_Init+0x154>)
 800045e:	2205      	movs	r2, #5
 8000460:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000462:	4b3a      	ldr	r3, [pc, #232]	@ (800054c <MX_ADC1_Init+0x154>)
 8000464:	2201      	movs	r2, #1
 8000466:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800046a:	4b38      	ldr	r3, [pc, #224]	@ (800054c <MX_ADC1_Init+0x154>)
 800046c:	2204      	movs	r2, #4
 800046e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000470:	4b36      	ldr	r3, [pc, #216]	@ (800054c <MX_ADC1_Init+0x154>)
 8000472:	2200      	movs	r2, #0
 8000474:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000476:	4b35      	ldr	r3, [pc, #212]	@ (800054c <MX_ADC1_Init+0x154>)
 8000478:	2200      	movs	r2, #0
 800047a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800047c:	4833      	ldr	r0, [pc, #204]	@ (800054c <MX_ADC1_Init+0x154>)
 800047e:	f000 fb3b 	bl	8000af8 <HAL_ADC_Init>
 8000482:	4603      	mov	r3, r0
 8000484:	2b00      	cmp	r3, #0
 8000486:	d001      	beq.n	800048c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000488:	f000 f948 	bl	800071c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800048c:	2300      	movs	r3, #0
 800048e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000490:	f107 031c 	add.w	r3, r7, #28
 8000494:	4619      	mov	r1, r3
 8000496:	482d      	ldr	r0, [pc, #180]	@ (800054c <MX_ADC1_Init+0x154>)
 8000498:	f001 fa38 	bl	800190c <HAL_ADCEx_MultiModeConfigChannel>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d001      	beq.n	80004a6 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80004a2:	f000 f93b 	bl	800071c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80004a6:	2301      	movs	r3, #1
 80004a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004aa:	2301      	movs	r3, #1
 80004ac:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004ae:	2300      	movs	r3, #0
 80004b0:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80004b2:	2300      	movs	r3, #0
 80004b4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80004b6:	2300      	movs	r3, #0
 80004b8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80004ba:	2300      	movs	r3, #0
 80004bc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004be:	1d3b      	adds	r3, r7, #4
 80004c0:	4619      	mov	r1, r3
 80004c2:	4822      	ldr	r0, [pc, #136]	@ (800054c <MX_ADC1_Init+0x154>)
 80004c4:	f000 ff38 	bl	8001338 <HAL_ADC_ConfigChannel>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 80004ce:	f000 f925 	bl	800071c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80004d2:	2306      	movs	r3, #6
 80004d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80004d6:	2302      	movs	r3, #2
 80004d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004da:	1d3b      	adds	r3, r7, #4
 80004dc:	4619      	mov	r1, r3
 80004de:	481b      	ldr	r0, [pc, #108]	@ (800054c <MX_ADC1_Init+0x154>)
 80004e0:	f000 ff2a 	bl	8001338 <HAL_ADC_ConfigChannel>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d001      	beq.n	80004ee <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 80004ea:	f000 f917 	bl	800071c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80004ee:	2307      	movs	r3, #7
 80004f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80004f2:	2303      	movs	r3, #3
 80004f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004f6:	1d3b      	adds	r3, r7, #4
 80004f8:	4619      	mov	r1, r3
 80004fa:	4814      	ldr	r0, [pc, #80]	@ (800054c <MX_ADC1_Init+0x154>)
 80004fc:	f000 ff1c 	bl	8001338 <HAL_ADC_ConfigChannel>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8000506:	f000 f909 	bl	800071c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800050a:	2308      	movs	r3, #8
 800050c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800050e:	2304      	movs	r3, #4
 8000510:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000512:	1d3b      	adds	r3, r7, #4
 8000514:	4619      	mov	r1, r3
 8000516:	480d      	ldr	r0, [pc, #52]	@ (800054c <MX_ADC1_Init+0x154>)
 8000518:	f000 ff0e 	bl	8001338 <HAL_ADC_ConfigChannel>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <MX_ADC1_Init+0x12e>
  {
    Error_Handler();
 8000522:	f000 f8fb 	bl	800071c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000526:	2309      	movs	r3, #9
 8000528:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800052a:	2305      	movs	r3, #5
 800052c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800052e:	1d3b      	adds	r3, r7, #4
 8000530:	4619      	mov	r1, r3
 8000532:	4806      	ldr	r0, [pc, #24]	@ (800054c <MX_ADC1_Init+0x154>)
 8000534:	f000 ff00 	bl	8001338 <HAL_ADC_ConfigChannel>
 8000538:	4603      	mov	r3, r0
 800053a:	2b00      	cmp	r3, #0
 800053c:	d001      	beq.n	8000542 <MX_ADC1_Init+0x14a>
  {
    Error_Handler();
 800053e:	f000 f8ed 	bl	800071c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000542:	bf00      	nop
 8000544:	3728      	adds	r7, #40	@ 0x28
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	20000078 	.word	0x20000078

08000550 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000554:	4b14      	ldr	r3, [pc, #80]	@ (80005a8 <MX_USART2_UART_Init+0x58>)
 8000556:	4a15      	ldr	r2, [pc, #84]	@ (80005ac <MX_USART2_UART_Init+0x5c>)
 8000558:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800055a:	4b13      	ldr	r3, [pc, #76]	@ (80005a8 <MX_USART2_UART_Init+0x58>)
 800055c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000560:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000562:	4b11      	ldr	r3, [pc, #68]	@ (80005a8 <MX_USART2_UART_Init+0x58>)
 8000564:	2200      	movs	r2, #0
 8000566:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000568:	4b0f      	ldr	r3, [pc, #60]	@ (80005a8 <MX_USART2_UART_Init+0x58>)
 800056a:	2200      	movs	r2, #0
 800056c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800056e:	4b0e      	ldr	r3, [pc, #56]	@ (80005a8 <MX_USART2_UART_Init+0x58>)
 8000570:	2200      	movs	r2, #0
 8000572:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000574:	4b0c      	ldr	r3, [pc, #48]	@ (80005a8 <MX_USART2_UART_Init+0x58>)
 8000576:	220c      	movs	r2, #12
 8000578:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800057a:	4b0b      	ldr	r3, [pc, #44]	@ (80005a8 <MX_USART2_UART_Init+0x58>)
 800057c:	2200      	movs	r2, #0
 800057e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000580:	4b09      	ldr	r3, [pc, #36]	@ (80005a8 <MX_USART2_UART_Init+0x58>)
 8000582:	2200      	movs	r2, #0
 8000584:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000586:	4b08      	ldr	r3, [pc, #32]	@ (80005a8 <MX_USART2_UART_Init+0x58>)
 8000588:	2200      	movs	r2, #0
 800058a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800058c:	4b06      	ldr	r3, [pc, #24]	@ (80005a8 <MX_USART2_UART_Init+0x58>)
 800058e:	2200      	movs	r2, #0
 8000590:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000592:	4805      	ldr	r0, [pc, #20]	@ (80005a8 <MX_USART2_UART_Init+0x58>)
 8000594:	f003 fabc 	bl	8003b10 <HAL_UART_Init>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800059e:	f000 f8bd 	bl	800071c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80005a2:	bf00      	nop
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	200000c8 	.word	0x200000c8
 80005ac:	40004400 	.word	0x40004400

080005b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005b6:	4b0c      	ldr	r3, [pc, #48]	@ (80005e8 <MX_DMA_Init+0x38>)
 80005b8:	695b      	ldr	r3, [r3, #20]
 80005ba:	4a0b      	ldr	r2, [pc, #44]	@ (80005e8 <MX_DMA_Init+0x38>)
 80005bc:	f043 0301 	orr.w	r3, r3, #1
 80005c0:	6153      	str	r3, [r2, #20]
 80005c2:	4b09      	ldr	r3, [pc, #36]	@ (80005e8 <MX_DMA_Init+0x38>)
 80005c4:	695b      	ldr	r3, [r3, #20]
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2100      	movs	r1, #0
 80005d2:	200b      	movs	r0, #11
 80005d4:	f001 fc31 	bl	8001e3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80005d8:	200b      	movs	r0, #11
 80005da:	f001 fc4a 	bl	8001e72 <HAL_NVIC_EnableIRQ>

}
 80005de:	bf00      	nop
 80005e0:	3708      	adds	r7, #8
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	40021000 	.word	0x40021000

080005ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08a      	sub	sp, #40	@ 0x28
 80005f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
 80005fe:	60da      	str	r2, [r3, #12]
 8000600:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000602:	4b2b      	ldr	r3, [pc, #172]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000604:	695b      	ldr	r3, [r3, #20]
 8000606:	4a2a      	ldr	r2, [pc, #168]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000608:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800060c:	6153      	str	r3, [r2, #20]
 800060e:	4b28      	ldr	r3, [pc, #160]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000610:	695b      	ldr	r3, [r3, #20]
 8000612:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000616:	613b      	str	r3, [r7, #16]
 8000618:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800061a:	4b25      	ldr	r3, [pc, #148]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 800061c:	695b      	ldr	r3, [r3, #20]
 800061e:	4a24      	ldr	r2, [pc, #144]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000620:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000624:	6153      	str	r3, [r2, #20]
 8000626:	4b22      	ldr	r3, [pc, #136]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000628:	695b      	ldr	r3, [r3, #20]
 800062a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800062e:	60fb      	str	r3, [r7, #12]
 8000630:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000632:	4b1f      	ldr	r3, [pc, #124]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000634:	695b      	ldr	r3, [r3, #20]
 8000636:	4a1e      	ldr	r2, [pc, #120]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000638:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800063c:	6153      	str	r3, [r2, #20]
 800063e:	4b1c      	ldr	r3, [pc, #112]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000640:	695b      	ldr	r3, [r3, #20]
 8000642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800064a:	4b19      	ldr	r3, [pc, #100]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 800064c:	695b      	ldr	r3, [r3, #20]
 800064e:	4a18      	ldr	r2, [pc, #96]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000650:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000654:	6153      	str	r3, [r2, #20]
 8000656:	4b16      	ldr	r3, [pc, #88]	@ (80006b0 <MX_GPIO_Init+0xc4>)
 8000658:	695b      	ldr	r3, [r3, #20]
 800065a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	2120      	movs	r1, #32
 8000666:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800066a:	f001 fda7 	bl	80021bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800066e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000672:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000674:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067a:	2300      	movs	r3, #0
 800067c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800067e:	f107 0314 	add.w	r3, r7, #20
 8000682:	4619      	mov	r1, r3
 8000684:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <MX_GPIO_Init+0xc8>)
 8000686:	f001 fc0f 	bl	8001ea8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800068a:	2320      	movs	r3, #32
 800068c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068e:	2301      	movs	r3, #1
 8000690:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000696:	2300      	movs	r3, #0
 8000698:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 0314 	add.w	r3, r7, #20
 800069e:	4619      	mov	r1, r3
 80006a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a4:	f001 fc00 	bl	8001ea8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006a8:	bf00      	nop
 80006aa:	3728      	adds	r7, #40	@ 0x28
 80006ac:	46bd      	mov	sp, r7
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	40021000 	.word	0x40021000
 80006b4:	48000800 	.word	0x48000800

080006b8 <send_adc_data_over_uart>:

/* USER CODE BEGIN 4 */
void send_adc_data_over_uart(uint16_t voltages0, uint16_t voltages1, uint16_t voltages2, uint16_t voltages3, uint16_t voltages4) {
 80006b8:	b590      	push	{r4, r7, lr}
 80006ba:	b089      	sub	sp, #36	@ 0x24
 80006bc:	af04      	add	r7, sp, #16
 80006be:	4604      	mov	r4, r0
 80006c0:	4608      	mov	r0, r1
 80006c2:	4611      	mov	r1, r2
 80006c4:	461a      	mov	r2, r3
 80006c6:	4623      	mov	r3, r4
 80006c8:	80fb      	strh	r3, [r7, #6]
 80006ca:	4603      	mov	r3, r0
 80006cc:	80bb      	strh	r3, [r7, #4]
 80006ce:	460b      	mov	r3, r1
 80006d0:	807b      	strh	r3, [r7, #2]
 80006d2:	4613      	mov	r3, r2
 80006d4:	803b      	strh	r3, [r7, #0]

        int len = snprintf(uart_buffer, sizeof(uart_buffer), "/* %d; %d; %d; %d; %d */\r\n", voltages0, voltages1, voltages2, voltages3, voltages4);
 80006d6:	88fc      	ldrh	r4, [r7, #6]
 80006d8:	88bb      	ldrh	r3, [r7, #4]
 80006da:	887a      	ldrh	r2, [r7, #2]
 80006dc:	8839      	ldrh	r1, [r7, #0]
 80006de:	8c38      	ldrh	r0, [r7, #32]
 80006e0:	9003      	str	r0, [sp, #12]
 80006e2:	9102      	str	r1, [sp, #8]
 80006e4:	9201      	str	r2, [sp, #4]
 80006e6:	9300      	str	r3, [sp, #0]
 80006e8:	4623      	mov	r3, r4
 80006ea:	4a09      	ldr	r2, [pc, #36]	@ (8000710 <send_adc_data_over_uart+0x58>)
 80006ec:	2132      	movs	r1, #50	@ 0x32
 80006ee:	4809      	ldr	r0, [pc, #36]	@ (8000714 <send_adc_data_over_uart+0x5c>)
 80006f0:	f003 fed6 	bl	80044a0 <sniprintf>
 80006f4:	60f8      	str	r0, [r7, #12]

        HAL_UART_Transmit(&huart2, (uint8_t*)uart_buffer, len, HAL_MAX_DELAY);
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	b29a      	uxth	r2, r3
 80006fa:	f04f 33ff 	mov.w	r3, #4294967295
 80006fe:	4905      	ldr	r1, [pc, #20]	@ (8000714 <send_adc_data_over_uart+0x5c>)
 8000700:	4805      	ldr	r0, [pc, #20]	@ (8000718 <send_adc_data_over_uart+0x60>)
 8000702:	f003 fa53 	bl	8003bac <HAL_UART_Transmit>
}
 8000706:	bf00      	nop
 8000708:	3714      	adds	r7, #20
 800070a:	46bd      	mov	sp, r7
 800070c:	bd90      	pop	{r4, r7, pc}
 800070e:	bf00      	nop
 8000710:	08004e20 	.word	0x08004e20
 8000714:	20000168 	.word	0x20000168
 8000718:	200000c8 	.word	0x200000c8

0800071c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000720:	b672      	cpsid	i
}
 8000722:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <Error_Handler+0x8>

08000728 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800072e:	4b0f      	ldr	r3, [pc, #60]	@ (800076c <HAL_MspInit+0x44>)
 8000730:	699b      	ldr	r3, [r3, #24]
 8000732:	4a0e      	ldr	r2, [pc, #56]	@ (800076c <HAL_MspInit+0x44>)
 8000734:	f043 0301 	orr.w	r3, r3, #1
 8000738:	6193      	str	r3, [r2, #24]
 800073a:	4b0c      	ldr	r3, [pc, #48]	@ (800076c <HAL_MspInit+0x44>)
 800073c:	699b      	ldr	r3, [r3, #24]
 800073e:	f003 0301 	and.w	r3, r3, #1
 8000742:	607b      	str	r3, [r7, #4]
 8000744:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000746:	4b09      	ldr	r3, [pc, #36]	@ (800076c <HAL_MspInit+0x44>)
 8000748:	69db      	ldr	r3, [r3, #28]
 800074a:	4a08      	ldr	r2, [pc, #32]	@ (800076c <HAL_MspInit+0x44>)
 800074c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000750:	61d3      	str	r3, [r2, #28]
 8000752:	4b06      	ldr	r3, [pc, #24]	@ (800076c <HAL_MspInit+0x44>)
 8000754:	69db      	ldr	r3, [r3, #28]
 8000756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800075a:	603b      	str	r3, [r7, #0]
 800075c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800075e:	2007      	movs	r0, #7
 8000760:	f001 fb60 	bl	8001e24 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000764:	bf00      	nop
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40021000 	.word	0x40021000

08000770 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b08a      	sub	sp, #40	@ 0x28
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000778:	f107 0314 	add.w	r3, r7, #20
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]
 8000786:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000790:	d13c      	bne.n	800080c <HAL_ADC_MspInit+0x9c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000792:	4b20      	ldr	r3, [pc, #128]	@ (8000814 <HAL_ADC_MspInit+0xa4>)
 8000794:	695b      	ldr	r3, [r3, #20]
 8000796:	4a1f      	ldr	r2, [pc, #124]	@ (8000814 <HAL_ADC_MspInit+0xa4>)
 8000798:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800079c:	6153      	str	r3, [r2, #20]
 800079e:	4b1d      	ldr	r3, [pc, #116]	@ (8000814 <HAL_ADC_MspInit+0xa4>)
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000814 <HAL_ADC_MspInit+0xa4>)
 80007ac:	695b      	ldr	r3, [r3, #20]
 80007ae:	4a19      	ldr	r2, [pc, #100]	@ (8000814 <HAL_ADC_MspInit+0xa4>)
 80007b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80007b4:	6153      	str	r3, [r2, #20]
 80007b6:	4b17      	ldr	r3, [pc, #92]	@ (8000814 <HAL_ADC_MspInit+0xa4>)
 80007b8:	695b      	ldr	r3, [r3, #20]
 80007ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80007be:	60fb      	str	r3, [r7, #12]
 80007c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	4b14      	ldr	r3, [pc, #80]	@ (8000814 <HAL_ADC_MspInit+0xa4>)
 80007c4:	695b      	ldr	r3, [r3, #20]
 80007c6:	4a13      	ldr	r2, [pc, #76]	@ (8000814 <HAL_ADC_MspInit+0xa4>)
 80007c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007cc:	6153      	str	r3, [r2, #20]
 80007ce:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <HAL_ADC_MspInit+0xa4>)
 80007d0:	695b      	ldr	r3, [r3, #20]
 80007d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN7
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80007da:	230f      	movs	r3, #15
 80007dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007de:	2303      	movs	r3, #3
 80007e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007e6:	f107 0314 	add.w	r3, r7, #20
 80007ea:	4619      	mov	r1, r3
 80007ec:	480a      	ldr	r0, [pc, #40]	@ (8000818 <HAL_ADC_MspInit+0xa8>)
 80007ee:	f001 fb5b 	bl	8001ea8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007f2:	2301      	movs	r3, #1
 80007f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007f6:	2303      	movs	r3, #3
 80007f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fe:	f107 0314 	add.w	r3, r7, #20
 8000802:	4619      	mov	r1, r3
 8000804:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000808:	f001 fb4e 	bl	8001ea8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800080c:	bf00      	nop
 800080e:	3728      	adds	r7, #40	@ 0x28
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40021000 	.word	0x40021000
 8000818:	48000800 	.word	0x48000800

0800081c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b08a      	sub	sp, #40	@ 0x28
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000824:	f107 0314 	add.w	r3, r7, #20
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
 800082c:	605a      	str	r2, [r3, #4]
 800082e:	609a      	str	r2, [r3, #8]
 8000830:	60da      	str	r2, [r3, #12]
 8000832:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a17      	ldr	r2, [pc, #92]	@ (8000898 <HAL_UART_MspInit+0x7c>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d128      	bne.n	8000890 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800083e:	4b17      	ldr	r3, [pc, #92]	@ (800089c <HAL_UART_MspInit+0x80>)
 8000840:	69db      	ldr	r3, [r3, #28]
 8000842:	4a16      	ldr	r2, [pc, #88]	@ (800089c <HAL_UART_MspInit+0x80>)
 8000844:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000848:	61d3      	str	r3, [r2, #28]
 800084a:	4b14      	ldr	r3, [pc, #80]	@ (800089c <HAL_UART_MspInit+0x80>)
 800084c:	69db      	ldr	r3, [r3, #28]
 800084e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000852:	613b      	str	r3, [r7, #16]
 8000854:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	4b11      	ldr	r3, [pc, #68]	@ (800089c <HAL_UART_MspInit+0x80>)
 8000858:	695b      	ldr	r3, [r3, #20]
 800085a:	4a10      	ldr	r2, [pc, #64]	@ (800089c <HAL_UART_MspInit+0x80>)
 800085c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000860:	6153      	str	r3, [r2, #20]
 8000862:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <HAL_UART_MspInit+0x80>)
 8000864:	695b      	ldr	r3, [r3, #20]
 8000866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800086e:	230c      	movs	r3, #12
 8000870:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000872:	2302      	movs	r3, #2
 8000874:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087a:	2300      	movs	r3, #0
 800087c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800087e:	2307      	movs	r3, #7
 8000880:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000882:	f107 0314 	add.w	r3, r7, #20
 8000886:	4619      	mov	r1, r3
 8000888:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800088c:	f001 fb0c 	bl	8001ea8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000890:	bf00      	nop
 8000892:	3728      	adds	r7, #40	@ 0x28
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40004400 	.word	0x40004400
 800089c:	40021000 	.word	0x40021000

080008a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <NMI_Handler+0x4>

080008a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <HardFault_Handler+0x4>

080008b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <MemManage_Handler+0x4>

080008b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <BusFault_Handler+0x4>

080008c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <UsageFault_Handler+0x4>

080008c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008cc:	bf00      	nop
 80008ce:	46bd      	mov	sp, r7
 80008d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d4:	4770      	bx	lr

080008d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d6:	b480      	push	{r7}
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e8:	bf00      	nop
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr

080008f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008f2:	b580      	push	{r7, lr}
 80008f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008f6:	f000 f8bb 	bl	8000a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
	...

08000900 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000908:	4a14      	ldr	r2, [pc, #80]	@ (800095c <_sbrk+0x5c>)
 800090a:	4b15      	ldr	r3, [pc, #84]	@ (8000960 <_sbrk+0x60>)
 800090c:	1ad3      	subs	r3, r2, r3
 800090e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000914:	4b13      	ldr	r3, [pc, #76]	@ (8000964 <_sbrk+0x64>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	2b00      	cmp	r3, #0
 800091a:	d102      	bne.n	8000922 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800091c:	4b11      	ldr	r3, [pc, #68]	@ (8000964 <_sbrk+0x64>)
 800091e:	4a12      	ldr	r2, [pc, #72]	@ (8000968 <_sbrk+0x68>)
 8000920:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000922:	4b10      	ldr	r3, [pc, #64]	@ (8000964 <_sbrk+0x64>)
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4413      	add	r3, r2
 800092a:	693a      	ldr	r2, [r7, #16]
 800092c:	429a      	cmp	r2, r3
 800092e:	d207      	bcs.n	8000940 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000930:	f003 fdf2 	bl	8004518 <__errno>
 8000934:	4603      	mov	r3, r0
 8000936:	220c      	movs	r2, #12
 8000938:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800093a:	f04f 33ff 	mov.w	r3, #4294967295
 800093e:	e009      	b.n	8000954 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000940:	4b08      	ldr	r3, [pc, #32]	@ (8000964 <_sbrk+0x64>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000946:	4b07      	ldr	r3, [pc, #28]	@ (8000964 <_sbrk+0x64>)
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4413      	add	r3, r2
 800094e:	4a05      	ldr	r2, [pc, #20]	@ (8000964 <_sbrk+0x64>)
 8000950:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000952:	68fb      	ldr	r3, [r7, #12]
}
 8000954:	4618      	mov	r0, r3
 8000956:	3718      	adds	r7, #24
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	20010000 	.word	0x20010000
 8000960:	00000400 	.word	0x00000400
 8000964:	2000019c 	.word	0x2000019c
 8000968:	200002f0 	.word	0x200002f0

0800096c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000970:	4b06      	ldr	r3, [pc, #24]	@ (800098c <SystemInit+0x20>)
 8000972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000976:	4a05      	ldr	r2, [pc, #20]	@ (800098c <SystemInit+0x20>)
 8000978:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800097c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000980:	bf00      	nop
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	e000ed00 	.word	0xe000ed00

08000990 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000990:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009c8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000994:	f7ff ffea 	bl	800096c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000998:	480c      	ldr	r0, [pc, #48]	@ (80009cc <LoopForever+0x6>)
  ldr r1, =_edata
 800099a:	490d      	ldr	r1, [pc, #52]	@ (80009d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800099c:	4a0d      	ldr	r2, [pc, #52]	@ (80009d4 <LoopForever+0xe>)
  movs r3, #0
 800099e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a0:	e002      	b.n	80009a8 <LoopCopyDataInit>

080009a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009a6:	3304      	adds	r3, #4

080009a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009ac:	d3f9      	bcc.n	80009a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ae:	4a0a      	ldr	r2, [pc, #40]	@ (80009d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009b0:	4c0a      	ldr	r4, [pc, #40]	@ (80009dc <LoopForever+0x16>)
  movs r3, #0
 80009b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b4:	e001      	b.n	80009ba <LoopFillZerobss>

080009b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009b8:	3204      	adds	r2, #4

080009ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009bc:	d3fb      	bcc.n	80009b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009be:	f003 fdb1 	bl	8004524 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80009c2:	f7ff fc5d 	bl	8000280 <main>

080009c6 <LoopForever>:

LoopForever:
    b LoopForever
 80009c6:	e7fe      	b.n	80009c6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80009c8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80009cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009d0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80009d4:	08004eb8 	.word	0x08004eb8
  ldr r2, =_sbss
 80009d8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80009dc:	200002ec 	.word	0x200002ec

080009e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80009e0:	e7fe      	b.n	80009e0 <ADC1_2_IRQHandler>
	...

080009e4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009e8:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <HAL_Init+0x28>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a07      	ldr	r2, [pc, #28]	@ (8000a0c <HAL_Init+0x28>)
 80009ee:	f043 0310 	orr.w	r3, r3, #16
 80009f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009f4:	2003      	movs	r0, #3
 80009f6:	f001 fa15 	bl	8001e24 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009fa:	2000      	movs	r0, #0
 80009fc:	f000 f808 	bl	8000a10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a00:	f7ff fe92 	bl	8000728 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a04:	2300      	movs	r3, #0
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40022000 	.word	0x40022000

08000a10 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a18:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <HAL_InitTick+0x54>)
 8000a1a:	681a      	ldr	r2, [r3, #0]
 8000a1c:	4b12      	ldr	r3, [pc, #72]	@ (8000a68 <HAL_InitTick+0x58>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	4619      	mov	r1, r3
 8000a22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f001 fa2d 	bl	8001e8e <HAL_SYSTICK_Config>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e00e      	b.n	8000a5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2b0f      	cmp	r3, #15
 8000a42:	d80a      	bhi.n	8000a5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a44:	2200      	movs	r2, #0
 8000a46:	6879      	ldr	r1, [r7, #4]
 8000a48:	f04f 30ff 	mov.w	r0, #4294967295
 8000a4c:	f001 f9f5 	bl	8001e3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a50:	4a06      	ldr	r2, [pc, #24]	@ (8000a6c <HAL_InitTick+0x5c>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000a56:	2300      	movs	r3, #0
 8000a58:	e000      	b.n	8000a5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	20000000 	.word	0x20000000
 8000a68:	20000008 	.word	0x20000008
 8000a6c:	20000004 	.word	0x20000004

08000a70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a74:	4b06      	ldr	r3, [pc, #24]	@ (8000a90 <HAL_IncTick+0x20>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <HAL_IncTick+0x24>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4413      	add	r3, r2
 8000a80:	4a04      	ldr	r2, [pc, #16]	@ (8000a94 <HAL_IncTick+0x24>)
 8000a82:	6013      	str	r3, [r2, #0]
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	20000008 	.word	0x20000008
 8000a94:	200001a0 	.word	0x200001a0

08000a98 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a9c:	4b03      	ldr	r3, [pc, #12]	@ (8000aac <HAL_GetTick+0x14>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	200001a0 	.word	0x200001a0

08000ab0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ab8:	f7ff ffee 	bl	8000a98 <HAL_GetTick>
 8000abc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ac8:	d005      	beq.n	8000ad6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aca:	4b0a      	ldr	r3, [pc, #40]	@ (8000af4 <HAL_Delay+0x44>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	461a      	mov	r2, r3
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000ad6:	bf00      	nop
 8000ad8:	f7ff ffde 	bl	8000a98 <HAL_GetTick>
 8000adc:	4602      	mov	r2, r0
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	1ad3      	subs	r3, r2, r3
 8000ae2:	68fa      	ldr	r2, [r7, #12]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d8f7      	bhi.n	8000ad8 <HAL_Delay+0x28>
  {
  }
}
 8000ae8:	bf00      	nop
 8000aea:	bf00      	nop
 8000aec:	3710      	adds	r7, #16
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000008 	.word	0x20000008

08000af8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b09a      	sub	sp, #104	@ 0x68
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b00:	2300      	movs	r3, #0
 8000b02:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000b06:	2300      	movs	r3, #0
 8000b08:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d101      	bne.n	8000b18 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000b14:	2301      	movs	r3, #1
 8000b16:	e1e3      	b.n	8000ee0 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	691b      	ldr	r3, [r3, #16]
 8000b1c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b22:	f003 0310 	and.w	r3, r3, #16
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d176      	bne.n	8000c18 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d152      	bne.n	8000bd8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2200      	movs	r2, #0
 8000b36:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	2200      	movs	r2, #0
 8000b42:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2200      	movs	r2, #0
 8000b48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f7ff fe0f 	bl	8000770 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	689b      	ldr	r3, [r3, #8]
 8000b58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d13b      	bne.n	8000bd8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	f001 f829 	bl	8001bb8 <ADC_Disable>
 8000b66:	4603      	mov	r3, r0
 8000b68:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b70:	f003 0310 	and.w	r3, r3, #16
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d12f      	bne.n	8000bd8 <HAL_ADC_Init+0xe0>
 8000b78:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d12b      	bne.n	8000bd8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b84:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000b88:	f023 0302 	bic.w	r3, r3, #2
 8000b8c:	f043 0202 	orr.w	r2, r3, #2
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	689a      	ldr	r2, [r3, #8]
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8000ba2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	689a      	ldr	r2, [r3, #8]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000bb2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000bb4:	4b92      	ldr	r3, [pc, #584]	@ (8000e00 <HAL_ADC_Init+0x308>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a92      	ldr	r2, [pc, #584]	@ (8000e04 <HAL_ADC_Init+0x30c>)
 8000bba:	fba2 2303 	umull	r2, r3, r2, r3
 8000bbe:	0c9a      	lsrs	r2, r3, #18
 8000bc0:	4613      	mov	r3, r2
 8000bc2:	009b      	lsls	r3, r3, #2
 8000bc4:	4413      	add	r3, r2
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000bca:	e002      	b.n	8000bd2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	3b01      	subs	r3, #1
 8000bd0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000bd2:	68bb      	ldr	r3, [r7, #8]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d1f9      	bne.n	8000bcc <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	689b      	ldr	r3, [r3, #8]
 8000bde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d007      	beq.n	8000bf6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	689b      	ldr	r3, [r3, #8]
 8000bec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000bf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000bf4:	d110      	bne.n	8000c18 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfa:	f023 0312 	bic.w	r3, r3, #18
 8000bfe:	f043 0210 	orr.w	r2, r3, #16
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c0a:	f043 0201 	orr.w	r2, r3, #1
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000c12:	2301      	movs	r3, #1
 8000c14:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c1c:	f003 0310 	and.w	r3, r3, #16
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	f040 8150 	bne.w	8000ec6 <HAL_ADC_Init+0x3ce>
 8000c26:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	f040 814b 	bne.w	8000ec6 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	689b      	ldr	r3, [r3, #8]
 8000c36:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	f040 8143 	bne.w	8000ec6 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c44:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000c48:	f043 0202 	orr.w	r2, r3, #2
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000c58:	d004      	beq.n	8000c64 <HAL_ADC_Init+0x16c>
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4a6a      	ldr	r2, [pc, #424]	@ (8000e08 <HAL_ADC_Init+0x310>)
 8000c60:	4293      	cmp	r3, r2
 8000c62:	d101      	bne.n	8000c68 <HAL_ADC_Init+0x170>
 8000c64:	4b69      	ldr	r3, [pc, #420]	@ (8000e0c <HAL_ADC_Init+0x314>)
 8000c66:	e000      	b.n	8000c6a <HAL_ADC_Init+0x172>
 8000c68:	4b69      	ldr	r3, [pc, #420]	@ (8000e10 <HAL_ADC_Init+0x318>)
 8000c6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000c74:	d102      	bne.n	8000c7c <HAL_ADC_Init+0x184>
 8000c76:	4b64      	ldr	r3, [pc, #400]	@ (8000e08 <HAL_ADC_Init+0x310>)
 8000c78:	60fb      	str	r3, [r7, #12]
 8000c7a:	e01a      	b.n	8000cb2 <HAL_ADC_Init+0x1ba>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a61      	ldr	r2, [pc, #388]	@ (8000e08 <HAL_ADC_Init+0x310>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d103      	bne.n	8000c8e <HAL_ADC_Init+0x196>
 8000c86:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000c8a:	60fb      	str	r3, [r7, #12]
 8000c8c:	e011      	b.n	8000cb2 <HAL_ADC_Init+0x1ba>
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a60      	ldr	r2, [pc, #384]	@ (8000e14 <HAL_ADC_Init+0x31c>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d102      	bne.n	8000c9e <HAL_ADC_Init+0x1a6>
 8000c98:	4b5f      	ldr	r3, [pc, #380]	@ (8000e18 <HAL_ADC_Init+0x320>)
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	e009      	b.n	8000cb2 <HAL_ADC_Init+0x1ba>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a5d      	ldr	r2, [pc, #372]	@ (8000e18 <HAL_ADC_Init+0x320>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d102      	bne.n	8000cae <HAL_ADC_Init+0x1b6>
 8000ca8:	4b5a      	ldr	r3, [pc, #360]	@ (8000e14 <HAL_ADC_Init+0x31c>)
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	e001      	b.n	8000cb2 <HAL_ADC_Init+0x1ba>
 8000cae:	2300      	movs	r3, #0
 8000cb0:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	f003 0303 	and.w	r3, r3, #3
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d108      	bne.n	8000cd2 <HAL_ADC_Init+0x1da>
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	f003 0301 	and.w	r3, r3, #1
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d101      	bne.n	8000cd2 <HAL_ADC_Init+0x1da>
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e000      	b.n	8000cd4 <HAL_ADC_Init+0x1dc>
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d11c      	bne.n	8000d12 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000cd8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d010      	beq.n	8000d00 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	f003 0303 	and.w	r3, r3, #3
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	d107      	bne.n	8000cfa <HAL_ADC_Init+0x202>
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d101      	bne.n	8000cfa <HAL_ADC_Init+0x202>
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e000      	b.n	8000cfc <HAL_ADC_Init+0x204>
 8000cfa:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d108      	bne.n	8000d12 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000d00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000d02:	689b      	ldr	r3, [r3, #8]
 8000d04:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	431a      	orrs	r2, r3
 8000d0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000d10:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	7e5b      	ldrb	r3, [r3, #25]
 8000d16:	035b      	lsls	r3, r3, #13
 8000d18:	687a      	ldr	r2, [r7, #4]
 8000d1a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000d1c:	2a01      	cmp	r2, #1
 8000d1e:	d002      	beq.n	8000d26 <HAL_ADC_Init+0x22e>
 8000d20:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d24:	e000      	b.n	8000d28 <HAL_ADC_Init+0x230>
 8000d26:	2200      	movs	r2, #0
 8000d28:	431a      	orrs	r2, r3
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	68db      	ldr	r3, [r3, #12]
 8000d2e:	431a      	orrs	r2, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	4313      	orrs	r3, r2
 8000d36:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d11b      	bne.n	8000d7e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	7e5b      	ldrb	r3, [r3, #25]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d109      	bne.n	8000d62 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d52:	3b01      	subs	r3, #1
 8000d54:	045a      	lsls	r2, r3, #17
 8000d56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d5e:	663b      	str	r3, [r7, #96]	@ 0x60
 8000d60:	e00d      	b.n	8000d7e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d66:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000d6a:	f043 0220 	orr.w	r2, r3, #32
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d76:	f043 0201 	orr.w	r2, r3, #1
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d82:	2b01      	cmp	r3, #1
 8000d84:	d054      	beq.n	8000e30 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a22      	ldr	r2, [pc, #136]	@ (8000e14 <HAL_ADC_Init+0x31c>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d004      	beq.n	8000d9a <HAL_ADC_Init+0x2a2>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a20      	ldr	r2, [pc, #128]	@ (8000e18 <HAL_ADC_Init+0x320>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d140      	bne.n	8000e1c <HAL_ADC_Init+0x324>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d9e:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8000da2:	d02a      	beq.n	8000dfa <HAL_ADC_Init+0x302>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000da8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000dac:	d022      	beq.n	8000df4 <HAL_ADC_Init+0x2fc>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000db2:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8000db6:	d01a      	beq.n	8000dee <HAL_ADC_Init+0x2f6>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dbc:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8000dc0:	d012      	beq.n	8000de8 <HAL_ADC_Init+0x2f0>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dc6:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 8000dca:	d00a      	beq.n	8000de2 <HAL_ADC_Init+0x2ea>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dd0:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8000dd4:	d002      	beq.n	8000ddc <HAL_ADC_Init+0x2e4>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000dda:	e023      	b.n	8000e24 <HAL_ADC_Init+0x32c>
 8000ddc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000de0:	e020      	b.n	8000e24 <HAL_ADC_Init+0x32c>
 8000de2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000de6:	e01d      	b.n	8000e24 <HAL_ADC_Init+0x32c>
 8000de8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000dec:	e01a      	b.n	8000e24 <HAL_ADC_Init+0x32c>
 8000dee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000df2:	e017      	b.n	8000e24 <HAL_ADC_Init+0x32c>
 8000df4:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8000df8:	e014      	b.n	8000e24 <HAL_ADC_Init+0x32c>
 8000dfa:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000dfe:	e011      	b.n	8000e24 <HAL_ADC_Init+0x32c>
 8000e00:	20000000 	.word	0x20000000
 8000e04:	431bde83 	.word	0x431bde83
 8000e08:	50000100 	.word	0x50000100
 8000e0c:	50000300 	.word	0x50000300
 8000e10:	50000700 	.word	0x50000700
 8000e14:	50000400 	.word	0x50000400
 8000e18:	50000500 	.word	0x50000500
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e24:	687a      	ldr	r2, [r7, #4]
 8000e26:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	f003 030c 	and.w	r3, r3, #12
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d114      	bne.n	8000e68 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	687a      	ldr	r2, [r7, #4]
 8000e46:	6812      	ldr	r2, [r2, #0]
 8000e48:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000e4c:	f023 0302 	bic.w	r3, r3, #2
 8000e50:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	7e1b      	ldrb	r3, [r3, #24]
 8000e56:	039a      	lsls	r2, r3, #14
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	4313      	orrs	r3, r2
 8000e62:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000e64:	4313      	orrs	r3, r2
 8000e66:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	68da      	ldr	r2, [r3, #12]
 8000e6e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee8 <HAL_ADC_Init+0x3f0>)
 8000e70:	4013      	ands	r3, r2
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	6812      	ldr	r2, [r2, #0]
 8000e76:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000e78:	430b      	orrs	r3, r1
 8000e7a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	691b      	ldr	r3, [r3, #16]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d10c      	bne.n	8000e9e <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	f023 010f 	bic.w	r1, r3, #15
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	69db      	ldr	r3, [r3, #28]
 8000e92:	1e5a      	subs	r2, r3, #1
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e9c:	e007      	b.n	8000eae <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f022 020f 	bic.w	r2, r2, #15
 8000eac:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb8:	f023 0303 	bic.w	r3, r3, #3
 8000ebc:	f043 0201 	orr.w	r2, r3, #1
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	641a      	str	r2, [r3, #64]	@ 0x40
 8000ec4:	e00a      	b.n	8000edc <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eca:	f023 0312 	bic.w	r3, r3, #18
 8000ece:	f043 0210 	orr.w	r2, r3, #16
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000edc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3768      	adds	r7, #104	@ 0x68
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	fff0c007 	.word	0xfff0c007

08000eec <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	689b      	ldr	r3, [r3, #8]
 8000efe:	f003 0304 	and.w	r3, r3, #4
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	f040 80f9 	bne.w	80010fa <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000f0e:	2b01      	cmp	r3, #1
 8000f10:	d101      	bne.n	8000f16 <HAL_ADC_Start+0x2a>
 8000f12:	2302      	movs	r3, #2
 8000f14:	e0f4      	b.n	8001100 <HAL_ADC_Start+0x214>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f000 fde6 	bl	8001af0 <ADC_Enable>
 8000f24:	4603      	mov	r3, r0
 8000f26:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000f28:	7bfb      	ldrb	r3, [r7, #15]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	f040 80e0 	bne.w	80010f0 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f34:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000f38:	f023 0301 	bic.w	r3, r3, #1
 8000f3c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f4c:	d004      	beq.n	8000f58 <HAL_ADC_Start+0x6c>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a6d      	ldr	r2, [pc, #436]	@ (8001108 <HAL_ADC_Start+0x21c>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d106      	bne.n	8000f66 <HAL_ADC_Start+0x7a>
 8000f58:	4b6c      	ldr	r3, [pc, #432]	@ (800110c <HAL_ADC_Start+0x220>)
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	f003 031f 	and.w	r3, r3, #31
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d010      	beq.n	8000f86 <HAL_ADC_Start+0x9a>
 8000f64:	e005      	b.n	8000f72 <HAL_ADC_Start+0x86>
 8000f66:	4b6a      	ldr	r3, [pc, #424]	@ (8001110 <HAL_ADC_Start+0x224>)
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	f003 031f 	and.w	r3, r3, #31
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d009      	beq.n	8000f86 <HAL_ADC_Start+0x9a>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f7a:	d004      	beq.n	8000f86 <HAL_ADC_Start+0x9a>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a64      	ldr	r2, [pc, #400]	@ (8001114 <HAL_ADC_Start+0x228>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d115      	bne.n	8000fb2 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d036      	beq.n	800100e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000fa8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000fb0:	e02d      	b.n	800100e <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fc6:	d004      	beq.n	8000fd2 <HAL_ADC_Start+0xe6>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a4e      	ldr	r2, [pc, #312]	@ (8001108 <HAL_ADC_Start+0x21c>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d10a      	bne.n	8000fe8 <HAL_ADC_Start+0xfc>
 8000fd2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	bf14      	ite	ne
 8000fe0:	2301      	movne	r3, #1
 8000fe2:	2300      	moveq	r3, #0
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	e008      	b.n	8000ffa <HAL_ADC_Start+0x10e>
 8000fe8:	4b4a      	ldr	r3, [pc, #296]	@ (8001114 <HAL_ADC_Start+0x228>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	bf14      	ite	ne
 8000ff4:	2301      	movne	r3, #1
 8000ff6:	2300      	moveq	r3, #0
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d007      	beq.n	800100e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001002:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001006:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001012:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800101a:	d106      	bne.n	800102a <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001020:	f023 0206 	bic.w	r2, r3, #6
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	645a      	str	r2, [r3, #68]	@ 0x44
 8001028:	e002      	b.n	8001030 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2200      	movs	r2, #0
 800102e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	221c      	movs	r2, #28
 800103e:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001048:	d004      	beq.n	8001054 <HAL_ADC_Start+0x168>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a2e      	ldr	r2, [pc, #184]	@ (8001108 <HAL_ADC_Start+0x21c>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d106      	bne.n	8001062 <HAL_ADC_Start+0x176>
 8001054:	4b2d      	ldr	r3, [pc, #180]	@ (800110c <HAL_ADC_Start+0x220>)
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	f003 031f 	and.w	r3, r3, #31
 800105c:	2b00      	cmp	r3, #0
 800105e:	d03e      	beq.n	80010de <HAL_ADC_Start+0x1f2>
 8001060:	e005      	b.n	800106e <HAL_ADC_Start+0x182>
 8001062:	4b2b      	ldr	r3, [pc, #172]	@ (8001110 <HAL_ADC_Start+0x224>)
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f003 031f 	and.w	r3, r3, #31
 800106a:	2b00      	cmp	r3, #0
 800106c:	d037      	beq.n	80010de <HAL_ADC_Start+0x1f2>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001076:	d004      	beq.n	8001082 <HAL_ADC_Start+0x196>
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a22      	ldr	r2, [pc, #136]	@ (8001108 <HAL_ADC_Start+0x21c>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d106      	bne.n	8001090 <HAL_ADC_Start+0x1a4>
 8001082:	4b22      	ldr	r3, [pc, #136]	@ (800110c <HAL_ADC_Start+0x220>)
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	f003 031f 	and.w	r3, r3, #31
 800108a:	2b05      	cmp	r3, #5
 800108c:	d027      	beq.n	80010de <HAL_ADC_Start+0x1f2>
 800108e:	e005      	b.n	800109c <HAL_ADC_Start+0x1b0>
 8001090:	4b1f      	ldr	r3, [pc, #124]	@ (8001110 <HAL_ADC_Start+0x224>)
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	f003 031f 	and.w	r3, r3, #31
 8001098:	2b05      	cmp	r3, #5
 800109a:	d020      	beq.n	80010de <HAL_ADC_Start+0x1f2>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80010a4:	d004      	beq.n	80010b0 <HAL_ADC_Start+0x1c4>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a17      	ldr	r2, [pc, #92]	@ (8001108 <HAL_ADC_Start+0x21c>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d106      	bne.n	80010be <HAL_ADC_Start+0x1d2>
 80010b0:	4b16      	ldr	r3, [pc, #88]	@ (800110c <HAL_ADC_Start+0x220>)
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	f003 031f 	and.w	r3, r3, #31
 80010b8:	2b09      	cmp	r3, #9
 80010ba:	d010      	beq.n	80010de <HAL_ADC_Start+0x1f2>
 80010bc:	e005      	b.n	80010ca <HAL_ADC_Start+0x1de>
 80010be:	4b14      	ldr	r3, [pc, #80]	@ (8001110 <HAL_ADC_Start+0x224>)
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f003 031f 	and.w	r3, r3, #31
 80010c6:	2b09      	cmp	r3, #9
 80010c8:	d009      	beq.n	80010de <HAL_ADC_Start+0x1f2>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80010d2:	d004      	beq.n	80010de <HAL_ADC_Start+0x1f2>
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a0e      	ldr	r2, [pc, #56]	@ (8001114 <HAL_ADC_Start+0x228>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d10f      	bne.n	80010fe <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	689a      	ldr	r2, [r3, #8]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f042 0204 	orr.w	r2, r2, #4
 80010ec:	609a      	str	r2, [r3, #8]
 80010ee:	e006      	b.n	80010fe <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2200      	movs	r2, #0
 80010f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80010f8:	e001      	b.n	80010fe <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80010fa:	2302      	movs	r3, #2
 80010fc:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	50000100 	.word	0x50000100
 800110c:	50000300 	.word	0x50000300
 8001110:	50000700 	.word	0x50000700
 8001114:	50000400 	.word	0x50000400

08001118 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	2b08      	cmp	r3, #8
 800112c:	d102      	bne.n	8001134 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800112e:	2308      	movs	r3, #8
 8001130:	617b      	str	r3, [r7, #20]
 8001132:	e03a      	b.n	80011aa <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800113c:	d004      	beq.n	8001148 <HAL_ADC_PollForConversion+0x30>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4a72      	ldr	r2, [pc, #456]	@ (800130c <HAL_ADC_PollForConversion+0x1f4>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d101      	bne.n	800114c <HAL_ADC_PollForConversion+0x34>
 8001148:	4b71      	ldr	r3, [pc, #452]	@ (8001310 <HAL_ADC_PollForConversion+0x1f8>)
 800114a:	e000      	b.n	800114e <HAL_ADC_PollForConversion+0x36>
 800114c:	4b71      	ldr	r3, [pc, #452]	@ (8001314 <HAL_ADC_PollForConversion+0x1fc>)
 800114e:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	f003 031f 	and.w	r3, r3, #31
 8001158:	2b00      	cmp	r3, #0
 800115a:	d112      	bne.n	8001182 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	f003 0301 	and.w	r3, r3, #1
 8001166:	2b01      	cmp	r3, #1
 8001168:	d11d      	bne.n	80011a6 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116e:	f043 0220 	orr.w	r2, r3, #32
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	e0bf      	b.n	8001302 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00b      	beq.n	80011a6 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001192:	f043 0220 	orr.w	r2, r3, #32
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2200      	movs	r2, #0
 800119e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e0ad      	b.n	8001302 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80011a6:	230c      	movs	r3, #12
 80011a8:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80011b2:	d004      	beq.n	80011be <HAL_ADC_PollForConversion+0xa6>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a54      	ldr	r2, [pc, #336]	@ (800130c <HAL_ADC_PollForConversion+0x1f4>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d106      	bne.n	80011cc <HAL_ADC_PollForConversion+0xb4>
 80011be:	4b54      	ldr	r3, [pc, #336]	@ (8001310 <HAL_ADC_PollForConversion+0x1f8>)
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	f003 031f 	and.w	r3, r3, #31
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d010      	beq.n	80011ec <HAL_ADC_PollForConversion+0xd4>
 80011ca:	e005      	b.n	80011d8 <HAL_ADC_PollForConversion+0xc0>
 80011cc:	4b51      	ldr	r3, [pc, #324]	@ (8001314 <HAL_ADC_PollForConversion+0x1fc>)
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	f003 031f 	and.w	r3, r3, #31
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d009      	beq.n	80011ec <HAL_ADC_PollForConversion+0xd4>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80011e0:	d004      	beq.n	80011ec <HAL_ADC_PollForConversion+0xd4>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a4c      	ldr	r2, [pc, #304]	@ (8001318 <HAL_ADC_PollForConversion+0x200>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d104      	bne.n	80011f6 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	68db      	ldr	r3, [r3, #12]
 80011f2:	613b      	str	r3, [r7, #16]
 80011f4:	e00f      	b.n	8001216 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80011fe:	d004      	beq.n	800120a <HAL_ADC_PollForConversion+0xf2>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a41      	ldr	r2, [pc, #260]	@ (800130c <HAL_ADC_PollForConversion+0x1f4>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d102      	bne.n	8001210 <HAL_ADC_PollForConversion+0xf8>
 800120a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800120e:	e000      	b.n	8001212 <HAL_ADC_PollForConversion+0xfa>
 8001210:	4b41      	ldr	r3, [pc, #260]	@ (8001318 <HAL_ADC_PollForConversion+0x200>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8001216:	f7ff fc3f 	bl	8000a98 <HAL_GetTick>
 800121a:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800121c:	e021      	b.n	8001262 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001224:	d01d      	beq.n	8001262 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d007      	beq.n	800123c <HAL_ADC_PollForConversion+0x124>
 800122c:	f7ff fc34 	bl	8000a98 <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	683a      	ldr	r2, [r7, #0]
 8001238:	429a      	cmp	r2, r3
 800123a:	d212      	bcs.n	8001262 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	4013      	ands	r3, r2
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10b      	bne.n	8001262 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124e:	f043 0204 	orr.w	r2, r3, #4
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2200      	movs	r2, #0
 800125a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e04f      	b.n	8001302 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	4013      	ands	r3, r2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d0d6      	beq.n	800121e <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001274:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	68db      	ldr	r3, [r3, #12]
 8001282:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001286:	2b00      	cmp	r3, #0
 8001288:	d131      	bne.n	80012ee <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001290:	2b00      	cmp	r3, #0
 8001292:	d12c      	bne.n	80012ee <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0308 	and.w	r3, r3, #8
 800129e:	2b08      	cmp	r3, #8
 80012a0:	d125      	bne.n	80012ee <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	f003 0304 	and.w	r3, r3, #4
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d112      	bne.n	80012d6 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d112      	bne.n	80012ee <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012cc:	f043 0201 	orr.w	r2, r3, #1
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80012d4:	e00b      	b.n	80012ee <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012da:	f043 0220 	orr.w	r2, r3, #32
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012e6:	f043 0201 	orr.w	r2, r3, #1
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d103      	bne.n	8001300 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	697a      	ldr	r2, [r7, #20]
 80012fe:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3718      	adds	r7, #24
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	50000100 	.word	0x50000100
 8001310:	50000300 	.word	0x50000300
 8001314:	50000700 	.word	0x50000700
 8001318:	50000400 	.word	0x50000400

0800131c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800132a:	4618      	mov	r0, r3
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
	...

08001338 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001338:	b480      	push	{r7}
 800133a:	b09b      	sub	sp, #108	@ 0x6c
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001342:	2300      	movs	r3, #0
 8001344:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001348:	2300      	movs	r3, #0
 800134a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001352:	2b01      	cmp	r3, #1
 8001354:	d101      	bne.n	800135a <HAL_ADC_ConfigChannel+0x22>
 8001356:	2302      	movs	r3, #2
 8001358:	e2c8      	b.n	80018ec <HAL_ADC_ConfigChannel+0x5b4>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2201      	movs	r2, #1
 800135e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	f003 0304 	and.w	r3, r3, #4
 800136c:	2b00      	cmp	r3, #0
 800136e:	f040 82ac 	bne.w	80018ca <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	2b04      	cmp	r3, #4
 8001378:	d81c      	bhi.n	80013b4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	685a      	ldr	r2, [r3, #4]
 8001384:	4613      	mov	r3, r2
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	4413      	add	r3, r2
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	461a      	mov	r2, r3
 800138e:	231f      	movs	r3, #31
 8001390:	4093      	lsls	r3, r2
 8001392:	43db      	mvns	r3, r3
 8001394:	4019      	ands	r1, r3
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	6818      	ldr	r0, [r3, #0]
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	685a      	ldr	r2, [r3, #4]
 800139e:	4613      	mov	r3, r2
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	4413      	add	r3, r2
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	fa00 f203 	lsl.w	r2, r0, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	430a      	orrs	r2, r1
 80013b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80013b2:	e063      	b.n	800147c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2b09      	cmp	r3, #9
 80013ba:	d81e      	bhi.n	80013fa <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	685a      	ldr	r2, [r3, #4]
 80013c6:	4613      	mov	r3, r2
 80013c8:	005b      	lsls	r3, r3, #1
 80013ca:	4413      	add	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	3b1e      	subs	r3, #30
 80013d0:	221f      	movs	r2, #31
 80013d2:	fa02 f303 	lsl.w	r3, r2, r3
 80013d6:	43db      	mvns	r3, r3
 80013d8:	4019      	ands	r1, r3
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	6818      	ldr	r0, [r3, #0]
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	685a      	ldr	r2, [r3, #4]
 80013e2:	4613      	mov	r3, r2
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	4413      	add	r3, r2
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	3b1e      	subs	r3, #30
 80013ec:	fa00 f203 	lsl.w	r2, r0, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	430a      	orrs	r2, r1
 80013f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80013f8:	e040      	b.n	800147c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	2b0e      	cmp	r3, #14
 8001400:	d81e      	bhi.n	8001440 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	4613      	mov	r3, r2
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	4413      	add	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	3b3c      	subs	r3, #60	@ 0x3c
 8001416:	221f      	movs	r2, #31
 8001418:	fa02 f303 	lsl.w	r3, r2, r3
 800141c:	43db      	mvns	r3, r3
 800141e:	4019      	ands	r1, r3
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	6818      	ldr	r0, [r3, #0]
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685a      	ldr	r2, [r3, #4]
 8001428:	4613      	mov	r3, r2
 800142a:	005b      	lsls	r3, r3, #1
 800142c:	4413      	add	r3, r2
 800142e:	005b      	lsls	r3, r3, #1
 8001430:	3b3c      	subs	r3, #60	@ 0x3c
 8001432:	fa00 f203 	lsl.w	r2, r0, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	430a      	orrs	r2, r1
 800143c:	639a      	str	r2, [r3, #56]	@ 0x38
 800143e:	e01d      	b.n	800147c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685a      	ldr	r2, [r3, #4]
 800144a:	4613      	mov	r3, r2
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	4413      	add	r3, r2
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	3b5a      	subs	r3, #90	@ 0x5a
 8001454:	221f      	movs	r2, #31
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43db      	mvns	r3, r3
 800145c:	4019      	ands	r1, r3
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	6818      	ldr	r0, [r3, #0]
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685a      	ldr	r2, [r3, #4]
 8001466:	4613      	mov	r3, r2
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4413      	add	r3, r2
 800146c:	005b      	lsls	r3, r3, #1
 800146e:	3b5a      	subs	r3, #90	@ 0x5a
 8001470:	fa00 f203 	lsl.w	r2, r0, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	430a      	orrs	r2, r1
 800147a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	f003 030c 	and.w	r3, r3, #12
 8001486:	2b00      	cmp	r3, #0
 8001488:	f040 80e5 	bne.w	8001656 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b09      	cmp	r3, #9
 8001492:	d91c      	bls.n	80014ce <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6999      	ldr	r1, [r3, #24]
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	4613      	mov	r3, r2
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	4413      	add	r3, r2
 80014a4:	3b1e      	subs	r3, #30
 80014a6:	2207      	movs	r2, #7
 80014a8:	fa02 f303 	lsl.w	r3, r2, r3
 80014ac:	43db      	mvns	r3, r3
 80014ae:	4019      	ands	r1, r3
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	6898      	ldr	r0, [r3, #8]
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	4613      	mov	r3, r2
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	4413      	add	r3, r2
 80014be:	3b1e      	subs	r3, #30
 80014c0:	fa00 f203 	lsl.w	r2, r0, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	430a      	orrs	r2, r1
 80014ca:	619a      	str	r2, [r3, #24]
 80014cc:	e019      	b.n	8001502 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	6959      	ldr	r1, [r3, #20]
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4613      	mov	r3, r2
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	4413      	add	r3, r2
 80014de:	2207      	movs	r2, #7
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	43db      	mvns	r3, r3
 80014e6:	4019      	ands	r1, r3
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	6898      	ldr	r0, [r3, #8]
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4613      	mov	r3, r2
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	4413      	add	r3, r2
 80014f6:	fa00 f203 	lsl.w	r2, r0, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	430a      	orrs	r2, r1
 8001500:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	695a      	ldr	r2, [r3, #20]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	08db      	lsrs	r3, r3, #3
 800150e:	f003 0303 	and.w	r3, r3, #3
 8001512:	005b      	lsls	r3, r3, #1
 8001514:	fa02 f303 	lsl.w	r3, r2, r3
 8001518:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	691b      	ldr	r3, [r3, #16]
 800151e:	3b01      	subs	r3, #1
 8001520:	2b03      	cmp	r3, #3
 8001522:	d84f      	bhi.n	80015c4 <HAL_ADC_ConfigChannel+0x28c>
 8001524:	a201      	add	r2, pc, #4	@ (adr r2, 800152c <HAL_ADC_ConfigChannel+0x1f4>)
 8001526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152a:	bf00      	nop
 800152c:	0800153d 	.word	0x0800153d
 8001530:	0800155f 	.word	0x0800155f
 8001534:	08001581 	.word	0x08001581
 8001538:	080015a3 	.word	0x080015a3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001542:	4b99      	ldr	r3, [pc, #612]	@ (80017a8 <HAL_ADC_ConfigChannel+0x470>)
 8001544:	4013      	ands	r3, r2
 8001546:	683a      	ldr	r2, [r7, #0]
 8001548:	6812      	ldr	r2, [r2, #0]
 800154a:	0691      	lsls	r1, r2, #26
 800154c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800154e:	430a      	orrs	r2, r1
 8001550:	431a      	orrs	r2, r3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800155a:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800155c:	e07b      	b.n	8001656 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001564:	4b90      	ldr	r3, [pc, #576]	@ (80017a8 <HAL_ADC_ConfigChannel+0x470>)
 8001566:	4013      	ands	r3, r2
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	6812      	ldr	r2, [r2, #0]
 800156c:	0691      	lsls	r1, r2, #26
 800156e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001570:	430a      	orrs	r2, r1
 8001572:	431a      	orrs	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800157c:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800157e:	e06a      	b.n	8001656 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001586:	4b88      	ldr	r3, [pc, #544]	@ (80017a8 <HAL_ADC_ConfigChannel+0x470>)
 8001588:	4013      	ands	r3, r2
 800158a:	683a      	ldr	r2, [r7, #0]
 800158c:	6812      	ldr	r2, [r2, #0]
 800158e:	0691      	lsls	r1, r2, #26
 8001590:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001592:	430a      	orrs	r2, r1
 8001594:	431a      	orrs	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800159e:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80015a0:	e059      	b.n	8001656 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80015a8:	4b7f      	ldr	r3, [pc, #508]	@ (80017a8 <HAL_ADC_ConfigChannel+0x470>)
 80015aa:	4013      	ands	r3, r2
 80015ac:	683a      	ldr	r2, [r7, #0]
 80015ae:	6812      	ldr	r2, [r2, #0]
 80015b0:	0691      	lsls	r1, r2, #26
 80015b2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80015b4:	430a      	orrs	r2, r1
 80015b6:	431a      	orrs	r2, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80015c0:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80015c2:	e048      	b.n	8001656 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	069b      	lsls	r3, r3, #26
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d107      	bne.n	80015e8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80015e6:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80015ee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	069b      	lsls	r3, r3, #26
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d107      	bne.n	800160c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800160a:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001612:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	069b      	lsls	r3, r3, #26
 800161c:	429a      	cmp	r2, r3
 800161e:	d107      	bne.n	8001630 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800162e:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001636:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	069b      	lsls	r3, r3, #26
 8001640:	429a      	cmp	r2, r3
 8001642:	d107      	bne.n	8001654 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001652:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001654:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	f003 0303 	and.w	r3, r3, #3
 8001660:	2b01      	cmp	r3, #1
 8001662:	d108      	bne.n	8001676 <HAL_ADC_ConfigChannel+0x33e>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	2b01      	cmp	r3, #1
 8001670:	d101      	bne.n	8001676 <HAL_ADC_ConfigChannel+0x33e>
 8001672:	2301      	movs	r3, #1
 8001674:	e000      	b.n	8001678 <HAL_ADC_ConfigChannel+0x340>
 8001676:	2300      	movs	r3, #0
 8001678:	2b00      	cmp	r3, #0
 800167a:	f040 8131 	bne.w	80018e0 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	68db      	ldr	r3, [r3, #12]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d00f      	beq.n	80016a6 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2201      	movs	r2, #1
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	43da      	mvns	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	400a      	ands	r2, r1
 80016a0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80016a4:	e049      	b.n	800173a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2201      	movs	r2, #1
 80016b4:	409a      	lsls	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	430a      	orrs	r2, r1
 80016bc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2b09      	cmp	r3, #9
 80016c6:	d91c      	bls.n	8001702 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	6999      	ldr	r1, [r3, #24]
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	4613      	mov	r3, r2
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	4413      	add	r3, r2
 80016d8:	3b1b      	subs	r3, #27
 80016da:	2207      	movs	r2, #7
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	4019      	ands	r1, r3
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	6898      	ldr	r0, [r3, #8]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	4613      	mov	r3, r2
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	4413      	add	r3, r2
 80016f2:	3b1b      	subs	r3, #27
 80016f4:	fa00 f203 	lsl.w	r2, r0, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	430a      	orrs	r2, r1
 80016fe:	619a      	str	r2, [r3, #24]
 8001700:	e01b      	b.n	800173a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6959      	ldr	r1, [r3, #20]
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	1c5a      	adds	r2, r3, #1
 800170e:	4613      	mov	r3, r2
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	4413      	add	r3, r2
 8001714:	2207      	movs	r2, #7
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	4019      	ands	r1, r3
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	6898      	ldr	r0, [r3, #8]
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	1c5a      	adds	r2, r3, #1
 8001728:	4613      	mov	r3, r2
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	4413      	add	r3, r2
 800172e:	fa00 f203 	lsl.w	r2, r0, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	430a      	orrs	r2, r1
 8001738:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001742:	d004      	beq.n	800174e <HAL_ADC_ConfigChannel+0x416>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a18      	ldr	r2, [pc, #96]	@ (80017ac <HAL_ADC_ConfigChannel+0x474>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d101      	bne.n	8001752 <HAL_ADC_ConfigChannel+0x41a>
 800174e:	4b18      	ldr	r3, [pc, #96]	@ (80017b0 <HAL_ADC_ConfigChannel+0x478>)
 8001750:	e000      	b.n	8001754 <HAL_ADC_ConfigChannel+0x41c>
 8001752:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <HAL_ADC_ConfigChannel+0x47c>)
 8001754:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2b10      	cmp	r3, #16
 800175c:	d105      	bne.n	800176a <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800175e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001760:	689b      	ldr	r3, [r3, #8]
 8001762:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001766:	2b00      	cmp	r3, #0
 8001768:	d015      	beq.n	8001796 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800176e:	2b11      	cmp	r3, #17
 8001770:	d105      	bne.n	800177e <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001772:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800177a:	2b00      	cmp	r3, #0
 800177c:	d00b      	beq.n	8001796 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001782:	2b12      	cmp	r3, #18
 8001784:	f040 80ac 	bne.w	80018e0 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001788:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800178a:	689b      	ldr	r3, [r3, #8]
 800178c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001790:	2b00      	cmp	r3, #0
 8001792:	f040 80a5 	bne.w	80018e0 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800179e:	d10b      	bne.n	80017b8 <HAL_ADC_ConfigChannel+0x480>
 80017a0:	4b02      	ldr	r3, [pc, #8]	@ (80017ac <HAL_ADC_ConfigChannel+0x474>)
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	e023      	b.n	80017ee <HAL_ADC_ConfigChannel+0x4b6>
 80017a6:	bf00      	nop
 80017a8:	83fff000 	.word	0x83fff000
 80017ac:	50000100 	.word	0x50000100
 80017b0:	50000300 	.word	0x50000300
 80017b4:	50000700 	.word	0x50000700
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a4e      	ldr	r2, [pc, #312]	@ (80018f8 <HAL_ADC_ConfigChannel+0x5c0>)
 80017be:	4293      	cmp	r3, r2
 80017c0:	d103      	bne.n	80017ca <HAL_ADC_ConfigChannel+0x492>
 80017c2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	e011      	b.n	80017ee <HAL_ADC_ConfigChannel+0x4b6>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a4b      	ldr	r2, [pc, #300]	@ (80018fc <HAL_ADC_ConfigChannel+0x5c4>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d102      	bne.n	80017da <HAL_ADC_ConfigChannel+0x4a2>
 80017d4:	4b4a      	ldr	r3, [pc, #296]	@ (8001900 <HAL_ADC_ConfigChannel+0x5c8>)
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	e009      	b.n	80017ee <HAL_ADC_ConfigChannel+0x4b6>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a48      	ldr	r2, [pc, #288]	@ (8001900 <HAL_ADC_ConfigChannel+0x5c8>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d102      	bne.n	80017ea <HAL_ADC_ConfigChannel+0x4b2>
 80017e4:	4b45      	ldr	r3, [pc, #276]	@ (80018fc <HAL_ADC_ConfigChannel+0x5c4>)
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	e001      	b.n	80017ee <HAL_ADC_ConfigChannel+0x4b6>
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	f003 0303 	and.w	r3, r3, #3
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d108      	bne.n	800180e <HAL_ADC_ConfigChannel+0x4d6>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	2b01      	cmp	r3, #1
 8001808:	d101      	bne.n	800180e <HAL_ADC_ConfigChannel+0x4d6>
 800180a:	2301      	movs	r3, #1
 800180c:	e000      	b.n	8001810 <HAL_ADC_ConfigChannel+0x4d8>
 800180e:	2300      	movs	r3, #0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d150      	bne.n	80018b6 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001814:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001816:	2b00      	cmp	r3, #0
 8001818:	d010      	beq.n	800183c <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	f003 0303 	and.w	r3, r3, #3
 8001822:	2b01      	cmp	r3, #1
 8001824:	d107      	bne.n	8001836 <HAL_ADC_ConfigChannel+0x4fe>
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	2b01      	cmp	r3, #1
 8001830:	d101      	bne.n	8001836 <HAL_ADC_ConfigChannel+0x4fe>
 8001832:	2301      	movs	r3, #1
 8001834:	e000      	b.n	8001838 <HAL_ADC_ConfigChannel+0x500>
 8001836:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001838:	2b00      	cmp	r3, #0
 800183a:	d13c      	bne.n	80018b6 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b10      	cmp	r3, #16
 8001842:	d11d      	bne.n	8001880 <HAL_ADC_ConfigChannel+0x548>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800184c:	d118      	bne.n	8001880 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800184e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001856:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001858:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800185a:	4b2a      	ldr	r3, [pc, #168]	@ (8001904 <HAL_ADC_ConfigChannel+0x5cc>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a2a      	ldr	r2, [pc, #168]	@ (8001908 <HAL_ADC_ConfigChannel+0x5d0>)
 8001860:	fba2 2303 	umull	r2, r3, r2, r3
 8001864:	0c9a      	lsrs	r2, r3, #18
 8001866:	4613      	mov	r3, r2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	4413      	add	r3, r2
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001870:	e002      	b.n	8001878 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	3b01      	subs	r3, #1
 8001876:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1f9      	bne.n	8001872 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800187e:	e02e      	b.n	80018de <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b11      	cmp	r3, #17
 8001886:	d10b      	bne.n	80018a0 <HAL_ADC_ConfigChannel+0x568>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001890:	d106      	bne.n	80018a0 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001892:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800189a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800189c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800189e:	e01e      	b.n	80018de <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2b12      	cmp	r3, #18
 80018a6:	d11a      	bne.n	80018de <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80018a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80018b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80018b2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80018b4:	e013      	b.n	80018de <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ba:	f043 0220 	orr.w	r2, r3, #32
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80018c8:	e00a      	b.n	80018e0 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ce:	f043 0220 	orr.w	r2, r3, #32
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80018dc:	e000      	b.n	80018e0 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80018de:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2200      	movs	r2, #0
 80018e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80018e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	376c      	adds	r7, #108	@ 0x6c
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr
 80018f8:	50000100 	.word	0x50000100
 80018fc:	50000400 	.word	0x50000400
 8001900:	50000500 	.word	0x50000500
 8001904:	20000000 	.word	0x20000000
 8001908:	431bde83 	.word	0x431bde83

0800190c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 800190c:	b480      	push	{r7}
 800190e:	b099      	sub	sp, #100	@ 0x64
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001916:	2300      	movs	r3, #0
 8001918:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001924:	d102      	bne.n	800192c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001926:	4b6d      	ldr	r3, [pc, #436]	@ (8001adc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001928:	60bb      	str	r3, [r7, #8]
 800192a:	e01a      	b.n	8001962 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a6a      	ldr	r2, [pc, #424]	@ (8001adc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d103      	bne.n	800193e <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8001936:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800193a:	60bb      	str	r3, [r7, #8]
 800193c:	e011      	b.n	8001962 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a67      	ldr	r2, [pc, #412]	@ (8001ae0 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d102      	bne.n	800194e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001948:	4b66      	ldr	r3, [pc, #408]	@ (8001ae4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800194a:	60bb      	str	r3, [r7, #8]
 800194c:	e009      	b.n	8001962 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a64      	ldr	r2, [pc, #400]	@ (8001ae4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d102      	bne.n	800195e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001958:	4b61      	ldr	r3, [pc, #388]	@ (8001ae0 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	e001      	b.n	8001962 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800195e:	2300      	movs	r3, #0
 8001960:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e0b0      	b.n	8001ace <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001972:	2b01      	cmp	r3, #1
 8001974:	d101      	bne.n	800197a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8001976:	2302      	movs	r3, #2
 8001978:	e0a9      	b.n	8001ace <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2201      	movs	r2, #1
 800197e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f003 0304 	and.w	r3, r3, #4
 800198c:	2b00      	cmp	r3, #0
 800198e:	f040 808d 	bne.w	8001aac <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f003 0304 	and.w	r3, r3, #4
 800199a:	2b00      	cmp	r3, #0
 800199c:	f040 8086 	bne.w	8001aac <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019a8:	d004      	beq.n	80019b4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a4b      	ldr	r2, [pc, #300]	@ (8001adc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d101      	bne.n	80019b8 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80019b4:	4b4c      	ldr	r3, [pc, #304]	@ (8001ae8 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80019b6:	e000      	b.n	80019ba <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80019b8:	4b4c      	ldr	r3, [pc, #304]	@ (8001aec <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80019ba:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d040      	beq.n	8001a46 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80019c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	6859      	ldr	r1, [r3, #4]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80019d6:	035b      	lsls	r3, r3, #13
 80019d8:	430b      	orrs	r3, r1
 80019da:	431a      	orrs	r2, r3
 80019dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80019de:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f003 0303 	and.w	r3, r3, #3
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d108      	bne.n	8001a00 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0301 	and.w	r3, r3, #1
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	d101      	bne.n	8001a00 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80019fc:	2301      	movs	r3, #1
 80019fe:	e000      	b.n	8001a02 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8001a00:	2300      	movs	r3, #0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d15c      	bne.n	8001ac0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f003 0303 	and.w	r3, r3, #3
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d107      	bne.n	8001a22 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d101      	bne.n	8001a22 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e000      	b.n	8001a24 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001a22:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d14b      	bne.n	8001ac0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001a28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001a30:	f023 030f 	bic.w	r3, r3, #15
 8001a34:	683a      	ldr	r2, [r7, #0]
 8001a36:	6811      	ldr	r1, [r2, #0]
 8001a38:	683a      	ldr	r2, [r7, #0]
 8001a3a:	6892      	ldr	r2, [r2, #8]
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a42:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001a44:	e03c      	b.n	8001ac0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001a46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001a4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a50:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f003 0303 	and.w	r3, r3, #3
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d108      	bne.n	8001a72 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0301 	and.w	r3, r3, #1
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d101      	bne.n	8001a72 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e000      	b.n	8001a74 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001a72:	2300      	movs	r3, #0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d123      	bne.n	8001ac0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f003 0303 	and.w	r3, r3, #3
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d107      	bne.n	8001a94 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0301 	and.w	r3, r3, #1
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d101      	bne.n	8001a94 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001a90:	2301      	movs	r3, #1
 8001a92:	e000      	b.n	8001a96 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8001a94:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d112      	bne.n	8001ac0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001a9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001aa2:	f023 030f 	bic.w	r3, r3, #15
 8001aa6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001aa8:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001aaa:	e009      	b.n	8001ac0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab0:	f043 0220 	orr.w	r2, r3, #32
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001abe:	e000      	b.n	8001ac2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001ac0:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001aca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3764      	adds	r7, #100	@ 0x64
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	50000100 	.word	0x50000100
 8001ae0:	50000400 	.word	0x50000400
 8001ae4:	50000500 	.word	0x50000500
 8001ae8:	50000300 	.word	0x50000300
 8001aec:	50000700 	.word	0x50000700

08001af0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001af8:	2300      	movs	r3, #0
 8001afa:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 0303 	and.w	r3, r3, #3
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d108      	bne.n	8001b1c <ADC_Enable+0x2c>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0301 	and.w	r3, r3, #1
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d101      	bne.n	8001b1c <ADC_Enable+0x2c>
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e000      	b.n	8001b1e <ADC_Enable+0x2e>
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d143      	bne.n	8001baa <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	689a      	ldr	r2, [r3, #8]
 8001b28:	4b22      	ldr	r3, [pc, #136]	@ (8001bb4 <ADC_Enable+0xc4>)
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d00d      	beq.n	8001b4c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b34:	f043 0210 	orr.w	r2, r3, #16
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b40:	f043 0201 	orr.w	r2, r3, #1
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	e02f      	b.n	8001bac <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	689a      	ldr	r2, [r3, #8]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f042 0201 	orr.w	r2, r2, #1
 8001b5a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001b5c:	f7fe ff9c 	bl	8000a98 <HAL_GetTick>
 8001b60:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b62:	e01b      	b.n	8001b9c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b64:	f7fe ff98 	bl	8000a98 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d914      	bls.n	8001b9c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d00d      	beq.n	8001b9c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b84:	f043 0210 	orr.w	r2, r3, #16
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b90:	f043 0201 	orr.w	r2, r3, #1
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e007      	b.n	8001bac <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d1dc      	bne.n	8001b64 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3710      	adds	r7, #16
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	8000003f 	.word	0x8000003f

08001bb8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d108      	bne.n	8001be4 <ADC_Disable+0x2c>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0301 	and.w	r3, r3, #1
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d101      	bne.n	8001be4 <ADC_Disable+0x2c>
 8001be0:	2301      	movs	r3, #1
 8001be2:	e000      	b.n	8001be6 <ADC_Disable+0x2e>
 8001be4:	2300      	movs	r3, #0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d047      	beq.n	8001c7a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f003 030d 	and.w	r3, r3, #13
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d10f      	bne.n	8001c18 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f042 0202 	orr.w	r2, r2, #2
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001c10:	f7fe ff42 	bl	8000a98 <HAL_GetTick>
 8001c14:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001c16:	e029      	b.n	8001c6c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1c:	f043 0210 	orr.w	r2, r3, #16
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c28:	f043 0201 	orr.w	r2, r3, #1
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e023      	b.n	8001c7c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001c34:	f7fe ff30 	bl	8000a98 <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d914      	bls.n	8001c6c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f003 0301 	and.w	r3, r3, #1
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d10d      	bne.n	8001c6c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c54:	f043 0210 	orr.w	r2, r3, #16
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c60:	f043 0201 	orr.w	r2, r3, #1
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e007      	b.n	8001c7c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d0dc      	beq.n	8001c34 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c7a:	2300      	movs	r3, #0
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c94:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001c96:	68db      	ldr	r3, [r3, #12]
 8001c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001cb6:	4a04      	ldr	r2, [pc, #16]	@ (8001cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	60d3      	str	r3, [r2, #12]
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	e000ed00 	.word	0xe000ed00

08001ccc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cd0:	4b04      	ldr	r3, [pc, #16]	@ (8001ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	0a1b      	lsrs	r3, r3, #8
 8001cd6:	f003 0307 	and.w	r3, r3, #7
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	db0b      	blt.n	8001d12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	f003 021f 	and.w	r2, r3, #31
 8001d00:	4907      	ldr	r1, [pc, #28]	@ (8001d20 <__NVIC_EnableIRQ+0x38>)
 8001d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d06:	095b      	lsrs	r3, r3, #5
 8001d08:	2001      	movs	r0, #1
 8001d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	e000e100 	.word	0xe000e100

08001d24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	6039      	str	r1, [r7, #0]
 8001d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	db0a      	blt.n	8001d4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	b2da      	uxtb	r2, r3
 8001d3c:	490c      	ldr	r1, [pc, #48]	@ (8001d70 <__NVIC_SetPriority+0x4c>)
 8001d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d42:	0112      	lsls	r2, r2, #4
 8001d44:	b2d2      	uxtb	r2, r2
 8001d46:	440b      	add	r3, r1
 8001d48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d4c:	e00a      	b.n	8001d64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	4908      	ldr	r1, [pc, #32]	@ (8001d74 <__NVIC_SetPriority+0x50>)
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	f003 030f 	and.w	r3, r3, #15
 8001d5a:	3b04      	subs	r3, #4
 8001d5c:	0112      	lsls	r2, r2, #4
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	440b      	add	r3, r1
 8001d62:	761a      	strb	r2, [r3, #24]
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	e000e100 	.word	0xe000e100
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b089      	sub	sp, #36	@ 0x24
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	60f8      	str	r0, [r7, #12]
 8001d80:	60b9      	str	r1, [r7, #8]
 8001d82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f003 0307 	and.w	r3, r3, #7
 8001d8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	f1c3 0307 	rsb	r3, r3, #7
 8001d92:	2b04      	cmp	r3, #4
 8001d94:	bf28      	it	cs
 8001d96:	2304      	movcs	r3, #4
 8001d98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	3304      	adds	r3, #4
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d902      	bls.n	8001da8 <NVIC_EncodePriority+0x30>
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	3b03      	subs	r3, #3
 8001da6:	e000      	b.n	8001daa <NVIC_EncodePriority+0x32>
 8001da8:	2300      	movs	r3, #0
 8001daa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dac:	f04f 32ff 	mov.w	r2, #4294967295
 8001db0:	69bb      	ldr	r3, [r7, #24]
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	43da      	mvns	r2, r3
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	401a      	ands	r2, r3
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dca:	43d9      	mvns	r1, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dd0:	4313      	orrs	r3, r2
         );
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3724      	adds	r7, #36	@ 0x24
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
	...

08001de0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	3b01      	subs	r3, #1
 8001dec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001df0:	d301      	bcc.n	8001df6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001df2:	2301      	movs	r3, #1
 8001df4:	e00f      	b.n	8001e16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001df6:	4a0a      	ldr	r2, [pc, #40]	@ (8001e20 <SysTick_Config+0x40>)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dfe:	210f      	movs	r1, #15
 8001e00:	f04f 30ff 	mov.w	r0, #4294967295
 8001e04:	f7ff ff8e 	bl	8001d24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e08:	4b05      	ldr	r3, [pc, #20]	@ (8001e20 <SysTick_Config+0x40>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e0e:	4b04      	ldr	r3, [pc, #16]	@ (8001e20 <SysTick_Config+0x40>)
 8001e10:	2207      	movs	r2, #7
 8001e12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	e000e010 	.word	0xe000e010

08001e24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f7ff ff29 	bl	8001c84 <__NVIC_SetPriorityGrouping>
}
 8001e32:	bf00      	nop
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b086      	sub	sp, #24
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	4603      	mov	r3, r0
 8001e42:	60b9      	str	r1, [r7, #8]
 8001e44:	607a      	str	r2, [r7, #4]
 8001e46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e4c:	f7ff ff3e 	bl	8001ccc <__NVIC_GetPriorityGrouping>
 8001e50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e52:	687a      	ldr	r2, [r7, #4]
 8001e54:	68b9      	ldr	r1, [r7, #8]
 8001e56:	6978      	ldr	r0, [r7, #20]
 8001e58:	f7ff ff8e 	bl	8001d78 <NVIC_EncodePriority>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e62:	4611      	mov	r1, r2
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff ff5d 	bl	8001d24 <__NVIC_SetPriority>
}
 8001e6a:	bf00      	nop
 8001e6c:	3718      	adds	r7, #24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}

08001e72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e72:	b580      	push	{r7, lr}
 8001e74:	b082      	sub	sp, #8
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	4603      	mov	r3, r0
 8001e7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff ff31 	bl	8001ce8 <__NVIC_EnableIRQ>
}
 8001e86:	bf00      	nop
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b082      	sub	sp, #8
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f7ff ffa2 	bl	8001de0 <SysTick_Config>
 8001e9c:	4603      	mov	r3, r0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b087      	sub	sp, #28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eb6:	e160      	b.n	800217a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	f000 8152 	beq.w	8002174 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 0303 	and.w	r3, r3, #3
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d005      	beq.n	8001ee8 <HAL_GPIO_Init+0x40>
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 0303 	and.w	r3, r3, #3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d130      	bne.n	8001f4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	2203      	movs	r2, #3
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	43db      	mvns	r3, r3
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	4013      	ands	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	68da      	ldr	r2, [r3, #12]
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f1e:	2201      	movs	r2, #1
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	fa02 f303 	lsl.w	r3, r2, r3
 8001f26:	43db      	mvns	r3, r3
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	091b      	lsrs	r3, r3, #4
 8001f34:	f003 0201 	and.w	r2, r3, #1
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f003 0303 	and.w	r3, r3, #3
 8001f52:	2b03      	cmp	r3, #3
 8001f54:	d017      	beq.n	8001f86 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	2203      	movs	r2, #3
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	43db      	mvns	r3, r3
 8001f68:	693a      	ldr	r2, [r7, #16]
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	f003 0303 	and.w	r3, r3, #3
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d123      	bne.n	8001fda <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	08da      	lsrs	r2, r3, #3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	3208      	adds	r2, #8
 8001f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	f003 0307 	and.w	r3, r3, #7
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	220f      	movs	r2, #15
 8001faa:	fa02 f303 	lsl.w	r3, r2, r3
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	691a      	ldr	r2, [r3, #16]
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f003 0307 	and.w	r3, r3, #7
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	08da      	lsrs	r2, r3, #3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3208      	adds	r2, #8
 8001fd4:	6939      	ldr	r1, [r7, #16]
 8001fd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	2203      	movs	r2, #3
 8001fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fea:	43db      	mvns	r3, r3
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f003 0203 	and.w	r2, r3, #3
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	4313      	orrs	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 80ac 	beq.w	8002174 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800201c:	4b5e      	ldr	r3, [pc, #376]	@ (8002198 <HAL_GPIO_Init+0x2f0>)
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	4a5d      	ldr	r2, [pc, #372]	@ (8002198 <HAL_GPIO_Init+0x2f0>)
 8002022:	f043 0301 	orr.w	r3, r3, #1
 8002026:	6193      	str	r3, [r2, #24]
 8002028:	4b5b      	ldr	r3, [pc, #364]	@ (8002198 <HAL_GPIO_Init+0x2f0>)
 800202a:	699b      	ldr	r3, [r3, #24]
 800202c:	f003 0301 	and.w	r3, r3, #1
 8002030:	60bb      	str	r3, [r7, #8]
 8002032:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002034:	4a59      	ldr	r2, [pc, #356]	@ (800219c <HAL_GPIO_Init+0x2f4>)
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	089b      	lsrs	r3, r3, #2
 800203a:	3302      	adds	r3, #2
 800203c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002040:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	220f      	movs	r2, #15
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	43db      	mvns	r3, r3
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	4013      	ands	r3, r2
 8002056:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800205e:	d025      	beq.n	80020ac <HAL_GPIO_Init+0x204>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	4a4f      	ldr	r2, [pc, #316]	@ (80021a0 <HAL_GPIO_Init+0x2f8>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d01f      	beq.n	80020a8 <HAL_GPIO_Init+0x200>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4a4e      	ldr	r2, [pc, #312]	@ (80021a4 <HAL_GPIO_Init+0x2fc>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d019      	beq.n	80020a4 <HAL_GPIO_Init+0x1fc>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a4d      	ldr	r2, [pc, #308]	@ (80021a8 <HAL_GPIO_Init+0x300>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d013      	beq.n	80020a0 <HAL_GPIO_Init+0x1f8>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a4c      	ldr	r2, [pc, #304]	@ (80021ac <HAL_GPIO_Init+0x304>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d00d      	beq.n	800209c <HAL_GPIO_Init+0x1f4>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4a4b      	ldr	r2, [pc, #300]	@ (80021b0 <HAL_GPIO_Init+0x308>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d007      	beq.n	8002098 <HAL_GPIO_Init+0x1f0>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a4a      	ldr	r2, [pc, #296]	@ (80021b4 <HAL_GPIO_Init+0x30c>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d101      	bne.n	8002094 <HAL_GPIO_Init+0x1ec>
 8002090:	2306      	movs	r3, #6
 8002092:	e00c      	b.n	80020ae <HAL_GPIO_Init+0x206>
 8002094:	2307      	movs	r3, #7
 8002096:	e00a      	b.n	80020ae <HAL_GPIO_Init+0x206>
 8002098:	2305      	movs	r3, #5
 800209a:	e008      	b.n	80020ae <HAL_GPIO_Init+0x206>
 800209c:	2304      	movs	r3, #4
 800209e:	e006      	b.n	80020ae <HAL_GPIO_Init+0x206>
 80020a0:	2303      	movs	r3, #3
 80020a2:	e004      	b.n	80020ae <HAL_GPIO_Init+0x206>
 80020a4:	2302      	movs	r3, #2
 80020a6:	e002      	b.n	80020ae <HAL_GPIO_Init+0x206>
 80020a8:	2301      	movs	r3, #1
 80020aa:	e000      	b.n	80020ae <HAL_GPIO_Init+0x206>
 80020ac:	2300      	movs	r3, #0
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	f002 0203 	and.w	r2, r2, #3
 80020b4:	0092      	lsls	r2, r2, #2
 80020b6:	4093      	lsls	r3, r2
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80020be:	4937      	ldr	r1, [pc, #220]	@ (800219c <HAL_GPIO_Init+0x2f4>)
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	089b      	lsrs	r3, r3, #2
 80020c4:	3302      	adds	r3, #2
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020cc:	4b3a      	ldr	r3, [pc, #232]	@ (80021b8 <HAL_GPIO_Init+0x310>)
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	43db      	mvns	r3, r3
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	4013      	ands	r3, r2
 80020da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d003      	beq.n	80020f0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80020e8:	693a      	ldr	r2, [r7, #16]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80020f0:	4a31      	ldr	r2, [pc, #196]	@ (80021b8 <HAL_GPIO_Init+0x310>)
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020f6:	4b30      	ldr	r3, [pc, #192]	@ (80021b8 <HAL_GPIO_Init+0x310>)
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	43db      	mvns	r3, r3
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	4013      	ands	r3, r2
 8002104:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d003      	beq.n	800211a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	4313      	orrs	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800211a:	4a27      	ldr	r2, [pc, #156]	@ (80021b8 <HAL_GPIO_Init+0x310>)
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002120:	4b25      	ldr	r3, [pc, #148]	@ (80021b8 <HAL_GPIO_Init+0x310>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	43db      	mvns	r3, r3
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	4013      	ands	r3, r2
 800212e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d003      	beq.n	8002144 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	4313      	orrs	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002144:	4a1c      	ldr	r2, [pc, #112]	@ (80021b8 <HAL_GPIO_Init+0x310>)
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800214a:	4b1b      	ldr	r3, [pc, #108]	@ (80021b8 <HAL_GPIO_Init+0x310>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	43db      	mvns	r3, r3
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	4013      	ands	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d003      	beq.n	800216e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	4313      	orrs	r3, r2
 800216c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800216e:	4a12      	ldr	r2, [pc, #72]	@ (80021b8 <HAL_GPIO_Init+0x310>)
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	3301      	adds	r3, #1
 8002178:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	fa22 f303 	lsr.w	r3, r2, r3
 8002184:	2b00      	cmp	r3, #0
 8002186:	f47f ae97 	bne.w	8001eb8 <HAL_GPIO_Init+0x10>
  }
}
 800218a:	bf00      	nop
 800218c:	bf00      	nop
 800218e:	371c      	adds	r7, #28
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	40021000 	.word	0x40021000
 800219c:	40010000 	.word	0x40010000
 80021a0:	48000400 	.word	0x48000400
 80021a4:	48000800 	.word	0x48000800
 80021a8:	48000c00 	.word	0x48000c00
 80021ac:	48001000 	.word	0x48001000
 80021b0:	48001400 	.word	0x48001400
 80021b4:	48001800 	.word	0x48001800
 80021b8:	40010400 	.word	0x40010400

080021bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	460b      	mov	r3, r1
 80021c6:	807b      	strh	r3, [r7, #2]
 80021c8:	4613      	mov	r3, r2
 80021ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021cc:	787b      	ldrb	r3, [r7, #1]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d003      	beq.n	80021da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021d2:	887a      	ldrh	r2, [r7, #2]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80021d8:	e002      	b.n	80021e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80021da:	887a      	ldrh	r2, [r7, #2]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021fc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002202:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d102      	bne.n	8002212 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	f001 b83a 	b.w	8003286 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002212:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002216:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0301 	and.w	r3, r3, #1
 8002222:	2b00      	cmp	r3, #0
 8002224:	f000 816f 	beq.w	8002506 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002228:	4bb5      	ldr	r3, [pc, #724]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 030c 	and.w	r3, r3, #12
 8002230:	2b04      	cmp	r3, #4
 8002232:	d00c      	beq.n	800224e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002234:	4bb2      	ldr	r3, [pc, #712]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f003 030c 	and.w	r3, r3, #12
 800223c:	2b08      	cmp	r3, #8
 800223e:	d15c      	bne.n	80022fa <HAL_RCC_OscConfig+0x10e>
 8002240:	4baf      	ldr	r3, [pc, #700]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002248:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800224c:	d155      	bne.n	80022fa <HAL_RCC_OscConfig+0x10e>
 800224e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002252:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002256:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800225a:	fa93 f3a3 	rbit	r3, r3
 800225e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002262:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002266:	fab3 f383 	clz	r3, r3
 800226a:	b2db      	uxtb	r3, r3
 800226c:	095b      	lsrs	r3, r3, #5
 800226e:	b2db      	uxtb	r3, r3
 8002270:	f043 0301 	orr.w	r3, r3, #1
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b01      	cmp	r3, #1
 8002278:	d102      	bne.n	8002280 <HAL_RCC_OscConfig+0x94>
 800227a:	4ba1      	ldr	r3, [pc, #644]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	e015      	b.n	80022ac <HAL_RCC_OscConfig+0xc0>
 8002280:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002284:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002288:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800228c:	fa93 f3a3 	rbit	r3, r3
 8002290:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8002294:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002298:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800229c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80022a0:	fa93 f3a3 	rbit	r3, r3
 80022a4:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80022a8:	4b95      	ldr	r3, [pc, #596]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 80022aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ac:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80022b0:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 80022b4:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80022b8:	fa92 f2a2 	rbit	r2, r2
 80022bc:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 80022c0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80022c4:	fab2 f282 	clz	r2, r2
 80022c8:	b2d2      	uxtb	r2, r2
 80022ca:	f042 0220 	orr.w	r2, r2, #32
 80022ce:	b2d2      	uxtb	r2, r2
 80022d0:	f002 021f 	and.w	r2, r2, #31
 80022d4:	2101      	movs	r1, #1
 80022d6:	fa01 f202 	lsl.w	r2, r1, r2
 80022da:	4013      	ands	r3, r2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f000 8111 	beq.w	8002504 <HAL_RCC_OscConfig+0x318>
 80022e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022e6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	f040 8108 	bne.w	8002504 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	f000 bfc6 	b.w	8003286 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022fe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800230a:	d106      	bne.n	800231a <HAL_RCC_OscConfig+0x12e>
 800230c:	4b7c      	ldr	r3, [pc, #496]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a7b      	ldr	r2, [pc, #492]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002312:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002316:	6013      	str	r3, [r2, #0]
 8002318:	e036      	b.n	8002388 <HAL_RCC_OscConfig+0x19c>
 800231a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800231e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d10c      	bne.n	8002344 <HAL_RCC_OscConfig+0x158>
 800232a:	4b75      	ldr	r3, [pc, #468]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a74      	ldr	r2, [pc, #464]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002330:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002334:	6013      	str	r3, [r2, #0]
 8002336:	4b72      	ldr	r3, [pc, #456]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a71      	ldr	r2, [pc, #452]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 800233c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002340:	6013      	str	r3, [r2, #0]
 8002342:	e021      	b.n	8002388 <HAL_RCC_OscConfig+0x19c>
 8002344:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002348:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002354:	d10c      	bne.n	8002370 <HAL_RCC_OscConfig+0x184>
 8002356:	4b6a      	ldr	r3, [pc, #424]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a69      	ldr	r2, [pc, #420]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 800235c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002360:	6013      	str	r3, [r2, #0]
 8002362:	4b67      	ldr	r3, [pc, #412]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a66      	ldr	r2, [pc, #408]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002368:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	e00b      	b.n	8002388 <HAL_RCC_OscConfig+0x19c>
 8002370:	4b63      	ldr	r3, [pc, #396]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a62      	ldr	r2, [pc, #392]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002376:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800237a:	6013      	str	r3, [r2, #0]
 800237c:	4b60      	ldr	r3, [pc, #384]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a5f      	ldr	r2, [pc, #380]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002382:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002386:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002388:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800238c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d059      	beq.n	800244c <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002398:	f7fe fb7e 	bl	8000a98 <HAL_GetTick>
 800239c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a0:	e00a      	b.n	80023b8 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023a2:	f7fe fb79 	bl	8000a98 <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b64      	cmp	r3, #100	@ 0x64
 80023b0:	d902      	bls.n	80023b8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	f000 bf67 	b.w	8003286 <HAL_RCC_OscConfig+0x109a>
 80023b8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023bc:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c0:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80023c4:	fa93 f3a3 	rbit	r3, r3
 80023c8:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 80023cc:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023d0:	fab3 f383 	clz	r3, r3
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	095b      	lsrs	r3, r3, #5
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	f043 0301 	orr.w	r3, r3, #1
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d102      	bne.n	80023ea <HAL_RCC_OscConfig+0x1fe>
 80023e4:	4b46      	ldr	r3, [pc, #280]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	e015      	b.n	8002416 <HAL_RCC_OscConfig+0x22a>
 80023ea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80023ee:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80023f6:	fa93 f3a3 	rbit	r3, r3
 80023fa:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80023fe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002402:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002406:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800240a:	fa93 f3a3 	rbit	r3, r3
 800240e:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002412:	4b3b      	ldr	r3, [pc, #236]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 8002414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002416:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800241a:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 800241e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8002422:	fa92 f2a2 	rbit	r2, r2
 8002426:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 800242a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800242e:	fab2 f282 	clz	r2, r2
 8002432:	b2d2      	uxtb	r2, r2
 8002434:	f042 0220 	orr.w	r2, r2, #32
 8002438:	b2d2      	uxtb	r2, r2
 800243a:	f002 021f 	and.w	r2, r2, #31
 800243e:	2101      	movs	r1, #1
 8002440:	fa01 f202 	lsl.w	r2, r1, r2
 8002444:	4013      	ands	r3, r2
 8002446:	2b00      	cmp	r3, #0
 8002448:	d0ab      	beq.n	80023a2 <HAL_RCC_OscConfig+0x1b6>
 800244a:	e05c      	b.n	8002506 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800244c:	f7fe fb24 	bl	8000a98 <HAL_GetTick>
 8002450:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002454:	e00a      	b.n	800246c <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002456:	f7fe fb1f 	bl	8000a98 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b64      	cmp	r3, #100	@ 0x64
 8002464:	d902      	bls.n	800246c <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8002466:	2303      	movs	r3, #3
 8002468:	f000 bf0d 	b.w	8003286 <HAL_RCC_OscConfig+0x109a>
 800246c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002470:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002474:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8002478:	fa93 f3a3 	rbit	r3, r3
 800247c:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8002480:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002484:	fab3 f383 	clz	r3, r3
 8002488:	b2db      	uxtb	r3, r3
 800248a:	095b      	lsrs	r3, r3, #5
 800248c:	b2db      	uxtb	r3, r3
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b01      	cmp	r3, #1
 8002496:	d102      	bne.n	800249e <HAL_RCC_OscConfig+0x2b2>
 8002498:	4b19      	ldr	r3, [pc, #100]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	e015      	b.n	80024ca <HAL_RCC_OscConfig+0x2de>
 800249e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024a2:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80024aa:	fa93 f3a3 	rbit	r3, r3
 80024ae:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80024b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024b6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80024ba:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80024be:	fa93 f3a3 	rbit	r3, r3
 80024c2:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80024c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002500 <HAL_RCC_OscConfig+0x314>)
 80024c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80024ce:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80024d2:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80024d6:	fa92 f2a2 	rbit	r2, r2
 80024da:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80024de:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80024e2:	fab2 f282 	clz	r2, r2
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	f042 0220 	orr.w	r2, r2, #32
 80024ec:	b2d2      	uxtb	r2, r2
 80024ee:	f002 021f 	and.w	r2, r2, #31
 80024f2:	2101      	movs	r1, #1
 80024f4:	fa01 f202 	lsl.w	r2, r1, r2
 80024f8:	4013      	ands	r3, r2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d1ab      	bne.n	8002456 <HAL_RCC_OscConfig+0x26a>
 80024fe:	e002      	b.n	8002506 <HAL_RCC_OscConfig+0x31a>
 8002500:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002504:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002506:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800250a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	f000 817f 	beq.w	800281a <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800251c:	4ba7      	ldr	r3, [pc, #668]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f003 030c 	and.w	r3, r3, #12
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00c      	beq.n	8002542 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002528:	4ba4      	ldr	r3, [pc, #656]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f003 030c 	and.w	r3, r3, #12
 8002530:	2b08      	cmp	r3, #8
 8002532:	d173      	bne.n	800261c <HAL_RCC_OscConfig+0x430>
 8002534:	4ba1      	ldr	r3, [pc, #644]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800253c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002540:	d16c      	bne.n	800261c <HAL_RCC_OscConfig+0x430>
 8002542:	2302      	movs	r3, #2
 8002544:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002548:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800254c:	fa93 f3a3 	rbit	r3, r3
 8002550:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8002554:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002558:	fab3 f383 	clz	r3, r3
 800255c:	b2db      	uxtb	r3, r3
 800255e:	095b      	lsrs	r3, r3, #5
 8002560:	b2db      	uxtb	r3, r3
 8002562:	f043 0301 	orr.w	r3, r3, #1
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b01      	cmp	r3, #1
 800256a:	d102      	bne.n	8002572 <HAL_RCC_OscConfig+0x386>
 800256c:	4b93      	ldr	r3, [pc, #588]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	e013      	b.n	800259a <HAL_RCC_OscConfig+0x3ae>
 8002572:	2302      	movs	r3, #2
 8002574:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002578:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800257c:	fa93 f3a3 	rbit	r3, r3
 8002580:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002584:	2302      	movs	r3, #2
 8002586:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800258a:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800258e:	fa93 f3a3 	rbit	r3, r3
 8002592:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002596:	4b89      	ldr	r3, [pc, #548]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 8002598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800259a:	2202      	movs	r2, #2
 800259c:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80025a0:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80025a4:	fa92 f2a2 	rbit	r2, r2
 80025a8:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80025ac:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80025b0:	fab2 f282 	clz	r2, r2
 80025b4:	b2d2      	uxtb	r2, r2
 80025b6:	f042 0220 	orr.w	r2, r2, #32
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	f002 021f 	and.w	r2, r2, #31
 80025c0:	2101      	movs	r1, #1
 80025c2:	fa01 f202 	lsl.w	r2, r1, r2
 80025c6:	4013      	ands	r3, r2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00a      	beq.n	80025e2 <HAL_RCC_OscConfig+0x3f6>
 80025cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d002      	beq.n	80025e2 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	f000 be52 	b.w	8003286 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025e2:	4b76      	ldr	r3, [pc, #472]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80025ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025ee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	21f8      	movs	r1, #248	@ 0xf8
 80025f8:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fc:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8002600:	fa91 f1a1 	rbit	r1, r1
 8002604:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8002608:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800260c:	fab1 f181 	clz	r1, r1
 8002610:	b2c9      	uxtb	r1, r1
 8002612:	408b      	lsls	r3, r1
 8002614:	4969      	ldr	r1, [pc, #420]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 8002616:	4313      	orrs	r3, r2
 8002618:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800261a:	e0fe      	b.n	800281a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800261c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002620:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	2b00      	cmp	r3, #0
 800262a:	f000 8088 	beq.w	800273e <HAL_RCC_OscConfig+0x552>
 800262e:	2301      	movs	r3, #1
 8002630:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002634:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8002638:	fa93 f3a3 	rbit	r3, r3
 800263c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8002640:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002644:	fab3 f383 	clz	r3, r3
 8002648:	b2db      	uxtb	r3, r3
 800264a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800264e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	461a      	mov	r2, r3
 8002656:	2301      	movs	r3, #1
 8002658:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800265a:	f7fe fa1d 	bl	8000a98 <HAL_GetTick>
 800265e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002662:	e00a      	b.n	800267a <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002664:	f7fe fa18 	bl	8000a98 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d902      	bls.n	800267a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	f000 be06 	b.w	8003286 <HAL_RCC_OscConfig+0x109a>
 800267a:	2302      	movs	r3, #2
 800267c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002680:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8002684:	fa93 f3a3 	rbit	r3, r3
 8002688:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 800268c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002690:	fab3 f383 	clz	r3, r3
 8002694:	b2db      	uxtb	r3, r3
 8002696:	095b      	lsrs	r3, r3, #5
 8002698:	b2db      	uxtb	r3, r3
 800269a:	f043 0301 	orr.w	r3, r3, #1
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d102      	bne.n	80026aa <HAL_RCC_OscConfig+0x4be>
 80026a4:	4b45      	ldr	r3, [pc, #276]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	e013      	b.n	80026d2 <HAL_RCC_OscConfig+0x4e6>
 80026aa:	2302      	movs	r3, #2
 80026ac:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80026b4:	fa93 f3a3 	rbit	r3, r3
 80026b8:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80026bc:	2302      	movs	r3, #2
 80026be:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80026c2:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80026c6:	fa93 f3a3 	rbit	r3, r3
 80026ca:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80026ce:	4b3b      	ldr	r3, [pc, #236]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 80026d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d2:	2202      	movs	r2, #2
 80026d4:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80026d8:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80026dc:	fa92 f2a2 	rbit	r2, r2
 80026e0:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80026e4:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80026e8:	fab2 f282 	clz	r2, r2
 80026ec:	b2d2      	uxtb	r2, r2
 80026ee:	f042 0220 	orr.w	r2, r2, #32
 80026f2:	b2d2      	uxtb	r2, r2
 80026f4:	f002 021f 	and.w	r2, r2, #31
 80026f8:	2101      	movs	r1, #1
 80026fa:	fa01 f202 	lsl.w	r2, r1, r2
 80026fe:	4013      	ands	r3, r2
 8002700:	2b00      	cmp	r3, #0
 8002702:	d0af      	beq.n	8002664 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002704:	4b2d      	ldr	r3, [pc, #180]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800270c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002710:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	21f8      	movs	r1, #248	@ 0xf8
 800271a:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271e:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8002722:	fa91 f1a1 	rbit	r1, r1
 8002726:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 800272a:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800272e:	fab1 f181 	clz	r1, r1
 8002732:	b2c9      	uxtb	r1, r1
 8002734:	408b      	lsls	r3, r1
 8002736:	4921      	ldr	r1, [pc, #132]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 8002738:	4313      	orrs	r3, r2
 800273a:	600b      	str	r3, [r1, #0]
 800273c:	e06d      	b.n	800281a <HAL_RCC_OscConfig+0x62e>
 800273e:	2301      	movs	r3, #1
 8002740:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002744:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002748:	fa93 f3a3 	rbit	r3, r3
 800274c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8002750:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002754:	fab3 f383 	clz	r3, r3
 8002758:	b2db      	uxtb	r3, r3
 800275a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800275e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	461a      	mov	r2, r3
 8002766:	2300      	movs	r3, #0
 8002768:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276a:	f7fe f995 	bl	8000a98 <HAL_GetTick>
 800276e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002772:	e00a      	b.n	800278a <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002774:	f7fe f990 	bl	8000a98 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	2b02      	cmp	r3, #2
 8002782:	d902      	bls.n	800278a <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8002784:	2303      	movs	r3, #3
 8002786:	f000 bd7e 	b.w	8003286 <HAL_RCC_OscConfig+0x109a>
 800278a:	2302      	movs	r3, #2
 800278c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002790:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002794:	fa93 f3a3 	rbit	r3, r3
 8002798:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 800279c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027a0:	fab3 f383 	clz	r3, r3
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	095b      	lsrs	r3, r3, #5
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	f043 0301 	orr.w	r3, r3, #1
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d105      	bne.n	80027c0 <HAL_RCC_OscConfig+0x5d4>
 80027b4:	4b01      	ldr	r3, [pc, #4]	@ (80027bc <HAL_RCC_OscConfig+0x5d0>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	e016      	b.n	80027e8 <HAL_RCC_OscConfig+0x5fc>
 80027ba:	bf00      	nop
 80027bc:	40021000 	.word	0x40021000
 80027c0:	2302      	movs	r3, #2
 80027c2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80027ca:	fa93 f3a3 	rbit	r3, r3
 80027ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80027d2:	2302      	movs	r3, #2
 80027d4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80027d8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80027dc:	fa93 f3a3 	rbit	r3, r3
 80027e0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80027e4:	4bbf      	ldr	r3, [pc, #764]	@ (8002ae4 <HAL_RCC_OscConfig+0x8f8>)
 80027e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e8:	2202      	movs	r2, #2
 80027ea:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80027ee:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80027f2:	fa92 f2a2 	rbit	r2, r2
 80027f6:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80027fa:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80027fe:	fab2 f282 	clz	r2, r2
 8002802:	b2d2      	uxtb	r2, r2
 8002804:	f042 0220 	orr.w	r2, r2, #32
 8002808:	b2d2      	uxtb	r2, r2
 800280a:	f002 021f 	and.w	r2, r2, #31
 800280e:	2101      	movs	r1, #1
 8002810:	fa01 f202 	lsl.w	r2, r1, r2
 8002814:	4013      	ands	r3, r2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1ac      	bne.n	8002774 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800281a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800281e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0308 	and.w	r3, r3, #8
 800282a:	2b00      	cmp	r3, #0
 800282c:	f000 8113 	beq.w	8002a56 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002830:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002834:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	695b      	ldr	r3, [r3, #20]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d07c      	beq.n	800293a <HAL_RCC_OscConfig+0x74e>
 8002840:	2301      	movs	r3, #1
 8002842:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800284a:	fa93 f3a3 	rbit	r3, r3
 800284e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8002852:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002856:	fab3 f383 	clz	r3, r3
 800285a:	b2db      	uxtb	r3, r3
 800285c:	461a      	mov	r2, r3
 800285e:	4ba2      	ldr	r3, [pc, #648]	@ (8002ae8 <HAL_RCC_OscConfig+0x8fc>)
 8002860:	4413      	add	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	461a      	mov	r2, r3
 8002866:	2301      	movs	r3, #1
 8002868:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800286a:	f7fe f915 	bl	8000a98 <HAL_GetTick>
 800286e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002872:	e00a      	b.n	800288a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002874:	f7fe f910 	bl	8000a98 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d902      	bls.n	800288a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	f000 bcfe 	b.w	8003286 <HAL_RCC_OscConfig+0x109a>
 800288a:	2302      	movs	r3, #2
 800288c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002890:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002894:	fa93 f2a3 	rbit	r2, r3
 8002898:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800289c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80028a0:	601a      	str	r2, [r3, #0]
 80028a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80028aa:	2202      	movs	r2, #2
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	fa93 f2a3 	rbit	r2, r3
 80028bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028ca:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80028ce:	2202      	movs	r2, #2
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	fa93 f2a3 	rbit	r2, r3
 80028e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028e4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80028e8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ea:	4b7e      	ldr	r3, [pc, #504]	@ (8002ae4 <HAL_RCC_OscConfig+0x8f8>)
 80028ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028f2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80028f6:	2102      	movs	r1, #2
 80028f8:	6019      	str	r1, [r3, #0]
 80028fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028fe:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	fa93 f1a3 	rbit	r1, r3
 8002908:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800290c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002910:	6019      	str	r1, [r3, #0]
  return result;
 8002912:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002916:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	fab3 f383 	clz	r3, r3
 8002920:	b2db      	uxtb	r3, r3
 8002922:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002926:	b2db      	uxtb	r3, r3
 8002928:	f003 031f 	and.w	r3, r3, #31
 800292c:	2101      	movs	r1, #1
 800292e:	fa01 f303 	lsl.w	r3, r1, r3
 8002932:	4013      	ands	r3, r2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d09d      	beq.n	8002874 <HAL_RCC_OscConfig+0x688>
 8002938:	e08d      	b.n	8002a56 <HAL_RCC_OscConfig+0x86a>
 800293a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800293e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002942:	2201      	movs	r2, #1
 8002944:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002946:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800294a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	fa93 f2a3 	rbit	r2, r3
 8002954:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002958:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800295c:	601a      	str	r2, [r3, #0]
  return result;
 800295e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002962:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002966:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002968:	fab3 f383 	clz	r3, r3
 800296c:	b2db      	uxtb	r3, r3
 800296e:	461a      	mov	r2, r3
 8002970:	4b5d      	ldr	r3, [pc, #372]	@ (8002ae8 <HAL_RCC_OscConfig+0x8fc>)
 8002972:	4413      	add	r3, r2
 8002974:	009b      	lsls	r3, r3, #2
 8002976:	461a      	mov	r2, r3
 8002978:	2300      	movs	r3, #0
 800297a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800297c:	f7fe f88c 	bl	8000a98 <HAL_GetTick>
 8002980:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002984:	e00a      	b.n	800299c <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002986:	f7fe f887 	bl	8000a98 <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d902      	bls.n	800299c <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	f000 bc75 	b.w	8003286 <HAL_RCC_OscConfig+0x109a>
 800299c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029a0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80029a4:	2202      	movs	r2, #2
 80029a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ac:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	fa93 f2a3 	rbit	r2, r3
 80029b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ba:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029c4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80029c8:	2202      	movs	r2, #2
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029d0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	fa93 f2a3 	rbit	r2, r3
 80029da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029de:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029e8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80029ec:	2202      	movs	r2, #2
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029f4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	fa93 f2a3 	rbit	r2, r3
 80029fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a02:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002a06:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a08:	4b36      	ldr	r3, [pc, #216]	@ (8002ae4 <HAL_RCC_OscConfig+0x8f8>)
 8002a0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002a0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a10:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a14:	2102      	movs	r1, #2
 8002a16:	6019      	str	r1, [r3, #0]
 8002a18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a1c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	fa93 f1a3 	rbit	r1, r3
 8002a26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a2a:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002a2e:	6019      	str	r1, [r3, #0]
  return result;
 8002a30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a34:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	fab3 f383 	clz	r3, r3
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	f003 031f 	and.w	r3, r3, #31
 8002a4a:	2101      	movs	r1, #1
 8002a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a50:	4013      	ands	r3, r2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d197      	bne.n	8002986 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a5a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0304 	and.w	r3, r3, #4
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f000 81a5 	beq.w	8002db6 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a72:	4b1c      	ldr	r3, [pc, #112]	@ (8002ae4 <HAL_RCC_OscConfig+0x8f8>)
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d116      	bne.n	8002aac <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a7e:	4b19      	ldr	r3, [pc, #100]	@ (8002ae4 <HAL_RCC_OscConfig+0x8f8>)
 8002a80:	69db      	ldr	r3, [r3, #28]
 8002a82:	4a18      	ldr	r2, [pc, #96]	@ (8002ae4 <HAL_RCC_OscConfig+0x8f8>)
 8002a84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a88:	61d3      	str	r3, [r2, #28]
 8002a8a:	4b16      	ldr	r3, [pc, #88]	@ (8002ae4 <HAL_RCC_OscConfig+0x8f8>)
 8002a8c:	69db      	ldr	r3, [r3, #28]
 8002a8e:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002a92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aa0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002aa4:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aac:	4b0f      	ldr	r3, [pc, #60]	@ (8002aec <HAL_RCC_OscConfig+0x900>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d121      	bne.n	8002afc <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8002aec <HAL_RCC_OscConfig+0x900>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a0b      	ldr	r2, [pc, #44]	@ (8002aec <HAL_RCC_OscConfig+0x900>)
 8002abe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ac2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ac4:	f7fd ffe8 	bl	8000a98 <HAL_GetTick>
 8002ac8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002acc:	e010      	b.n	8002af0 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ace:	f7fd ffe3 	bl	8000a98 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b64      	cmp	r3, #100	@ 0x64
 8002adc:	d908      	bls.n	8002af0 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e3d1      	b.n	8003286 <HAL_RCC_OscConfig+0x109a>
 8002ae2:	bf00      	nop
 8002ae4:	40021000 	.word	0x40021000
 8002ae8:	10908120 	.word	0x10908120
 8002aec:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af0:	4b8d      	ldr	r3, [pc, #564]	@ (8002d28 <HAL_RCC_OscConfig+0xb3c>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d0e8      	beq.n	8002ace <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002afc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b00:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d106      	bne.n	8002b1a <HAL_RCC_OscConfig+0x92e>
 8002b0c:	4b87      	ldr	r3, [pc, #540]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	4a86      	ldr	r2, [pc, #536]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b12:	f043 0301 	orr.w	r3, r3, #1
 8002b16:	6213      	str	r3, [r2, #32]
 8002b18:	e035      	b.n	8002b86 <HAL_RCC_OscConfig+0x99a>
 8002b1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b1e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10c      	bne.n	8002b44 <HAL_RCC_OscConfig+0x958>
 8002b2a:	4b80      	ldr	r3, [pc, #512]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b2c:	6a1b      	ldr	r3, [r3, #32]
 8002b2e:	4a7f      	ldr	r2, [pc, #508]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b30:	f023 0301 	bic.w	r3, r3, #1
 8002b34:	6213      	str	r3, [r2, #32]
 8002b36:	4b7d      	ldr	r3, [pc, #500]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b38:	6a1b      	ldr	r3, [r3, #32]
 8002b3a:	4a7c      	ldr	r2, [pc, #496]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b3c:	f023 0304 	bic.w	r3, r3, #4
 8002b40:	6213      	str	r3, [r2, #32]
 8002b42:	e020      	b.n	8002b86 <HAL_RCC_OscConfig+0x99a>
 8002b44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b48:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	2b05      	cmp	r3, #5
 8002b52:	d10c      	bne.n	8002b6e <HAL_RCC_OscConfig+0x982>
 8002b54:	4b75      	ldr	r3, [pc, #468]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	4a74      	ldr	r2, [pc, #464]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b5a:	f043 0304 	orr.w	r3, r3, #4
 8002b5e:	6213      	str	r3, [r2, #32]
 8002b60:	4b72      	ldr	r3, [pc, #456]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b62:	6a1b      	ldr	r3, [r3, #32]
 8002b64:	4a71      	ldr	r2, [pc, #452]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b66:	f043 0301 	orr.w	r3, r3, #1
 8002b6a:	6213      	str	r3, [r2, #32]
 8002b6c:	e00b      	b.n	8002b86 <HAL_RCC_OscConfig+0x99a>
 8002b6e:	4b6f      	ldr	r3, [pc, #444]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	4a6e      	ldr	r2, [pc, #440]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b74:	f023 0301 	bic.w	r3, r3, #1
 8002b78:	6213      	str	r3, [r2, #32]
 8002b7a:	4b6c      	ldr	r3, [pc, #432]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	4a6b      	ldr	r2, [pc, #428]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002b80:	f023 0304 	bic.w	r3, r3, #4
 8002b84:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b8a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	f000 8081 	beq.w	8002c9a <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b98:	f7fd ff7e 	bl	8000a98 <HAL_GetTick>
 8002b9c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ba0:	e00b      	b.n	8002bba <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ba2:	f7fd ff79 	bl	8000a98 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e365      	b.n	8003286 <HAL_RCC_OscConfig+0x109a>
 8002bba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bbe:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bca:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	fa93 f2a3 	rbit	r2, r3
 8002bd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bd8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002bdc:	601a      	str	r2, [r3, #0]
 8002bde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002be2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002be6:	2202      	movs	r2, #2
 8002be8:	601a      	str	r2, [r3, #0]
 8002bea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bee:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	fa93 f2a3 	rbit	r2, r3
 8002bf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bfc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002c00:	601a      	str	r2, [r3, #0]
  return result;
 8002c02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c06:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002c0a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c0c:	fab3 f383 	clz	r3, r3
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	095b      	lsrs	r3, r3, #5
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	f043 0302 	orr.w	r3, r3, #2
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d102      	bne.n	8002c26 <HAL_RCC_OscConfig+0xa3a>
 8002c20:	4b42      	ldr	r3, [pc, #264]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002c22:	6a1b      	ldr	r3, [r3, #32]
 8002c24:	e013      	b.n	8002c4e <HAL_RCC_OscConfig+0xa62>
 8002c26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c2a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002c2e:	2202      	movs	r2, #2
 8002c30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c36:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	fa93 f2a3 	rbit	r2, r3
 8002c40:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c44:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002c48:	601a      	str	r2, [r3, #0]
 8002c4a:	4b38      	ldr	r3, [pc, #224]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c52:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002c56:	2102      	movs	r1, #2
 8002c58:	6011      	str	r1, [r2, #0]
 8002c5a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c5e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002c62:	6812      	ldr	r2, [r2, #0]
 8002c64:	fa92 f1a2 	rbit	r1, r2
 8002c68:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c6c:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002c70:	6011      	str	r1, [r2, #0]
  return result;
 8002c72:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c76:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002c7a:	6812      	ldr	r2, [r2, #0]
 8002c7c:	fab2 f282 	clz	r2, r2
 8002c80:	b2d2      	uxtb	r2, r2
 8002c82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c86:	b2d2      	uxtb	r2, r2
 8002c88:	f002 021f 	and.w	r2, r2, #31
 8002c8c:	2101      	movs	r1, #1
 8002c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c92:	4013      	ands	r3, r2
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d084      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x9b6>
 8002c98:	e083      	b.n	8002da2 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c9a:	f7fd fefd 	bl	8000a98 <HAL_GetTick>
 8002c9e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ca2:	e00b      	b.n	8002cbc <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ca4:	f7fd fef8 	bl	8000a98 <HAL_GetTick>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d901      	bls.n	8002cbc <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e2e4      	b.n	8003286 <HAL_RCC_OscConfig+0x109a>
 8002cbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cc0:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002cc4:	2202      	movs	r2, #2
 8002cc6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ccc:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	fa93 f2a3 	rbit	r2, r3
 8002cd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cda:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ce4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002ce8:	2202      	movs	r2, #2
 8002cea:	601a      	str	r2, [r3, #0]
 8002cec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cf0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	fa93 f2a3 	rbit	r2, r3
 8002cfa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cfe:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002d02:	601a      	str	r2, [r3, #0]
  return result;
 8002d04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d08:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002d0c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d0e:	fab3 f383 	clz	r3, r3
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	095b      	lsrs	r3, r3, #5
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	f043 0302 	orr.w	r3, r3, #2
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d106      	bne.n	8002d30 <HAL_RCC_OscConfig+0xb44>
 8002d22:	4b02      	ldr	r3, [pc, #8]	@ (8002d2c <HAL_RCC_OscConfig+0xb40>)
 8002d24:	6a1b      	ldr	r3, [r3, #32]
 8002d26:	e017      	b.n	8002d58 <HAL_RCC_OscConfig+0xb6c>
 8002d28:	40007000 	.word	0x40007000
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d34:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002d38:	2202      	movs	r2, #2
 8002d3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d40:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	fa93 f2a3 	rbit	r2, r3
 8002d4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d4e:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002d52:	601a      	str	r2, [r3, #0]
 8002d54:	4bb3      	ldr	r3, [pc, #716]	@ (8003024 <HAL_RCC_OscConfig+0xe38>)
 8002d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d58:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d5c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002d60:	2102      	movs	r1, #2
 8002d62:	6011      	str	r1, [r2, #0]
 8002d64:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d68:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002d6c:	6812      	ldr	r2, [r2, #0]
 8002d6e:	fa92 f1a2 	rbit	r1, r2
 8002d72:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d76:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002d7a:	6011      	str	r1, [r2, #0]
  return result;
 8002d7c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d80:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002d84:	6812      	ldr	r2, [r2, #0]
 8002d86:	fab2 f282 	clz	r2, r2
 8002d8a:	b2d2      	uxtb	r2, r2
 8002d8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d90:	b2d2      	uxtb	r2, r2
 8002d92:	f002 021f 	and.w	r2, r2, #31
 8002d96:	2101      	movs	r1, #1
 8002d98:	fa01 f202 	lsl.w	r2, r1, r2
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d180      	bne.n	8002ca4 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002da2:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d105      	bne.n	8002db6 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002daa:	4b9e      	ldr	r3, [pc, #632]	@ (8003024 <HAL_RCC_OscConfig+0xe38>)
 8002dac:	69db      	ldr	r3, [r3, #28]
 8002dae:	4a9d      	ldr	r2, [pc, #628]	@ (8003024 <HAL_RCC_OscConfig+0xe38>)
 8002db0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002db4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002db6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	699b      	ldr	r3, [r3, #24]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	f000 825e 	beq.w	8003284 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002dc8:	4b96      	ldr	r3, [pc, #600]	@ (8003024 <HAL_RCC_OscConfig+0xe38>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f003 030c 	and.w	r3, r3, #12
 8002dd0:	2b08      	cmp	r3, #8
 8002dd2:	f000 821f 	beq.w	8003214 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dd6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dda:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	699b      	ldr	r3, [r3, #24]
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	f040 8170 	bne.w	80030c8 <HAL_RCC_OscConfig+0xedc>
 8002de8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dec:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002df0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002df4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dfa:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	fa93 f2a3 	rbit	r2, r3
 8002e04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e08:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002e0c:	601a      	str	r2, [r3, #0]
  return result;
 8002e0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e12:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002e16:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e18:	fab3 f383 	clz	r3, r3
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002e22:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	461a      	mov	r2, r3
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e2e:	f7fd fe33 	bl	8000a98 <HAL_GetTick>
 8002e32:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e36:	e009      	b.n	8002e4c <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e38:	f7fd fe2e 	bl	8000a98 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e21c      	b.n	8003286 <HAL_RCC_OscConfig+0x109a>
 8002e4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e50:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002e54:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e5e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	fa93 f2a3 	rbit	r2, r3
 8002e68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e6c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002e70:	601a      	str	r2, [r3, #0]
  return result;
 8002e72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e76:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002e7a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e7c:	fab3 f383 	clz	r3, r3
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	f043 0301 	orr.w	r3, r3, #1
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d102      	bne.n	8002e96 <HAL_RCC_OscConfig+0xcaa>
 8002e90:	4b64      	ldr	r3, [pc, #400]	@ (8003024 <HAL_RCC_OscConfig+0xe38>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	e027      	b.n	8002ee6 <HAL_RCC_OscConfig+0xcfa>
 8002e96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e9a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002e9e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ea2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ea8:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	fa93 f2a3 	rbit	r2, r3
 8002eb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002eb6:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ec0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002ec4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ec8:	601a      	str	r2, [r3, #0]
 8002eca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ece:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	fa93 f2a3 	rbit	r2, r3
 8002ed8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002edc:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002ee0:	601a      	str	r2, [r3, #0]
 8002ee2:	4b50      	ldr	r3, [pc, #320]	@ (8003024 <HAL_RCC_OscConfig+0xe38>)
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002eea:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002eee:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002ef2:	6011      	str	r1, [r2, #0]
 8002ef4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ef8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002efc:	6812      	ldr	r2, [r2, #0]
 8002efe:	fa92 f1a2 	rbit	r1, r2
 8002f02:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002f06:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002f0a:	6011      	str	r1, [r2, #0]
  return result;
 8002f0c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002f10:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	fab2 f282 	clz	r2, r2
 8002f1a:	b2d2      	uxtb	r2, r2
 8002f1c:	f042 0220 	orr.w	r2, r2, #32
 8002f20:	b2d2      	uxtb	r2, r2
 8002f22:	f002 021f 	and.w	r2, r2, #31
 8002f26:	2101      	movs	r1, #1
 8002f28:	fa01 f202 	lsl.w	r2, r1, r2
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d182      	bne.n	8002e38 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f32:	4b3c      	ldr	r3, [pc, #240]	@ (8003024 <HAL_RCC_OscConfig+0xe38>)
 8002f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f36:	f023 020f 	bic.w	r2, r3, #15
 8002f3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f3e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f46:	4937      	ldr	r1, [pc, #220]	@ (8003024 <HAL_RCC_OscConfig+0xe38>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002f4c:	4b35      	ldr	r3, [pc, #212]	@ (8003024 <HAL_RCC_OscConfig+0xe38>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8002f54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f58:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	6a19      	ldr	r1, [r3, #32]
 8002f60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	69db      	ldr	r3, [r3, #28]
 8002f6c:	430b      	orrs	r3, r1
 8002f6e:	492d      	ldr	r1, [pc, #180]	@ (8003024 <HAL_RCC_OscConfig+0xe38>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	604b      	str	r3, [r1, #4]
 8002f74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f78:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002f7c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002f80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f86:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	fa93 f2a3 	rbit	r2, r3
 8002f90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f94:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002f98:	601a      	str	r2, [r3, #0]
  return result;
 8002f9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f9e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002fa2:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fa4:	fab3 f383 	clz	r3, r3
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002fae:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002fb2:	009b      	lsls	r3, r3, #2
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fba:	f7fd fd6d 	bl	8000a98 <HAL_GetTick>
 8002fbe:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002fc2:	e009      	b.n	8002fd8 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fc4:	f7fd fd68 	bl	8000a98 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e156      	b.n	8003286 <HAL_RCC_OscConfig+0x109a>
 8002fd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fdc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002fe0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002fe4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fe6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fea:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	fa93 f2a3 	rbit	r2, r3
 8002ff4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ff8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002ffc:	601a      	str	r2, [r3, #0]
  return result;
 8002ffe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003002:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003006:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003008:	fab3 f383 	clz	r3, r3
 800300c:	b2db      	uxtb	r3, r3
 800300e:	095b      	lsrs	r3, r3, #5
 8003010:	b2db      	uxtb	r3, r3
 8003012:	f043 0301 	orr.w	r3, r3, #1
 8003016:	b2db      	uxtb	r3, r3
 8003018:	2b01      	cmp	r3, #1
 800301a:	d105      	bne.n	8003028 <HAL_RCC_OscConfig+0xe3c>
 800301c:	4b01      	ldr	r3, [pc, #4]	@ (8003024 <HAL_RCC_OscConfig+0xe38>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	e02a      	b.n	8003078 <HAL_RCC_OscConfig+0xe8c>
 8003022:	bf00      	nop
 8003024:	40021000 	.word	0x40021000
 8003028:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800302c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003030:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003034:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003036:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800303a:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	fa93 f2a3 	rbit	r2, r3
 8003044:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003048:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800304c:	601a      	str	r2, [r3, #0]
 800304e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003052:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003056:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800305a:	601a      	str	r2, [r3, #0]
 800305c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003060:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	fa93 f2a3 	rbit	r2, r3
 800306a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800306e:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	4b86      	ldr	r3, [pc, #536]	@ (8003290 <HAL_RCC_OscConfig+0x10a4>)
 8003076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003078:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800307c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003080:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003084:	6011      	str	r1, [r2, #0]
 8003086:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800308a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800308e:	6812      	ldr	r2, [r2, #0]
 8003090:	fa92 f1a2 	rbit	r1, r2
 8003094:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003098:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 800309c:	6011      	str	r1, [r2, #0]
  return result;
 800309e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80030a2:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80030a6:	6812      	ldr	r2, [r2, #0]
 80030a8:	fab2 f282 	clz	r2, r2
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	f042 0220 	orr.w	r2, r2, #32
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	f002 021f 	and.w	r2, r2, #31
 80030b8:	2101      	movs	r1, #1
 80030ba:	fa01 f202 	lsl.w	r2, r1, r2
 80030be:	4013      	ands	r3, r2
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f43f af7f 	beq.w	8002fc4 <HAL_RCC_OscConfig+0xdd8>
 80030c6:	e0dd      	b.n	8003284 <HAL_RCC_OscConfig+0x1098>
 80030c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030cc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80030d0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80030d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030da:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	fa93 f2a3 	rbit	r2, r3
 80030e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030e8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80030ec:	601a      	str	r2, [r3, #0]
  return result;
 80030ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030f2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80030f6:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f8:	fab3 f383 	clz	r3, r3
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003102:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	461a      	mov	r2, r3
 800310a:	2300      	movs	r3, #0
 800310c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310e:	f7fd fcc3 	bl	8000a98 <HAL_GetTick>
 8003112:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003116:	e009      	b.n	800312c <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003118:	f7fd fcbe 	bl	8000a98 <HAL_GetTick>
 800311c:	4602      	mov	r2, r0
 800311e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b02      	cmp	r3, #2
 8003126:	d901      	bls.n	800312c <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e0ac      	b.n	8003286 <HAL_RCC_OscConfig+0x109a>
 800312c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003130:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003134:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003138:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800313e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	fa93 f2a3 	rbit	r2, r3
 8003148:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800314c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003150:	601a      	str	r2, [r3, #0]
  return result;
 8003152:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003156:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800315a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800315c:	fab3 f383 	clz	r3, r3
 8003160:	b2db      	uxtb	r3, r3
 8003162:	095b      	lsrs	r3, r3, #5
 8003164:	b2db      	uxtb	r3, r3
 8003166:	f043 0301 	orr.w	r3, r3, #1
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2b01      	cmp	r3, #1
 800316e:	d102      	bne.n	8003176 <HAL_RCC_OscConfig+0xf8a>
 8003170:	4b47      	ldr	r3, [pc, #284]	@ (8003290 <HAL_RCC_OscConfig+0x10a4>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	e027      	b.n	80031c6 <HAL_RCC_OscConfig+0xfda>
 8003176:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800317a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800317e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003182:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003184:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003188:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	fa93 f2a3 	rbit	r2, r3
 8003192:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003196:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800319a:	601a      	str	r2, [r3, #0]
 800319c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031a0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80031a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031ae:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	fa93 f2a3 	rbit	r2, r3
 80031b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031bc:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80031c0:	601a      	str	r2, [r3, #0]
 80031c2:	4b33      	ldr	r3, [pc, #204]	@ (8003290 <HAL_RCC_OscConfig+0x10a4>)
 80031c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031ca:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80031ce:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80031d2:	6011      	str	r1, [r2, #0]
 80031d4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031d8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80031dc:	6812      	ldr	r2, [r2, #0]
 80031de:	fa92 f1a2 	rbit	r1, r2
 80031e2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031e6:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80031ea:	6011      	str	r1, [r2, #0]
  return result;
 80031ec:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031f0:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80031f4:	6812      	ldr	r2, [r2, #0]
 80031f6:	fab2 f282 	clz	r2, r2
 80031fa:	b2d2      	uxtb	r2, r2
 80031fc:	f042 0220 	orr.w	r2, r2, #32
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	f002 021f 	and.w	r2, r2, #31
 8003206:	2101      	movs	r1, #1
 8003208:	fa01 f202 	lsl.w	r2, r1, r2
 800320c:	4013      	ands	r3, r2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d182      	bne.n	8003118 <HAL_RCC_OscConfig+0xf2c>
 8003212:	e037      	b.n	8003284 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003214:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003218:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	699b      	ldr	r3, [r3, #24]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d101      	bne.n	8003228 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e02e      	b.n	8003286 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003228:	4b19      	ldr	r3, [pc, #100]	@ (8003290 <HAL_RCC_OscConfig+0x10a4>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003230:	4b17      	ldr	r3, [pc, #92]	@ (8003290 <HAL_RCC_OscConfig+0x10a4>)
 8003232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003234:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003238:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800323c:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8003240:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003244:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	69db      	ldr	r3, [r3, #28]
 800324c:	429a      	cmp	r2, r3
 800324e:	d117      	bne.n	8003280 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003250:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003254:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003258:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800325c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003264:	429a      	cmp	r2, r3
 8003266:	d10b      	bne.n	8003280 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003268:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800326c:	f003 020f 	and.w	r2, r3, #15
 8003270:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003274:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800327c:	429a      	cmp	r2, r3
 800327e:	d001      	beq.n	8003284 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e000      	b.n	8003286 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	40021000 	.word	0x40021000

08003294 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b09e      	sub	sp, #120	@ 0x78
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800329e:	2300      	movs	r3, #0
 80032a0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d101      	bne.n	80032ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e162      	b.n	8003572 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032ac:	4b90      	ldr	r3, [pc, #576]	@ (80034f0 <HAL_RCC_ClockConfig+0x25c>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0307 	and.w	r3, r3, #7
 80032b4:	683a      	ldr	r2, [r7, #0]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d910      	bls.n	80032dc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ba:	4b8d      	ldr	r3, [pc, #564]	@ (80034f0 <HAL_RCC_ClockConfig+0x25c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f023 0207 	bic.w	r2, r3, #7
 80032c2:	498b      	ldr	r1, [pc, #556]	@ (80034f0 <HAL_RCC_ClockConfig+0x25c>)
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	4313      	orrs	r3, r2
 80032c8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ca:	4b89      	ldr	r3, [pc, #548]	@ (80034f0 <HAL_RCC_ClockConfig+0x25c>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0307 	and.w	r3, r3, #7
 80032d2:	683a      	ldr	r2, [r7, #0]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d001      	beq.n	80032dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e14a      	b.n	8003572 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d008      	beq.n	80032fa <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032e8:	4b82      	ldr	r3, [pc, #520]	@ (80034f4 <HAL_RCC_ClockConfig+0x260>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	497f      	ldr	r1, [pc, #508]	@ (80034f4 <HAL_RCC_ClockConfig+0x260>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	f000 80dc 	beq.w	80034c0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d13c      	bne.n	800338a <HAL_RCC_ClockConfig+0xf6>
 8003310:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003314:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003316:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003318:	fa93 f3a3 	rbit	r3, r3
 800331c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800331e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003320:	fab3 f383 	clz	r3, r3
 8003324:	b2db      	uxtb	r3, r3
 8003326:	095b      	lsrs	r3, r3, #5
 8003328:	b2db      	uxtb	r3, r3
 800332a:	f043 0301 	orr.w	r3, r3, #1
 800332e:	b2db      	uxtb	r3, r3
 8003330:	2b01      	cmp	r3, #1
 8003332:	d102      	bne.n	800333a <HAL_RCC_ClockConfig+0xa6>
 8003334:	4b6f      	ldr	r3, [pc, #444]	@ (80034f4 <HAL_RCC_ClockConfig+0x260>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	e00f      	b.n	800335a <HAL_RCC_ClockConfig+0xc6>
 800333a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800333e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003340:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003342:	fa93 f3a3 	rbit	r3, r3
 8003346:	667b      	str	r3, [r7, #100]	@ 0x64
 8003348:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800334c:	663b      	str	r3, [r7, #96]	@ 0x60
 800334e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003350:	fa93 f3a3 	rbit	r3, r3
 8003354:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003356:	4b67      	ldr	r3, [pc, #412]	@ (80034f4 <HAL_RCC_ClockConfig+0x260>)
 8003358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800335e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003360:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003362:	fa92 f2a2 	rbit	r2, r2
 8003366:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003368:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800336a:	fab2 f282 	clz	r2, r2
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	f042 0220 	orr.w	r2, r2, #32
 8003374:	b2d2      	uxtb	r2, r2
 8003376:	f002 021f 	and.w	r2, r2, #31
 800337a:	2101      	movs	r1, #1
 800337c:	fa01 f202 	lsl.w	r2, r1, r2
 8003380:	4013      	ands	r3, r2
 8003382:	2b00      	cmp	r3, #0
 8003384:	d17b      	bne.n	800347e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e0f3      	b.n	8003572 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2b02      	cmp	r3, #2
 8003390:	d13c      	bne.n	800340c <HAL_RCC_ClockConfig+0x178>
 8003392:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003396:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003398:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800339a:	fa93 f3a3 	rbit	r3, r3
 800339e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80033a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033a2:	fab3 f383 	clz	r3, r3
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	095b      	lsrs	r3, r3, #5
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	f043 0301 	orr.w	r3, r3, #1
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d102      	bne.n	80033bc <HAL_RCC_ClockConfig+0x128>
 80033b6:	4b4f      	ldr	r3, [pc, #316]	@ (80034f4 <HAL_RCC_ClockConfig+0x260>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	e00f      	b.n	80033dc <HAL_RCC_ClockConfig+0x148>
 80033bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80033c4:	fa93 f3a3 	rbit	r3, r3
 80033c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80033ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80033d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033d2:	fa93 f3a3 	rbit	r3, r3
 80033d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033d8:	4b46      	ldr	r3, [pc, #280]	@ (80034f4 <HAL_RCC_ClockConfig+0x260>)
 80033da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033dc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80033e0:	63ba      	str	r2, [r7, #56]	@ 0x38
 80033e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80033e4:	fa92 f2a2 	rbit	r2, r2
 80033e8:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80033ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80033ec:	fab2 f282 	clz	r2, r2
 80033f0:	b2d2      	uxtb	r2, r2
 80033f2:	f042 0220 	orr.w	r2, r2, #32
 80033f6:	b2d2      	uxtb	r2, r2
 80033f8:	f002 021f 	and.w	r2, r2, #31
 80033fc:	2101      	movs	r1, #1
 80033fe:	fa01 f202 	lsl.w	r2, r1, r2
 8003402:	4013      	ands	r3, r2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d13a      	bne.n	800347e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e0b2      	b.n	8003572 <HAL_RCC_ClockConfig+0x2de>
 800340c:	2302      	movs	r3, #2
 800340e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003412:	fa93 f3a3 	rbit	r3, r3
 8003416:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800341a:	fab3 f383 	clz	r3, r3
 800341e:	b2db      	uxtb	r3, r3
 8003420:	095b      	lsrs	r3, r3, #5
 8003422:	b2db      	uxtb	r3, r3
 8003424:	f043 0301 	orr.w	r3, r3, #1
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b01      	cmp	r3, #1
 800342c:	d102      	bne.n	8003434 <HAL_RCC_ClockConfig+0x1a0>
 800342e:	4b31      	ldr	r3, [pc, #196]	@ (80034f4 <HAL_RCC_ClockConfig+0x260>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	e00d      	b.n	8003450 <HAL_RCC_ClockConfig+0x1bc>
 8003434:	2302      	movs	r3, #2
 8003436:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800343a:	fa93 f3a3 	rbit	r3, r3
 800343e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003440:	2302      	movs	r3, #2
 8003442:	623b      	str	r3, [r7, #32]
 8003444:	6a3b      	ldr	r3, [r7, #32]
 8003446:	fa93 f3a3 	rbit	r3, r3
 800344a:	61fb      	str	r3, [r7, #28]
 800344c:	4b29      	ldr	r3, [pc, #164]	@ (80034f4 <HAL_RCC_ClockConfig+0x260>)
 800344e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003450:	2202      	movs	r2, #2
 8003452:	61ba      	str	r2, [r7, #24]
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	fa92 f2a2 	rbit	r2, r2
 800345a:	617a      	str	r2, [r7, #20]
  return result;
 800345c:	697a      	ldr	r2, [r7, #20]
 800345e:	fab2 f282 	clz	r2, r2
 8003462:	b2d2      	uxtb	r2, r2
 8003464:	f042 0220 	orr.w	r2, r2, #32
 8003468:	b2d2      	uxtb	r2, r2
 800346a:	f002 021f 	and.w	r2, r2, #31
 800346e:	2101      	movs	r1, #1
 8003470:	fa01 f202 	lsl.w	r2, r1, r2
 8003474:	4013      	ands	r3, r2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d101      	bne.n	800347e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	e079      	b.n	8003572 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800347e:	4b1d      	ldr	r3, [pc, #116]	@ (80034f4 <HAL_RCC_ClockConfig+0x260>)
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f023 0203 	bic.w	r2, r3, #3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	491a      	ldr	r1, [pc, #104]	@ (80034f4 <HAL_RCC_ClockConfig+0x260>)
 800348c:	4313      	orrs	r3, r2
 800348e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003490:	f7fd fb02 	bl	8000a98 <HAL_GetTick>
 8003494:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003496:	e00a      	b.n	80034ae <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003498:	f7fd fafe 	bl	8000a98 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e061      	b.n	8003572 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ae:	4b11      	ldr	r3, [pc, #68]	@ (80034f4 <HAL_RCC_ClockConfig+0x260>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f003 020c 	and.w	r2, r3, #12
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	429a      	cmp	r2, r3
 80034be:	d1eb      	bne.n	8003498 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034c0:	4b0b      	ldr	r3, [pc, #44]	@ (80034f0 <HAL_RCC_ClockConfig+0x25c>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0307 	and.w	r3, r3, #7
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d214      	bcs.n	80034f8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ce:	4b08      	ldr	r3, [pc, #32]	@ (80034f0 <HAL_RCC_ClockConfig+0x25c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f023 0207 	bic.w	r2, r3, #7
 80034d6:	4906      	ldr	r1, [pc, #24]	@ (80034f0 <HAL_RCC_ClockConfig+0x25c>)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	4313      	orrs	r3, r2
 80034dc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034de:	4b04      	ldr	r3, [pc, #16]	@ (80034f0 <HAL_RCC_ClockConfig+0x25c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d005      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e040      	b.n	8003572 <HAL_RCC_ClockConfig+0x2de>
 80034f0:	40022000 	.word	0x40022000
 80034f4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	2b00      	cmp	r3, #0
 8003502:	d008      	beq.n	8003516 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003504:	4b1d      	ldr	r3, [pc, #116]	@ (800357c <HAL_RCC_ClockConfig+0x2e8>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	491a      	ldr	r1, [pc, #104]	@ (800357c <HAL_RCC_ClockConfig+0x2e8>)
 8003512:	4313      	orrs	r3, r2
 8003514:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0308 	and.w	r3, r3, #8
 800351e:	2b00      	cmp	r3, #0
 8003520:	d009      	beq.n	8003536 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003522:	4b16      	ldr	r3, [pc, #88]	@ (800357c <HAL_RCC_ClockConfig+0x2e8>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	4912      	ldr	r1, [pc, #72]	@ (800357c <HAL_RCC_ClockConfig+0x2e8>)
 8003532:	4313      	orrs	r3, r2
 8003534:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003536:	f000 f829 	bl	800358c <HAL_RCC_GetSysClockFreq>
 800353a:	4601      	mov	r1, r0
 800353c:	4b0f      	ldr	r3, [pc, #60]	@ (800357c <HAL_RCC_ClockConfig+0x2e8>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003544:	22f0      	movs	r2, #240	@ 0xf0
 8003546:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	fa92 f2a2 	rbit	r2, r2
 800354e:	60fa      	str	r2, [r7, #12]
  return result;
 8003550:	68fa      	ldr	r2, [r7, #12]
 8003552:	fab2 f282 	clz	r2, r2
 8003556:	b2d2      	uxtb	r2, r2
 8003558:	40d3      	lsrs	r3, r2
 800355a:	4a09      	ldr	r2, [pc, #36]	@ (8003580 <HAL_RCC_ClockConfig+0x2ec>)
 800355c:	5cd3      	ldrb	r3, [r2, r3]
 800355e:	fa21 f303 	lsr.w	r3, r1, r3
 8003562:	4a08      	ldr	r2, [pc, #32]	@ (8003584 <HAL_RCC_ClockConfig+0x2f0>)
 8003564:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003566:	4b08      	ldr	r3, [pc, #32]	@ (8003588 <HAL_RCC_ClockConfig+0x2f4>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4618      	mov	r0, r3
 800356c:	f7fd fa50 	bl	8000a10 <HAL_InitTick>
  
  return HAL_OK;
 8003570:	2300      	movs	r3, #0
}
 8003572:	4618      	mov	r0, r3
 8003574:	3778      	adds	r7, #120	@ 0x78
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	40021000 	.word	0x40021000
 8003580:	08004e3c 	.word	0x08004e3c
 8003584:	20000000 	.word	0x20000000
 8003588:	20000004 	.word	0x20000004

0800358c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800358c:	b480      	push	{r7}
 800358e:	b087      	sub	sp, #28
 8003590:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
 8003596:	2300      	movs	r3, #0
 8003598:	60bb      	str	r3, [r7, #8]
 800359a:	2300      	movs	r3, #0
 800359c:	617b      	str	r3, [r7, #20]
 800359e:	2300      	movs	r3, #0
 80035a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80035a6:	4b1f      	ldr	r3, [pc, #124]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x98>)
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f003 030c 	and.w	r3, r3, #12
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	d002      	beq.n	80035bc <HAL_RCC_GetSysClockFreq+0x30>
 80035b6:	2b08      	cmp	r3, #8
 80035b8:	d003      	beq.n	80035c2 <HAL_RCC_GetSysClockFreq+0x36>
 80035ba:	e029      	b.n	8003610 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003628 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035be:	613b      	str	r3, [r7, #16]
      break;
 80035c0:	e029      	b.n	8003616 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	0c9b      	lsrs	r3, r3, #18
 80035c6:	f003 030f 	and.w	r3, r3, #15
 80035ca:	4a18      	ldr	r2, [pc, #96]	@ (800362c <HAL_RCC_GetSysClockFreq+0xa0>)
 80035cc:	5cd3      	ldrb	r3, [r2, r3]
 80035ce:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80035d0:	4b14      	ldr	r3, [pc, #80]	@ (8003624 <HAL_RCC_GetSysClockFreq+0x98>)
 80035d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d4:	f003 030f 	and.w	r3, r3, #15
 80035d8:	4a15      	ldr	r2, [pc, #84]	@ (8003630 <HAL_RCC_GetSysClockFreq+0xa4>)
 80035da:	5cd3      	ldrb	r3, [r2, r3]
 80035dc:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d008      	beq.n	80035fa <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80035e8:	4a0f      	ldr	r2, [pc, #60]	@ (8003628 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	fb02 f303 	mul.w	r3, r2, r3
 80035f6:	617b      	str	r3, [r7, #20]
 80035f8:	e007      	b.n	800360a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80035fa:	4a0b      	ldr	r2, [pc, #44]	@ (8003628 <HAL_RCC_GetSysClockFreq+0x9c>)
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	fb02 f303 	mul.w	r3, r2, r3
 8003608:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	613b      	str	r3, [r7, #16]
      break;
 800360e:	e002      	b.n	8003616 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003610:	4b05      	ldr	r3, [pc, #20]	@ (8003628 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003612:	613b      	str	r3, [r7, #16]
      break;
 8003614:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003616:	693b      	ldr	r3, [r7, #16]
}
 8003618:	4618      	mov	r0, r3
 800361a:	371c      	adds	r7, #28
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr
 8003624:	40021000 	.word	0x40021000
 8003628:	007a1200 	.word	0x007a1200
 800362c:	08004e54 	.word	0x08004e54
 8003630:	08004e64 	.word	0x08004e64

08003634 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003638:	4b03      	ldr	r3, [pc, #12]	@ (8003648 <HAL_RCC_GetHCLKFreq+0x14>)
 800363a:	681b      	ldr	r3, [r3, #0]
}
 800363c:	4618      	mov	r0, r3
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	20000000 	.word	0x20000000

0800364c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003652:	f7ff ffef 	bl	8003634 <HAL_RCC_GetHCLKFreq>
 8003656:	4601      	mov	r1, r0
 8003658:	4b0b      	ldr	r3, [pc, #44]	@ (8003688 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003660:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003664:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	fa92 f2a2 	rbit	r2, r2
 800366c:	603a      	str	r2, [r7, #0]
  return result;
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	fab2 f282 	clz	r2, r2
 8003674:	b2d2      	uxtb	r2, r2
 8003676:	40d3      	lsrs	r3, r2
 8003678:	4a04      	ldr	r2, [pc, #16]	@ (800368c <HAL_RCC_GetPCLK1Freq+0x40>)
 800367a:	5cd3      	ldrb	r3, [r2, r3]
 800367c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003680:	4618      	mov	r0, r3
 8003682:	3708      	adds	r7, #8
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	40021000 	.word	0x40021000
 800368c:	08004e4c 	.word	0x08004e4c

08003690 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003696:	f7ff ffcd 	bl	8003634 <HAL_RCC_GetHCLKFreq>
 800369a:	4601      	mov	r1, r0
 800369c:	4b0b      	ldr	r3, [pc, #44]	@ (80036cc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80036a4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80036a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	fa92 f2a2 	rbit	r2, r2
 80036b0:	603a      	str	r2, [r7, #0]
  return result;
 80036b2:	683a      	ldr	r2, [r7, #0]
 80036b4:	fab2 f282 	clz	r2, r2
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	40d3      	lsrs	r3, r2
 80036bc:	4a04      	ldr	r2, [pc, #16]	@ (80036d0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80036be:	5cd3      	ldrb	r3, [r2, r3]
 80036c0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80036c4:	4618      	mov	r0, r3
 80036c6:	3708      	adds	r7, #8
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40021000 	.word	0x40021000
 80036d0:	08004e4c 	.word	0x08004e4c

080036d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b092      	sub	sp, #72	@ 0x48
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036dc:	2300      	movs	r3, #0
 80036de:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80036e0:	2300      	movs	r3, #0
 80036e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80036e4:	2300      	movs	r3, #0
 80036e6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	f000 80d4 	beq.w	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036f8:	4b4e      	ldr	r3, [pc, #312]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d10e      	bne.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003704:	4b4b      	ldr	r3, [pc, #300]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003706:	69db      	ldr	r3, [r3, #28]
 8003708:	4a4a      	ldr	r2, [pc, #296]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800370a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800370e:	61d3      	str	r3, [r2, #28]
 8003710:	4b48      	ldr	r3, [pc, #288]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003712:	69db      	ldr	r3, [r3, #28]
 8003714:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003718:	60bb      	str	r3, [r7, #8]
 800371a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800371c:	2301      	movs	r3, #1
 800371e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003722:	4b45      	ldr	r3, [pc, #276]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800372a:	2b00      	cmp	r3, #0
 800372c:	d118      	bne.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800372e:	4b42      	ldr	r3, [pc, #264]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a41      	ldr	r2, [pc, #260]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003734:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003738:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800373a:	f7fd f9ad 	bl	8000a98 <HAL_GetTick>
 800373e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003740:	e008      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003742:	f7fd f9a9 	bl	8000a98 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	2b64      	cmp	r3, #100	@ 0x64
 800374e:	d901      	bls.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e1d6      	b.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003754:	4b38      	ldr	r3, [pc, #224]	@ (8003838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800375c:	2b00      	cmp	r3, #0
 800375e:	d0f0      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003760:	4b34      	ldr	r3, [pc, #208]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003768:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800376a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 8084 	beq.w	800387a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800377a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800377c:	429a      	cmp	r2, r3
 800377e:	d07c      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003780:	4b2c      	ldr	r3, [pc, #176]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003788:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800378a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800378e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003792:	fa93 f3a3 	rbit	r3, r3
 8003796:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800379a:	fab3 f383 	clz	r3, r3
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	461a      	mov	r2, r3
 80037a2:	4b26      	ldr	r3, [pc, #152]	@ (800383c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037a4:	4413      	add	r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	461a      	mov	r2, r3
 80037aa:	2301      	movs	r3, #1
 80037ac:	6013      	str	r3, [r2, #0]
 80037ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80037b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b6:	fa93 f3a3 	rbit	r3, r3
 80037ba:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80037bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037be:	fab3 f383 	clz	r3, r3
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	461a      	mov	r2, r3
 80037c6:	4b1d      	ldr	r3, [pc, #116]	@ (800383c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037c8:	4413      	add	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	461a      	mov	r2, r3
 80037ce:	2300      	movs	r3, #0
 80037d0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037d2:	4a18      	ldr	r2, [pc, #96]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037d6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d04b      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e2:	f7fd f959 	bl	8000a98 <HAL_GetTick>
 80037e6:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e8:	e00a      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ea:	f7fd f955 	bl	8000a98 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d901      	bls.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e180      	b.n	8003b02 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003800:	2302      	movs	r3, #2
 8003802:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003806:	fa93 f3a3 	rbit	r3, r3
 800380a:	627b      	str	r3, [r7, #36]	@ 0x24
 800380c:	2302      	movs	r3, #2
 800380e:	623b      	str	r3, [r7, #32]
 8003810:	6a3b      	ldr	r3, [r7, #32]
 8003812:	fa93 f3a3 	rbit	r3, r3
 8003816:	61fb      	str	r3, [r7, #28]
  return result;
 8003818:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800381a:	fab3 f383 	clz	r3, r3
 800381e:	b2db      	uxtb	r3, r3
 8003820:	095b      	lsrs	r3, r3, #5
 8003822:	b2db      	uxtb	r3, r3
 8003824:	f043 0302 	orr.w	r3, r3, #2
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b02      	cmp	r3, #2
 800382c:	d108      	bne.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800382e:	4b01      	ldr	r3, [pc, #4]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003830:	6a1b      	ldr	r3, [r3, #32]
 8003832:	e00d      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003834:	40021000 	.word	0x40021000
 8003838:	40007000 	.word	0x40007000
 800383c:	10908100 	.word	0x10908100
 8003840:	2302      	movs	r3, #2
 8003842:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	fa93 f3a3 	rbit	r3, r3
 800384a:	617b      	str	r3, [r7, #20]
 800384c:	4b9a      	ldr	r3, [pc, #616]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800384e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003850:	2202      	movs	r2, #2
 8003852:	613a      	str	r2, [r7, #16]
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	fa92 f2a2 	rbit	r2, r2
 800385a:	60fa      	str	r2, [r7, #12]
  return result;
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	fab2 f282 	clz	r2, r2
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003868:	b2d2      	uxtb	r2, r2
 800386a:	f002 021f 	and.w	r2, r2, #31
 800386e:	2101      	movs	r1, #1
 8003870:	fa01 f202 	lsl.w	r2, r1, r2
 8003874:	4013      	ands	r3, r2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d0b7      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800387a:	4b8f      	ldr	r3, [pc, #572]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800387c:	6a1b      	ldr	r3, [r3, #32]
 800387e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	498c      	ldr	r1, [pc, #560]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003888:	4313      	orrs	r3, r2
 800388a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800388c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003890:	2b01      	cmp	r3, #1
 8003892:	d105      	bne.n	80038a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003894:	4b88      	ldr	r3, [pc, #544]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003896:	69db      	ldr	r3, [r3, #28]
 8003898:	4a87      	ldr	r2, [pc, #540]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800389a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800389e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0301 	and.w	r3, r3, #1
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d008      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80038ac:	4b82      	ldr	r3, [pc, #520]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b0:	f023 0203 	bic.w	r2, r3, #3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	497f      	ldr	r1, [pc, #508]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f003 0302 	and.w	r3, r3, #2
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d008      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80038ca:	4b7b      	ldr	r3, [pc, #492]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ce:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	4978      	ldr	r1, [pc, #480]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0304 	and.w	r3, r3, #4
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d008      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038e8:	4b73      	ldr	r3, [pc, #460]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ec:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	691b      	ldr	r3, [r3, #16]
 80038f4:	4970      	ldr	r1, [pc, #448]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038f6:	4313      	orrs	r3, r2
 80038f8:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0320 	and.w	r3, r3, #32
 8003902:	2b00      	cmp	r3, #0
 8003904:	d008      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003906:	4b6c      	ldr	r3, [pc, #432]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390a:	f023 0210 	bic.w	r2, r3, #16
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	69db      	ldr	r3, [r3, #28]
 8003912:	4969      	ldr	r1, [pc, #420]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003914:	4313      	orrs	r3, r2
 8003916:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d008      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003924:	4b64      	ldr	r3, [pc, #400]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003930:	4961      	ldr	r1, [pc, #388]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003932:	4313      	orrs	r3, r2
 8003934:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800393e:	2b00      	cmp	r3, #0
 8003940:	d008      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003942:	4b5d      	ldr	r3, [pc, #372]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003946:	f023 0220 	bic.w	r2, r3, #32
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	495a      	ldr	r1, [pc, #360]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003950:	4313      	orrs	r3, r2
 8003952:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d008      	beq.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003960:	4b55      	ldr	r3, [pc, #340]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003964:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396c:	4952      	ldr	r1, [pc, #328]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800396e:	4313      	orrs	r3, r2
 8003970:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0308 	and.w	r3, r3, #8
 800397a:	2b00      	cmp	r3, #0
 800397c:	d008      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800397e:	4b4e      	ldr	r3, [pc, #312]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003982:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	494b      	ldr	r1, [pc, #300]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800398c:	4313      	orrs	r3, r2
 800398e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0310 	and.w	r3, r3, #16
 8003998:	2b00      	cmp	r3, #0
 800399a:	d008      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800399c:	4b46      	ldr	r3, [pc, #280]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800399e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	4943      	ldr	r1, [pc, #268]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d008      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80039ba:	4b3f      	ldr	r3, [pc, #252]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c6:	493c      	ldr	r1, [pc, #240]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80039c8:	4313      	orrs	r3, r2
 80039ca:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d008      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80039d8:	4b37      	ldr	r3, [pc, #220]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80039da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039dc:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e4:	4934      	ldr	r1, [pc, #208]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d008      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80039f6:	4b30      	ldr	r3, [pc, #192]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80039f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039fa:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a02:	492d      	ldr	r1, [pc, #180]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d008      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003a14:	4b28      	ldr	r3, [pc, #160]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a20:	4925      	ldr	r1, [pc, #148]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d008      	beq.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003a32:	4b21      	ldr	r3, [pc, #132]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a36:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3e:	491e      	ldr	r1, [pc, #120]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d008      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003a50:	4b19      	ldr	r3, [pc, #100]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a54:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a5c:	4916      	ldr	r1, [pc, #88]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d008      	beq.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003a6e:	4b12      	ldr	r3, [pc, #72]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a72:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a7a:	490f      	ldr	r1, [pc, #60]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d008      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003a8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a90:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a98:	4907      	ldr	r1, [pc, #28]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00c      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003aaa:	4b03      	ldr	r3, [pc, #12]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aae:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	e002      	b.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8003ab6:	bf00      	nop
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003abe:	4913      	ldr	r1, [pc, #76]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d008      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003ad0:	4b0e      	ldr	r3, [pc, #56]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003adc:	490b      	ldr	r1, [pc, #44]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d008      	beq.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003aee:	4b07      	ldr	r3, [pc, #28]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003afa:	4904      	ldr	r1, [pc, #16]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3748      	adds	r7, #72	@ 0x48
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40021000 	.word	0x40021000

08003b10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b082      	sub	sp, #8
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e040      	b.n	8003ba4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d106      	bne.n	8003b38 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7fc fe72 	bl	800081c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2224      	movs	r2, #36	@ 0x24
 8003b3c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 0201 	bic.w	r2, r2, #1
 8003b4c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d002      	beq.n	8003b5c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 fa86 	bl	8004068 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 f8af 	bl	8003cc0 <UART_SetConfig>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d101      	bne.n	8003b6c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e01b      	b.n	8003ba4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685a      	ldr	r2, [r3, #4]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003b7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 0201 	orr.w	r2, r2, #1
 8003b9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 fb05 	bl	80041ac <UART_CheckIdleState>
 8003ba2:	4603      	mov	r3, r0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b08a      	sub	sp, #40	@ 0x28
 8003bb0:	af02      	add	r7, sp, #8
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	603b      	str	r3, [r7, #0]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003bc0:	2b20      	cmp	r3, #32
 8003bc2:	d177      	bne.n	8003cb4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d002      	beq.n	8003bd0 <HAL_UART_Transmit+0x24>
 8003bca:	88fb      	ldrh	r3, [r7, #6]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d101      	bne.n	8003bd4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e070      	b.n	8003cb6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2221      	movs	r2, #33	@ 0x21
 8003be0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003be2:	f7fc ff59 	bl	8000a98 <HAL_GetTick>
 8003be6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	88fa      	ldrh	r2, [r7, #6]
 8003bec:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	88fa      	ldrh	r2, [r7, #6]
 8003bf4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c00:	d108      	bne.n	8003c14 <HAL_UART_Transmit+0x68>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d104      	bne.n	8003c14 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	61bb      	str	r3, [r7, #24]
 8003c12:	e003      	b.n	8003c1c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c1c:	e02f      	b.n	8003c7e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	9300      	str	r3, [sp, #0]
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	2200      	movs	r2, #0
 8003c26:	2180      	movs	r1, #128	@ 0x80
 8003c28:	68f8      	ldr	r0, [r7, #12]
 8003c2a:	f000 fb67 	bl	80042fc <UART_WaitOnFlagUntilTimeout>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d004      	beq.n	8003c3e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2220      	movs	r2, #32
 8003c38:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003c3a:	2303      	movs	r3, #3
 8003c3c:	e03b      	b.n	8003cb6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d10b      	bne.n	8003c5c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	881a      	ldrh	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c50:	b292      	uxth	r2, r2
 8003c52:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	3302      	adds	r3, #2
 8003c58:	61bb      	str	r3, [r7, #24]
 8003c5a:	e007      	b.n	8003c6c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	781a      	ldrb	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	3301      	adds	r3, #1
 8003c6a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	3b01      	subs	r3, #1
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1c9      	bne.n	8003c1e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	2200      	movs	r2, #0
 8003c92:	2140      	movs	r1, #64	@ 0x40
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 fb31 	bl	80042fc <UART_WaitOnFlagUntilTimeout>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d004      	beq.n	8003caa <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e005      	b.n	8003cb6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2220      	movs	r2, #32
 8003cae:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	e000      	b.n	8003cb6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003cb4:	2302      	movs	r3, #2
  }
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3720      	adds	r7, #32
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
	...

08003cc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b088      	sub	sp, #32
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689a      	ldr	r2, [r3, #8]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	431a      	orrs	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	69db      	ldr	r3, [r3, #28]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	4b92      	ldr	r3, [pc, #584]	@ (8003f34 <UART_SetConfig+0x274>)
 8003cec:	4013      	ands	r3, r2
 8003cee:	687a      	ldr	r2, [r7, #4]
 8003cf0:	6812      	ldr	r2, [r2, #0]
 8003cf2:	6979      	ldr	r1, [r7, #20]
 8003cf4:	430b      	orrs	r3, r1
 8003cf6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	68da      	ldr	r2, [r3, #12]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	697a      	ldr	r2, [r7, #20]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	697a      	ldr	r2, [r7, #20]
 8003d2e:	430a      	orrs	r2, r1
 8003d30:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a80      	ldr	r2, [pc, #512]	@ (8003f38 <UART_SetConfig+0x278>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d120      	bne.n	8003d7e <UART_SetConfig+0xbe>
 8003d3c:	4b7f      	ldr	r3, [pc, #508]	@ (8003f3c <UART_SetConfig+0x27c>)
 8003d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d40:	f003 0303 	and.w	r3, r3, #3
 8003d44:	2b03      	cmp	r3, #3
 8003d46:	d817      	bhi.n	8003d78 <UART_SetConfig+0xb8>
 8003d48:	a201      	add	r2, pc, #4	@ (adr r2, 8003d50 <UART_SetConfig+0x90>)
 8003d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d4e:	bf00      	nop
 8003d50:	08003d61 	.word	0x08003d61
 8003d54:	08003d6d 	.word	0x08003d6d
 8003d58:	08003d73 	.word	0x08003d73
 8003d5c:	08003d67 	.word	0x08003d67
 8003d60:	2301      	movs	r3, #1
 8003d62:	77fb      	strb	r3, [r7, #31]
 8003d64:	e0b5      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003d66:	2302      	movs	r3, #2
 8003d68:	77fb      	strb	r3, [r7, #31]
 8003d6a:	e0b2      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003d6c:	2304      	movs	r3, #4
 8003d6e:	77fb      	strb	r3, [r7, #31]
 8003d70:	e0af      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003d72:	2308      	movs	r3, #8
 8003d74:	77fb      	strb	r3, [r7, #31]
 8003d76:	e0ac      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003d78:	2310      	movs	r3, #16
 8003d7a:	77fb      	strb	r3, [r7, #31]
 8003d7c:	e0a9      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a6f      	ldr	r2, [pc, #444]	@ (8003f40 <UART_SetConfig+0x280>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d124      	bne.n	8003dd2 <UART_SetConfig+0x112>
 8003d88:	4b6c      	ldr	r3, [pc, #432]	@ (8003f3c <UART_SetConfig+0x27c>)
 8003d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d90:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d94:	d011      	beq.n	8003dba <UART_SetConfig+0xfa>
 8003d96:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d9a:	d817      	bhi.n	8003dcc <UART_SetConfig+0x10c>
 8003d9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003da0:	d011      	beq.n	8003dc6 <UART_SetConfig+0x106>
 8003da2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003da6:	d811      	bhi.n	8003dcc <UART_SetConfig+0x10c>
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d003      	beq.n	8003db4 <UART_SetConfig+0xf4>
 8003dac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003db0:	d006      	beq.n	8003dc0 <UART_SetConfig+0x100>
 8003db2:	e00b      	b.n	8003dcc <UART_SetConfig+0x10c>
 8003db4:	2300      	movs	r3, #0
 8003db6:	77fb      	strb	r3, [r7, #31]
 8003db8:	e08b      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003dba:	2302      	movs	r3, #2
 8003dbc:	77fb      	strb	r3, [r7, #31]
 8003dbe:	e088      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003dc0:	2304      	movs	r3, #4
 8003dc2:	77fb      	strb	r3, [r7, #31]
 8003dc4:	e085      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003dc6:	2308      	movs	r3, #8
 8003dc8:	77fb      	strb	r3, [r7, #31]
 8003dca:	e082      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003dcc:	2310      	movs	r3, #16
 8003dce:	77fb      	strb	r3, [r7, #31]
 8003dd0:	e07f      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a5b      	ldr	r2, [pc, #364]	@ (8003f44 <UART_SetConfig+0x284>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d124      	bne.n	8003e26 <UART_SetConfig+0x166>
 8003ddc:	4b57      	ldr	r3, [pc, #348]	@ (8003f3c <UART_SetConfig+0x27c>)
 8003dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003de4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003de8:	d011      	beq.n	8003e0e <UART_SetConfig+0x14e>
 8003dea:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003dee:	d817      	bhi.n	8003e20 <UART_SetConfig+0x160>
 8003df0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003df4:	d011      	beq.n	8003e1a <UART_SetConfig+0x15a>
 8003df6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003dfa:	d811      	bhi.n	8003e20 <UART_SetConfig+0x160>
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d003      	beq.n	8003e08 <UART_SetConfig+0x148>
 8003e00:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e04:	d006      	beq.n	8003e14 <UART_SetConfig+0x154>
 8003e06:	e00b      	b.n	8003e20 <UART_SetConfig+0x160>
 8003e08:	2300      	movs	r3, #0
 8003e0a:	77fb      	strb	r3, [r7, #31]
 8003e0c:	e061      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003e0e:	2302      	movs	r3, #2
 8003e10:	77fb      	strb	r3, [r7, #31]
 8003e12:	e05e      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003e14:	2304      	movs	r3, #4
 8003e16:	77fb      	strb	r3, [r7, #31]
 8003e18:	e05b      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003e1a:	2308      	movs	r3, #8
 8003e1c:	77fb      	strb	r3, [r7, #31]
 8003e1e:	e058      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003e20:	2310      	movs	r3, #16
 8003e22:	77fb      	strb	r3, [r7, #31]
 8003e24:	e055      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a47      	ldr	r2, [pc, #284]	@ (8003f48 <UART_SetConfig+0x288>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d124      	bne.n	8003e7a <UART_SetConfig+0x1ba>
 8003e30:	4b42      	ldr	r3, [pc, #264]	@ (8003f3c <UART_SetConfig+0x27c>)
 8003e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e34:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003e38:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e3c:	d011      	beq.n	8003e62 <UART_SetConfig+0x1a2>
 8003e3e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e42:	d817      	bhi.n	8003e74 <UART_SetConfig+0x1b4>
 8003e44:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e48:	d011      	beq.n	8003e6e <UART_SetConfig+0x1ae>
 8003e4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e4e:	d811      	bhi.n	8003e74 <UART_SetConfig+0x1b4>
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d003      	beq.n	8003e5c <UART_SetConfig+0x19c>
 8003e54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e58:	d006      	beq.n	8003e68 <UART_SetConfig+0x1a8>
 8003e5a:	e00b      	b.n	8003e74 <UART_SetConfig+0x1b4>
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	77fb      	strb	r3, [r7, #31]
 8003e60:	e037      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003e62:	2302      	movs	r3, #2
 8003e64:	77fb      	strb	r3, [r7, #31]
 8003e66:	e034      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003e68:	2304      	movs	r3, #4
 8003e6a:	77fb      	strb	r3, [r7, #31]
 8003e6c:	e031      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003e6e:	2308      	movs	r3, #8
 8003e70:	77fb      	strb	r3, [r7, #31]
 8003e72:	e02e      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003e74:	2310      	movs	r3, #16
 8003e76:	77fb      	strb	r3, [r7, #31]
 8003e78:	e02b      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a33      	ldr	r2, [pc, #204]	@ (8003f4c <UART_SetConfig+0x28c>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d124      	bne.n	8003ece <UART_SetConfig+0x20e>
 8003e84:	4b2d      	ldr	r3, [pc, #180]	@ (8003f3c <UART_SetConfig+0x27c>)
 8003e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e88:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003e8c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e90:	d011      	beq.n	8003eb6 <UART_SetConfig+0x1f6>
 8003e92:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003e96:	d817      	bhi.n	8003ec8 <UART_SetConfig+0x208>
 8003e98:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003e9c:	d011      	beq.n	8003ec2 <UART_SetConfig+0x202>
 8003e9e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003ea2:	d811      	bhi.n	8003ec8 <UART_SetConfig+0x208>
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <UART_SetConfig+0x1f0>
 8003ea8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003eac:	d006      	beq.n	8003ebc <UART_SetConfig+0x1fc>
 8003eae:	e00b      	b.n	8003ec8 <UART_SetConfig+0x208>
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	77fb      	strb	r3, [r7, #31]
 8003eb4:	e00d      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	77fb      	strb	r3, [r7, #31]
 8003eba:	e00a      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003ebc:	2304      	movs	r3, #4
 8003ebe:	77fb      	strb	r3, [r7, #31]
 8003ec0:	e007      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003ec2:	2308      	movs	r3, #8
 8003ec4:	77fb      	strb	r3, [r7, #31]
 8003ec6:	e004      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003ec8:	2310      	movs	r3, #16
 8003eca:	77fb      	strb	r3, [r7, #31]
 8003ecc:	e001      	b.n	8003ed2 <UART_SetConfig+0x212>
 8003ece:	2310      	movs	r3, #16
 8003ed0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003eda:	d16b      	bne.n	8003fb4 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003edc:	7ffb      	ldrb	r3, [r7, #31]
 8003ede:	2b08      	cmp	r3, #8
 8003ee0:	d838      	bhi.n	8003f54 <UART_SetConfig+0x294>
 8003ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee8 <UART_SetConfig+0x228>)
 8003ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee8:	08003f0d 	.word	0x08003f0d
 8003eec:	08003f15 	.word	0x08003f15
 8003ef0:	08003f1d 	.word	0x08003f1d
 8003ef4:	08003f55 	.word	0x08003f55
 8003ef8:	08003f23 	.word	0x08003f23
 8003efc:	08003f55 	.word	0x08003f55
 8003f00:	08003f55 	.word	0x08003f55
 8003f04:	08003f55 	.word	0x08003f55
 8003f08:	08003f2b 	.word	0x08003f2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f0c:	f7ff fb9e 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 8003f10:	61b8      	str	r0, [r7, #24]
        break;
 8003f12:	e024      	b.n	8003f5e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f14:	f7ff fbbc 	bl	8003690 <HAL_RCC_GetPCLK2Freq>
 8003f18:	61b8      	str	r0, [r7, #24]
        break;
 8003f1a:	e020      	b.n	8003f5e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f50 <UART_SetConfig+0x290>)
 8003f1e:	61bb      	str	r3, [r7, #24]
        break;
 8003f20:	e01d      	b.n	8003f5e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f22:	f7ff fb33 	bl	800358c <HAL_RCC_GetSysClockFreq>
 8003f26:	61b8      	str	r0, [r7, #24]
        break;
 8003f28:	e019      	b.n	8003f5e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f2e:	61bb      	str	r3, [r7, #24]
        break;
 8003f30:	e015      	b.n	8003f5e <UART_SetConfig+0x29e>
 8003f32:	bf00      	nop
 8003f34:	efff69f3 	.word	0xefff69f3
 8003f38:	40013800 	.word	0x40013800
 8003f3c:	40021000 	.word	0x40021000
 8003f40:	40004400 	.word	0x40004400
 8003f44:	40004800 	.word	0x40004800
 8003f48:	40004c00 	.word	0x40004c00
 8003f4c:	40005000 	.word	0x40005000
 8003f50:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003f54:	2300      	movs	r3, #0
 8003f56:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	77bb      	strb	r3, [r7, #30]
        break;
 8003f5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d073      	beq.n	800404c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	005a      	lsls	r2, r3, #1
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	085b      	lsrs	r3, r3, #1
 8003f6e:	441a      	add	r2, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f78:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	2b0f      	cmp	r3, #15
 8003f7e:	d916      	bls.n	8003fae <UART_SetConfig+0x2ee>
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f86:	d212      	bcs.n	8003fae <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	f023 030f 	bic.w	r3, r3, #15
 8003f90:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	085b      	lsrs	r3, r3, #1
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	f003 0307 	and.w	r3, r3, #7
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	89fb      	ldrh	r3, [r7, #14]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	89fa      	ldrh	r2, [r7, #14]
 8003faa:	60da      	str	r2, [r3, #12]
 8003fac:	e04e      	b.n	800404c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	77bb      	strb	r3, [r7, #30]
 8003fb2:	e04b      	b.n	800404c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003fb4:	7ffb      	ldrb	r3, [r7, #31]
 8003fb6:	2b08      	cmp	r3, #8
 8003fb8:	d827      	bhi.n	800400a <UART_SetConfig+0x34a>
 8003fba:	a201      	add	r2, pc, #4	@ (adr r2, 8003fc0 <UART_SetConfig+0x300>)
 8003fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fc0:	08003fe5 	.word	0x08003fe5
 8003fc4:	08003fed 	.word	0x08003fed
 8003fc8:	08003ff5 	.word	0x08003ff5
 8003fcc:	0800400b 	.word	0x0800400b
 8003fd0:	08003ffb 	.word	0x08003ffb
 8003fd4:	0800400b 	.word	0x0800400b
 8003fd8:	0800400b 	.word	0x0800400b
 8003fdc:	0800400b 	.word	0x0800400b
 8003fe0:	08004003 	.word	0x08004003
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fe4:	f7ff fb32 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 8003fe8:	61b8      	str	r0, [r7, #24]
        break;
 8003fea:	e013      	b.n	8004014 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fec:	f7ff fb50 	bl	8003690 <HAL_RCC_GetPCLK2Freq>
 8003ff0:	61b8      	str	r0, [r7, #24]
        break;
 8003ff2:	e00f      	b.n	8004014 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ff4:	4b1b      	ldr	r3, [pc, #108]	@ (8004064 <UART_SetConfig+0x3a4>)
 8003ff6:	61bb      	str	r3, [r7, #24]
        break;
 8003ff8:	e00c      	b.n	8004014 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ffa:	f7ff fac7 	bl	800358c <HAL_RCC_GetSysClockFreq>
 8003ffe:	61b8      	str	r0, [r7, #24]
        break;
 8004000:	e008      	b.n	8004014 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004006:	61bb      	str	r3, [r7, #24]
        break;
 8004008:	e004      	b.n	8004014 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800400a:	2300      	movs	r3, #0
 800400c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	77bb      	strb	r3, [r7, #30]
        break;
 8004012:	bf00      	nop
    }

    if (pclk != 0U)
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d018      	beq.n	800404c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	085a      	lsrs	r2, r3, #1
 8004020:	69bb      	ldr	r3, [r7, #24]
 8004022:	441a      	add	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	fbb2 f3f3 	udiv	r3, r2, r3
 800402c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	2b0f      	cmp	r3, #15
 8004032:	d909      	bls.n	8004048 <UART_SetConfig+0x388>
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800403a:	d205      	bcs.n	8004048 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	b29a      	uxth	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	60da      	str	r2, [r3, #12]
 8004046:	e001      	b.n	800404c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004058:	7fbb      	ldrb	r3, [r7, #30]
}
 800405a:	4618      	mov	r0, r3
 800405c:	3720      	adds	r7, #32
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	007a1200 	.word	0x007a1200

08004068 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004074:	f003 0308 	and.w	r3, r3, #8
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00a      	beq.n	8004092 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	430a      	orrs	r2, r1
 8004090:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00a      	beq.n	80040b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	430a      	orrs	r2, r1
 80040b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b8:	f003 0302 	and.w	r3, r3, #2
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d00a      	beq.n	80040d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	430a      	orrs	r2, r1
 80040d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040da:	f003 0304 	and.w	r3, r3, #4
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00a      	beq.n	80040f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	430a      	orrs	r2, r1
 80040f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040fc:	f003 0310 	and.w	r3, r3, #16
 8004100:	2b00      	cmp	r3, #0
 8004102:	d00a      	beq.n	800411a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	430a      	orrs	r2, r1
 8004118:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411e:	f003 0320 	and.w	r3, r3, #32
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00a      	beq.n	800413c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	430a      	orrs	r2, r1
 800413a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004144:	2b00      	cmp	r3, #0
 8004146:	d01a      	beq.n	800417e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	430a      	orrs	r2, r1
 800415c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004162:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004166:	d10a      	bne.n	800417e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	430a      	orrs	r2, r1
 800417c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00a      	beq.n	80041a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	430a      	orrs	r2, r1
 800419e:	605a      	str	r2, [r3, #4]
  }
}
 80041a0:	bf00      	nop
 80041a2:	370c      	adds	r7, #12
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b098      	sub	sp, #96	@ 0x60
 80041b0:	af02      	add	r7, sp, #8
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041bc:	f7fc fc6c 	bl	8000a98 <HAL_GetTick>
 80041c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0308 	and.w	r3, r3, #8
 80041cc:	2b08      	cmp	r3, #8
 80041ce:	d12e      	bne.n	800422e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041d8:	2200      	movs	r2, #0
 80041da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 f88c 	bl	80042fc <UART_WaitOnFlagUntilTimeout>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d021      	beq.n	800422e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041f2:	e853 3f00 	ldrex	r3, [r3]
 80041f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	461a      	mov	r2, r3
 8004206:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004208:	647b      	str	r3, [r7, #68]	@ 0x44
 800420a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800420c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800420e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004210:	e841 2300 	strex	r3, r2, [r1]
 8004214:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004218:	2b00      	cmp	r3, #0
 800421a:	d1e6      	bne.n	80041ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2220      	movs	r2, #32
 8004220:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e062      	b.n	80042f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0304 	and.w	r3, r3, #4
 8004238:	2b04      	cmp	r3, #4
 800423a:	d149      	bne.n	80042d0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800423c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004244:	2200      	movs	r2, #0
 8004246:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 f856 	bl	80042fc <UART_WaitOnFlagUntilTimeout>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d03c      	beq.n	80042d0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800425c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425e:	e853 3f00 	ldrex	r3, [r3]
 8004262:	623b      	str	r3, [r7, #32]
   return(result);
 8004264:	6a3b      	ldr	r3, [r7, #32]
 8004266:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800426a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	461a      	mov	r2, r3
 8004272:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004274:	633b      	str	r3, [r7, #48]	@ 0x30
 8004276:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004278:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800427a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800427c:	e841 2300 	strex	r3, r2, [r1]
 8004280:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1e6      	bne.n	8004256 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	3308      	adds	r3, #8
 800428e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	e853 3f00 	ldrex	r3, [r3]
 8004296:	60fb      	str	r3, [r7, #12]
   return(result);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f023 0301 	bic.w	r3, r3, #1
 800429e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	3308      	adds	r3, #8
 80042a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042a8:	61fa      	str	r2, [r7, #28]
 80042aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ac:	69b9      	ldr	r1, [r7, #24]
 80042ae:	69fa      	ldr	r2, [r7, #28]
 80042b0:	e841 2300 	strex	r3, r2, [r1]
 80042b4:	617b      	str	r3, [r7, #20]
   return(result);
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d1e5      	bne.n	8004288 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2220      	movs	r2, #32
 80042c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e011      	b.n	80042f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2220      	movs	r2, #32
 80042d4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2220      	movs	r2, #32
 80042da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3758      	adds	r7, #88	@ 0x58
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	60b9      	str	r1, [r7, #8]
 8004306:	603b      	str	r3, [r7, #0]
 8004308:	4613      	mov	r3, r2
 800430a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800430c:	e04f      	b.n	80043ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004314:	d04b      	beq.n	80043ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004316:	f7fc fbbf 	bl	8000a98 <HAL_GetTick>
 800431a:	4602      	mov	r2, r0
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	69ba      	ldr	r2, [r7, #24]
 8004322:	429a      	cmp	r2, r3
 8004324:	d302      	bcc.n	800432c <UART_WaitOnFlagUntilTimeout+0x30>
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d101      	bne.n	8004330 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e04e      	b.n	80043ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0304 	and.w	r3, r3, #4
 800433a:	2b00      	cmp	r3, #0
 800433c:	d037      	beq.n	80043ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	2b80      	cmp	r3, #128	@ 0x80
 8004342:	d034      	beq.n	80043ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	2b40      	cmp	r3, #64	@ 0x40
 8004348:	d031      	beq.n	80043ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69db      	ldr	r3, [r3, #28]
 8004350:	f003 0308 	and.w	r3, r3, #8
 8004354:	2b08      	cmp	r3, #8
 8004356:	d110      	bne.n	800437a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2208      	movs	r2, #8
 800435e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004360:	68f8      	ldr	r0, [r7, #12]
 8004362:	f000 f838 	bl	80043d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2208      	movs	r2, #8
 800436a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e029      	b.n	80043ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	69db      	ldr	r3, [r3, #28]
 8004380:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004384:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004388:	d111      	bne.n	80043ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004392:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 f81e 	bl	80043d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2220      	movs	r2, #32
 800439e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e00f      	b.n	80043ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	69da      	ldr	r2, [r3, #28]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	4013      	ands	r3, r2
 80043b8:	68ba      	ldr	r2, [r7, #8]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	bf0c      	ite	eq
 80043be:	2301      	moveq	r3, #1
 80043c0:	2300      	movne	r3, #0
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	461a      	mov	r2, r3
 80043c6:	79fb      	ldrb	r3, [r7, #7]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d0a0      	beq.n	800430e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b095      	sub	sp, #84	@ 0x54
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043e6:	e853 3f00 	ldrex	r3, [r3]
 80043ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	461a      	mov	r2, r3
 80043fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80043fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004400:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004402:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004404:	e841 2300 	strex	r3, r2, [r1]
 8004408:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800440a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1e6      	bne.n	80043de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3308      	adds	r3, #8
 8004416:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004418:	6a3b      	ldr	r3, [r7, #32]
 800441a:	e853 3f00 	ldrex	r3, [r3]
 800441e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	f023 0301 	bic.w	r3, r3, #1
 8004426:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	3308      	adds	r3, #8
 800442e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004430:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004432:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004434:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004438:	e841 2300 	strex	r3, r2, [r1]
 800443c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800443e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004440:	2b00      	cmp	r3, #0
 8004442:	d1e5      	bne.n	8004410 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004448:	2b01      	cmp	r3, #1
 800444a:	d118      	bne.n	800447e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	e853 3f00 	ldrex	r3, [r3]
 8004458:	60bb      	str	r3, [r7, #8]
   return(result);
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	f023 0310 	bic.w	r3, r3, #16
 8004460:	647b      	str	r3, [r7, #68]	@ 0x44
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	461a      	mov	r2, r3
 8004468:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800446a:	61bb      	str	r3, [r7, #24]
 800446c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800446e:	6979      	ldr	r1, [r7, #20]
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	e841 2300 	strex	r3, r2, [r1]
 8004476:	613b      	str	r3, [r7, #16]
   return(result);
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1e6      	bne.n	800444c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2220      	movs	r2, #32
 8004482:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004492:	bf00      	nop
 8004494:	3754      	adds	r7, #84	@ 0x54
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
	...

080044a0 <sniprintf>:
 80044a0:	b40c      	push	{r2, r3}
 80044a2:	b530      	push	{r4, r5, lr}
 80044a4:	4b17      	ldr	r3, [pc, #92]	@ (8004504 <sniprintf+0x64>)
 80044a6:	1e0c      	subs	r4, r1, #0
 80044a8:	681d      	ldr	r5, [r3, #0]
 80044aa:	b09d      	sub	sp, #116	@ 0x74
 80044ac:	da08      	bge.n	80044c0 <sniprintf+0x20>
 80044ae:	238b      	movs	r3, #139	@ 0x8b
 80044b0:	602b      	str	r3, [r5, #0]
 80044b2:	f04f 30ff 	mov.w	r0, #4294967295
 80044b6:	b01d      	add	sp, #116	@ 0x74
 80044b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80044bc:	b002      	add	sp, #8
 80044be:	4770      	bx	lr
 80044c0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80044c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80044c8:	bf14      	ite	ne
 80044ca:	f104 33ff 	addne.w	r3, r4, #4294967295
 80044ce:	4623      	moveq	r3, r4
 80044d0:	9304      	str	r3, [sp, #16]
 80044d2:	9307      	str	r3, [sp, #28]
 80044d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80044d8:	9002      	str	r0, [sp, #8]
 80044da:	9006      	str	r0, [sp, #24]
 80044dc:	f8ad 3016 	strh.w	r3, [sp, #22]
 80044e0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80044e2:	ab21      	add	r3, sp, #132	@ 0x84
 80044e4:	a902      	add	r1, sp, #8
 80044e6:	4628      	mov	r0, r5
 80044e8:	9301      	str	r3, [sp, #4]
 80044ea:	f000 f995 	bl	8004818 <_svfiprintf_r>
 80044ee:	1c43      	adds	r3, r0, #1
 80044f0:	bfbc      	itt	lt
 80044f2:	238b      	movlt	r3, #139	@ 0x8b
 80044f4:	602b      	strlt	r3, [r5, #0]
 80044f6:	2c00      	cmp	r4, #0
 80044f8:	d0dd      	beq.n	80044b6 <sniprintf+0x16>
 80044fa:	9b02      	ldr	r3, [sp, #8]
 80044fc:	2200      	movs	r2, #0
 80044fe:	701a      	strb	r2, [r3, #0]
 8004500:	e7d9      	b.n	80044b6 <sniprintf+0x16>
 8004502:	bf00      	nop
 8004504:	2000000c 	.word	0x2000000c

08004508 <memset>:
 8004508:	4402      	add	r2, r0
 800450a:	4603      	mov	r3, r0
 800450c:	4293      	cmp	r3, r2
 800450e:	d100      	bne.n	8004512 <memset+0xa>
 8004510:	4770      	bx	lr
 8004512:	f803 1b01 	strb.w	r1, [r3], #1
 8004516:	e7f9      	b.n	800450c <memset+0x4>

08004518 <__errno>:
 8004518:	4b01      	ldr	r3, [pc, #4]	@ (8004520 <__errno+0x8>)
 800451a:	6818      	ldr	r0, [r3, #0]
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	2000000c 	.word	0x2000000c

08004524 <__libc_init_array>:
 8004524:	b570      	push	{r4, r5, r6, lr}
 8004526:	4d0d      	ldr	r5, [pc, #52]	@ (800455c <__libc_init_array+0x38>)
 8004528:	4c0d      	ldr	r4, [pc, #52]	@ (8004560 <__libc_init_array+0x3c>)
 800452a:	1b64      	subs	r4, r4, r5
 800452c:	10a4      	asrs	r4, r4, #2
 800452e:	2600      	movs	r6, #0
 8004530:	42a6      	cmp	r6, r4
 8004532:	d109      	bne.n	8004548 <__libc_init_array+0x24>
 8004534:	4d0b      	ldr	r5, [pc, #44]	@ (8004564 <__libc_init_array+0x40>)
 8004536:	4c0c      	ldr	r4, [pc, #48]	@ (8004568 <__libc_init_array+0x44>)
 8004538:	f000 fc66 	bl	8004e08 <_init>
 800453c:	1b64      	subs	r4, r4, r5
 800453e:	10a4      	asrs	r4, r4, #2
 8004540:	2600      	movs	r6, #0
 8004542:	42a6      	cmp	r6, r4
 8004544:	d105      	bne.n	8004552 <__libc_init_array+0x2e>
 8004546:	bd70      	pop	{r4, r5, r6, pc}
 8004548:	f855 3b04 	ldr.w	r3, [r5], #4
 800454c:	4798      	blx	r3
 800454e:	3601      	adds	r6, #1
 8004550:	e7ee      	b.n	8004530 <__libc_init_array+0xc>
 8004552:	f855 3b04 	ldr.w	r3, [r5], #4
 8004556:	4798      	blx	r3
 8004558:	3601      	adds	r6, #1
 800455a:	e7f2      	b.n	8004542 <__libc_init_array+0x1e>
 800455c:	08004eb0 	.word	0x08004eb0
 8004560:	08004eb0 	.word	0x08004eb0
 8004564:	08004eb0 	.word	0x08004eb0
 8004568:	08004eb4 	.word	0x08004eb4

0800456c <__retarget_lock_acquire_recursive>:
 800456c:	4770      	bx	lr

0800456e <__retarget_lock_release_recursive>:
 800456e:	4770      	bx	lr

08004570 <_free_r>:
 8004570:	b538      	push	{r3, r4, r5, lr}
 8004572:	4605      	mov	r5, r0
 8004574:	2900      	cmp	r1, #0
 8004576:	d041      	beq.n	80045fc <_free_r+0x8c>
 8004578:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800457c:	1f0c      	subs	r4, r1, #4
 800457e:	2b00      	cmp	r3, #0
 8004580:	bfb8      	it	lt
 8004582:	18e4      	addlt	r4, r4, r3
 8004584:	f000 f8e0 	bl	8004748 <__malloc_lock>
 8004588:	4a1d      	ldr	r2, [pc, #116]	@ (8004600 <_free_r+0x90>)
 800458a:	6813      	ldr	r3, [r2, #0]
 800458c:	b933      	cbnz	r3, 800459c <_free_r+0x2c>
 800458e:	6063      	str	r3, [r4, #4]
 8004590:	6014      	str	r4, [r2, #0]
 8004592:	4628      	mov	r0, r5
 8004594:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004598:	f000 b8dc 	b.w	8004754 <__malloc_unlock>
 800459c:	42a3      	cmp	r3, r4
 800459e:	d908      	bls.n	80045b2 <_free_r+0x42>
 80045a0:	6820      	ldr	r0, [r4, #0]
 80045a2:	1821      	adds	r1, r4, r0
 80045a4:	428b      	cmp	r3, r1
 80045a6:	bf01      	itttt	eq
 80045a8:	6819      	ldreq	r1, [r3, #0]
 80045aa:	685b      	ldreq	r3, [r3, #4]
 80045ac:	1809      	addeq	r1, r1, r0
 80045ae:	6021      	streq	r1, [r4, #0]
 80045b0:	e7ed      	b.n	800458e <_free_r+0x1e>
 80045b2:	461a      	mov	r2, r3
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	b10b      	cbz	r3, 80045bc <_free_r+0x4c>
 80045b8:	42a3      	cmp	r3, r4
 80045ba:	d9fa      	bls.n	80045b2 <_free_r+0x42>
 80045bc:	6811      	ldr	r1, [r2, #0]
 80045be:	1850      	adds	r0, r2, r1
 80045c0:	42a0      	cmp	r0, r4
 80045c2:	d10b      	bne.n	80045dc <_free_r+0x6c>
 80045c4:	6820      	ldr	r0, [r4, #0]
 80045c6:	4401      	add	r1, r0
 80045c8:	1850      	adds	r0, r2, r1
 80045ca:	4283      	cmp	r3, r0
 80045cc:	6011      	str	r1, [r2, #0]
 80045ce:	d1e0      	bne.n	8004592 <_free_r+0x22>
 80045d0:	6818      	ldr	r0, [r3, #0]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	6053      	str	r3, [r2, #4]
 80045d6:	4408      	add	r0, r1
 80045d8:	6010      	str	r0, [r2, #0]
 80045da:	e7da      	b.n	8004592 <_free_r+0x22>
 80045dc:	d902      	bls.n	80045e4 <_free_r+0x74>
 80045de:	230c      	movs	r3, #12
 80045e0:	602b      	str	r3, [r5, #0]
 80045e2:	e7d6      	b.n	8004592 <_free_r+0x22>
 80045e4:	6820      	ldr	r0, [r4, #0]
 80045e6:	1821      	adds	r1, r4, r0
 80045e8:	428b      	cmp	r3, r1
 80045ea:	bf04      	itt	eq
 80045ec:	6819      	ldreq	r1, [r3, #0]
 80045ee:	685b      	ldreq	r3, [r3, #4]
 80045f0:	6063      	str	r3, [r4, #4]
 80045f2:	bf04      	itt	eq
 80045f4:	1809      	addeq	r1, r1, r0
 80045f6:	6021      	streq	r1, [r4, #0]
 80045f8:	6054      	str	r4, [r2, #4]
 80045fa:	e7ca      	b.n	8004592 <_free_r+0x22>
 80045fc:	bd38      	pop	{r3, r4, r5, pc}
 80045fe:	bf00      	nop
 8004600:	200002e8 	.word	0x200002e8

08004604 <sbrk_aligned>:
 8004604:	b570      	push	{r4, r5, r6, lr}
 8004606:	4e0f      	ldr	r6, [pc, #60]	@ (8004644 <sbrk_aligned+0x40>)
 8004608:	460c      	mov	r4, r1
 800460a:	6831      	ldr	r1, [r6, #0]
 800460c:	4605      	mov	r5, r0
 800460e:	b911      	cbnz	r1, 8004616 <sbrk_aligned+0x12>
 8004610:	f000 fba6 	bl	8004d60 <_sbrk_r>
 8004614:	6030      	str	r0, [r6, #0]
 8004616:	4621      	mov	r1, r4
 8004618:	4628      	mov	r0, r5
 800461a:	f000 fba1 	bl	8004d60 <_sbrk_r>
 800461e:	1c43      	adds	r3, r0, #1
 8004620:	d103      	bne.n	800462a <sbrk_aligned+0x26>
 8004622:	f04f 34ff 	mov.w	r4, #4294967295
 8004626:	4620      	mov	r0, r4
 8004628:	bd70      	pop	{r4, r5, r6, pc}
 800462a:	1cc4      	adds	r4, r0, #3
 800462c:	f024 0403 	bic.w	r4, r4, #3
 8004630:	42a0      	cmp	r0, r4
 8004632:	d0f8      	beq.n	8004626 <sbrk_aligned+0x22>
 8004634:	1a21      	subs	r1, r4, r0
 8004636:	4628      	mov	r0, r5
 8004638:	f000 fb92 	bl	8004d60 <_sbrk_r>
 800463c:	3001      	adds	r0, #1
 800463e:	d1f2      	bne.n	8004626 <sbrk_aligned+0x22>
 8004640:	e7ef      	b.n	8004622 <sbrk_aligned+0x1e>
 8004642:	bf00      	nop
 8004644:	200002e4 	.word	0x200002e4

08004648 <_malloc_r>:
 8004648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800464c:	1ccd      	adds	r5, r1, #3
 800464e:	f025 0503 	bic.w	r5, r5, #3
 8004652:	3508      	adds	r5, #8
 8004654:	2d0c      	cmp	r5, #12
 8004656:	bf38      	it	cc
 8004658:	250c      	movcc	r5, #12
 800465a:	2d00      	cmp	r5, #0
 800465c:	4606      	mov	r6, r0
 800465e:	db01      	blt.n	8004664 <_malloc_r+0x1c>
 8004660:	42a9      	cmp	r1, r5
 8004662:	d904      	bls.n	800466e <_malloc_r+0x26>
 8004664:	230c      	movs	r3, #12
 8004666:	6033      	str	r3, [r6, #0]
 8004668:	2000      	movs	r0, #0
 800466a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800466e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004744 <_malloc_r+0xfc>
 8004672:	f000 f869 	bl	8004748 <__malloc_lock>
 8004676:	f8d8 3000 	ldr.w	r3, [r8]
 800467a:	461c      	mov	r4, r3
 800467c:	bb44      	cbnz	r4, 80046d0 <_malloc_r+0x88>
 800467e:	4629      	mov	r1, r5
 8004680:	4630      	mov	r0, r6
 8004682:	f7ff ffbf 	bl	8004604 <sbrk_aligned>
 8004686:	1c43      	adds	r3, r0, #1
 8004688:	4604      	mov	r4, r0
 800468a:	d158      	bne.n	800473e <_malloc_r+0xf6>
 800468c:	f8d8 4000 	ldr.w	r4, [r8]
 8004690:	4627      	mov	r7, r4
 8004692:	2f00      	cmp	r7, #0
 8004694:	d143      	bne.n	800471e <_malloc_r+0xd6>
 8004696:	2c00      	cmp	r4, #0
 8004698:	d04b      	beq.n	8004732 <_malloc_r+0xea>
 800469a:	6823      	ldr	r3, [r4, #0]
 800469c:	4639      	mov	r1, r7
 800469e:	4630      	mov	r0, r6
 80046a0:	eb04 0903 	add.w	r9, r4, r3
 80046a4:	f000 fb5c 	bl	8004d60 <_sbrk_r>
 80046a8:	4581      	cmp	r9, r0
 80046aa:	d142      	bne.n	8004732 <_malloc_r+0xea>
 80046ac:	6821      	ldr	r1, [r4, #0]
 80046ae:	1a6d      	subs	r5, r5, r1
 80046b0:	4629      	mov	r1, r5
 80046b2:	4630      	mov	r0, r6
 80046b4:	f7ff ffa6 	bl	8004604 <sbrk_aligned>
 80046b8:	3001      	adds	r0, #1
 80046ba:	d03a      	beq.n	8004732 <_malloc_r+0xea>
 80046bc:	6823      	ldr	r3, [r4, #0]
 80046be:	442b      	add	r3, r5
 80046c0:	6023      	str	r3, [r4, #0]
 80046c2:	f8d8 3000 	ldr.w	r3, [r8]
 80046c6:	685a      	ldr	r2, [r3, #4]
 80046c8:	bb62      	cbnz	r2, 8004724 <_malloc_r+0xdc>
 80046ca:	f8c8 7000 	str.w	r7, [r8]
 80046ce:	e00f      	b.n	80046f0 <_malloc_r+0xa8>
 80046d0:	6822      	ldr	r2, [r4, #0]
 80046d2:	1b52      	subs	r2, r2, r5
 80046d4:	d420      	bmi.n	8004718 <_malloc_r+0xd0>
 80046d6:	2a0b      	cmp	r2, #11
 80046d8:	d917      	bls.n	800470a <_malloc_r+0xc2>
 80046da:	1961      	adds	r1, r4, r5
 80046dc:	42a3      	cmp	r3, r4
 80046de:	6025      	str	r5, [r4, #0]
 80046e0:	bf18      	it	ne
 80046e2:	6059      	strne	r1, [r3, #4]
 80046e4:	6863      	ldr	r3, [r4, #4]
 80046e6:	bf08      	it	eq
 80046e8:	f8c8 1000 	streq.w	r1, [r8]
 80046ec:	5162      	str	r2, [r4, r5]
 80046ee:	604b      	str	r3, [r1, #4]
 80046f0:	4630      	mov	r0, r6
 80046f2:	f000 f82f 	bl	8004754 <__malloc_unlock>
 80046f6:	f104 000b 	add.w	r0, r4, #11
 80046fa:	1d23      	adds	r3, r4, #4
 80046fc:	f020 0007 	bic.w	r0, r0, #7
 8004700:	1ac2      	subs	r2, r0, r3
 8004702:	bf1c      	itt	ne
 8004704:	1a1b      	subne	r3, r3, r0
 8004706:	50a3      	strne	r3, [r4, r2]
 8004708:	e7af      	b.n	800466a <_malloc_r+0x22>
 800470a:	6862      	ldr	r2, [r4, #4]
 800470c:	42a3      	cmp	r3, r4
 800470e:	bf0c      	ite	eq
 8004710:	f8c8 2000 	streq.w	r2, [r8]
 8004714:	605a      	strne	r2, [r3, #4]
 8004716:	e7eb      	b.n	80046f0 <_malloc_r+0xa8>
 8004718:	4623      	mov	r3, r4
 800471a:	6864      	ldr	r4, [r4, #4]
 800471c:	e7ae      	b.n	800467c <_malloc_r+0x34>
 800471e:	463c      	mov	r4, r7
 8004720:	687f      	ldr	r7, [r7, #4]
 8004722:	e7b6      	b.n	8004692 <_malloc_r+0x4a>
 8004724:	461a      	mov	r2, r3
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	42a3      	cmp	r3, r4
 800472a:	d1fb      	bne.n	8004724 <_malloc_r+0xdc>
 800472c:	2300      	movs	r3, #0
 800472e:	6053      	str	r3, [r2, #4]
 8004730:	e7de      	b.n	80046f0 <_malloc_r+0xa8>
 8004732:	230c      	movs	r3, #12
 8004734:	6033      	str	r3, [r6, #0]
 8004736:	4630      	mov	r0, r6
 8004738:	f000 f80c 	bl	8004754 <__malloc_unlock>
 800473c:	e794      	b.n	8004668 <_malloc_r+0x20>
 800473e:	6005      	str	r5, [r0, #0]
 8004740:	e7d6      	b.n	80046f0 <_malloc_r+0xa8>
 8004742:	bf00      	nop
 8004744:	200002e8 	.word	0x200002e8

08004748 <__malloc_lock>:
 8004748:	4801      	ldr	r0, [pc, #4]	@ (8004750 <__malloc_lock+0x8>)
 800474a:	f7ff bf0f 	b.w	800456c <__retarget_lock_acquire_recursive>
 800474e:	bf00      	nop
 8004750:	200002e0 	.word	0x200002e0

08004754 <__malloc_unlock>:
 8004754:	4801      	ldr	r0, [pc, #4]	@ (800475c <__malloc_unlock+0x8>)
 8004756:	f7ff bf0a 	b.w	800456e <__retarget_lock_release_recursive>
 800475a:	bf00      	nop
 800475c:	200002e0 	.word	0x200002e0

08004760 <__ssputs_r>:
 8004760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004764:	688e      	ldr	r6, [r1, #8]
 8004766:	461f      	mov	r7, r3
 8004768:	42be      	cmp	r6, r7
 800476a:	680b      	ldr	r3, [r1, #0]
 800476c:	4682      	mov	sl, r0
 800476e:	460c      	mov	r4, r1
 8004770:	4690      	mov	r8, r2
 8004772:	d82d      	bhi.n	80047d0 <__ssputs_r+0x70>
 8004774:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004778:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800477c:	d026      	beq.n	80047cc <__ssputs_r+0x6c>
 800477e:	6965      	ldr	r5, [r4, #20]
 8004780:	6909      	ldr	r1, [r1, #16]
 8004782:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004786:	eba3 0901 	sub.w	r9, r3, r1
 800478a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800478e:	1c7b      	adds	r3, r7, #1
 8004790:	444b      	add	r3, r9
 8004792:	106d      	asrs	r5, r5, #1
 8004794:	429d      	cmp	r5, r3
 8004796:	bf38      	it	cc
 8004798:	461d      	movcc	r5, r3
 800479a:	0553      	lsls	r3, r2, #21
 800479c:	d527      	bpl.n	80047ee <__ssputs_r+0x8e>
 800479e:	4629      	mov	r1, r5
 80047a0:	f7ff ff52 	bl	8004648 <_malloc_r>
 80047a4:	4606      	mov	r6, r0
 80047a6:	b360      	cbz	r0, 8004802 <__ssputs_r+0xa2>
 80047a8:	6921      	ldr	r1, [r4, #16]
 80047aa:	464a      	mov	r2, r9
 80047ac:	f000 fae8 	bl	8004d80 <memcpy>
 80047b0:	89a3      	ldrh	r3, [r4, #12]
 80047b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80047b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047ba:	81a3      	strh	r3, [r4, #12]
 80047bc:	6126      	str	r6, [r4, #16]
 80047be:	6165      	str	r5, [r4, #20]
 80047c0:	444e      	add	r6, r9
 80047c2:	eba5 0509 	sub.w	r5, r5, r9
 80047c6:	6026      	str	r6, [r4, #0]
 80047c8:	60a5      	str	r5, [r4, #8]
 80047ca:	463e      	mov	r6, r7
 80047cc:	42be      	cmp	r6, r7
 80047ce:	d900      	bls.n	80047d2 <__ssputs_r+0x72>
 80047d0:	463e      	mov	r6, r7
 80047d2:	6820      	ldr	r0, [r4, #0]
 80047d4:	4632      	mov	r2, r6
 80047d6:	4641      	mov	r1, r8
 80047d8:	f000 faa8 	bl	8004d2c <memmove>
 80047dc:	68a3      	ldr	r3, [r4, #8]
 80047de:	1b9b      	subs	r3, r3, r6
 80047e0:	60a3      	str	r3, [r4, #8]
 80047e2:	6823      	ldr	r3, [r4, #0]
 80047e4:	4433      	add	r3, r6
 80047e6:	6023      	str	r3, [r4, #0]
 80047e8:	2000      	movs	r0, #0
 80047ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ee:	462a      	mov	r2, r5
 80047f0:	f000 fad4 	bl	8004d9c <_realloc_r>
 80047f4:	4606      	mov	r6, r0
 80047f6:	2800      	cmp	r0, #0
 80047f8:	d1e0      	bne.n	80047bc <__ssputs_r+0x5c>
 80047fa:	6921      	ldr	r1, [r4, #16]
 80047fc:	4650      	mov	r0, sl
 80047fe:	f7ff feb7 	bl	8004570 <_free_r>
 8004802:	230c      	movs	r3, #12
 8004804:	f8ca 3000 	str.w	r3, [sl]
 8004808:	89a3      	ldrh	r3, [r4, #12]
 800480a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800480e:	81a3      	strh	r3, [r4, #12]
 8004810:	f04f 30ff 	mov.w	r0, #4294967295
 8004814:	e7e9      	b.n	80047ea <__ssputs_r+0x8a>
	...

08004818 <_svfiprintf_r>:
 8004818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800481c:	4698      	mov	r8, r3
 800481e:	898b      	ldrh	r3, [r1, #12]
 8004820:	061b      	lsls	r3, r3, #24
 8004822:	b09d      	sub	sp, #116	@ 0x74
 8004824:	4607      	mov	r7, r0
 8004826:	460d      	mov	r5, r1
 8004828:	4614      	mov	r4, r2
 800482a:	d510      	bpl.n	800484e <_svfiprintf_r+0x36>
 800482c:	690b      	ldr	r3, [r1, #16]
 800482e:	b973      	cbnz	r3, 800484e <_svfiprintf_r+0x36>
 8004830:	2140      	movs	r1, #64	@ 0x40
 8004832:	f7ff ff09 	bl	8004648 <_malloc_r>
 8004836:	6028      	str	r0, [r5, #0]
 8004838:	6128      	str	r0, [r5, #16]
 800483a:	b930      	cbnz	r0, 800484a <_svfiprintf_r+0x32>
 800483c:	230c      	movs	r3, #12
 800483e:	603b      	str	r3, [r7, #0]
 8004840:	f04f 30ff 	mov.w	r0, #4294967295
 8004844:	b01d      	add	sp, #116	@ 0x74
 8004846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800484a:	2340      	movs	r3, #64	@ 0x40
 800484c:	616b      	str	r3, [r5, #20]
 800484e:	2300      	movs	r3, #0
 8004850:	9309      	str	r3, [sp, #36]	@ 0x24
 8004852:	2320      	movs	r3, #32
 8004854:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004858:	f8cd 800c 	str.w	r8, [sp, #12]
 800485c:	2330      	movs	r3, #48	@ 0x30
 800485e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80049fc <_svfiprintf_r+0x1e4>
 8004862:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004866:	f04f 0901 	mov.w	r9, #1
 800486a:	4623      	mov	r3, r4
 800486c:	469a      	mov	sl, r3
 800486e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004872:	b10a      	cbz	r2, 8004878 <_svfiprintf_r+0x60>
 8004874:	2a25      	cmp	r2, #37	@ 0x25
 8004876:	d1f9      	bne.n	800486c <_svfiprintf_r+0x54>
 8004878:	ebba 0b04 	subs.w	fp, sl, r4
 800487c:	d00b      	beq.n	8004896 <_svfiprintf_r+0x7e>
 800487e:	465b      	mov	r3, fp
 8004880:	4622      	mov	r2, r4
 8004882:	4629      	mov	r1, r5
 8004884:	4638      	mov	r0, r7
 8004886:	f7ff ff6b 	bl	8004760 <__ssputs_r>
 800488a:	3001      	adds	r0, #1
 800488c:	f000 80a7 	beq.w	80049de <_svfiprintf_r+0x1c6>
 8004890:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004892:	445a      	add	r2, fp
 8004894:	9209      	str	r2, [sp, #36]	@ 0x24
 8004896:	f89a 3000 	ldrb.w	r3, [sl]
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 809f 	beq.w	80049de <_svfiprintf_r+0x1c6>
 80048a0:	2300      	movs	r3, #0
 80048a2:	f04f 32ff 	mov.w	r2, #4294967295
 80048a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048aa:	f10a 0a01 	add.w	sl, sl, #1
 80048ae:	9304      	str	r3, [sp, #16]
 80048b0:	9307      	str	r3, [sp, #28]
 80048b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80048b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80048b8:	4654      	mov	r4, sl
 80048ba:	2205      	movs	r2, #5
 80048bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048c0:	484e      	ldr	r0, [pc, #312]	@ (80049fc <_svfiprintf_r+0x1e4>)
 80048c2:	f7fb fc8d 	bl	80001e0 <memchr>
 80048c6:	9a04      	ldr	r2, [sp, #16]
 80048c8:	b9d8      	cbnz	r0, 8004902 <_svfiprintf_r+0xea>
 80048ca:	06d0      	lsls	r0, r2, #27
 80048cc:	bf44      	itt	mi
 80048ce:	2320      	movmi	r3, #32
 80048d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048d4:	0711      	lsls	r1, r2, #28
 80048d6:	bf44      	itt	mi
 80048d8:	232b      	movmi	r3, #43	@ 0x2b
 80048da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048de:	f89a 3000 	ldrb.w	r3, [sl]
 80048e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80048e4:	d015      	beq.n	8004912 <_svfiprintf_r+0xfa>
 80048e6:	9a07      	ldr	r2, [sp, #28]
 80048e8:	4654      	mov	r4, sl
 80048ea:	2000      	movs	r0, #0
 80048ec:	f04f 0c0a 	mov.w	ip, #10
 80048f0:	4621      	mov	r1, r4
 80048f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80048f6:	3b30      	subs	r3, #48	@ 0x30
 80048f8:	2b09      	cmp	r3, #9
 80048fa:	d94b      	bls.n	8004994 <_svfiprintf_r+0x17c>
 80048fc:	b1b0      	cbz	r0, 800492c <_svfiprintf_r+0x114>
 80048fe:	9207      	str	r2, [sp, #28]
 8004900:	e014      	b.n	800492c <_svfiprintf_r+0x114>
 8004902:	eba0 0308 	sub.w	r3, r0, r8
 8004906:	fa09 f303 	lsl.w	r3, r9, r3
 800490a:	4313      	orrs	r3, r2
 800490c:	9304      	str	r3, [sp, #16]
 800490e:	46a2      	mov	sl, r4
 8004910:	e7d2      	b.n	80048b8 <_svfiprintf_r+0xa0>
 8004912:	9b03      	ldr	r3, [sp, #12]
 8004914:	1d19      	adds	r1, r3, #4
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	9103      	str	r1, [sp, #12]
 800491a:	2b00      	cmp	r3, #0
 800491c:	bfbb      	ittet	lt
 800491e:	425b      	neglt	r3, r3
 8004920:	f042 0202 	orrlt.w	r2, r2, #2
 8004924:	9307      	strge	r3, [sp, #28]
 8004926:	9307      	strlt	r3, [sp, #28]
 8004928:	bfb8      	it	lt
 800492a:	9204      	strlt	r2, [sp, #16]
 800492c:	7823      	ldrb	r3, [r4, #0]
 800492e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004930:	d10a      	bne.n	8004948 <_svfiprintf_r+0x130>
 8004932:	7863      	ldrb	r3, [r4, #1]
 8004934:	2b2a      	cmp	r3, #42	@ 0x2a
 8004936:	d132      	bne.n	800499e <_svfiprintf_r+0x186>
 8004938:	9b03      	ldr	r3, [sp, #12]
 800493a:	1d1a      	adds	r2, r3, #4
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	9203      	str	r2, [sp, #12]
 8004940:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004944:	3402      	adds	r4, #2
 8004946:	9305      	str	r3, [sp, #20]
 8004948:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004a0c <_svfiprintf_r+0x1f4>
 800494c:	7821      	ldrb	r1, [r4, #0]
 800494e:	2203      	movs	r2, #3
 8004950:	4650      	mov	r0, sl
 8004952:	f7fb fc45 	bl	80001e0 <memchr>
 8004956:	b138      	cbz	r0, 8004968 <_svfiprintf_r+0x150>
 8004958:	9b04      	ldr	r3, [sp, #16]
 800495a:	eba0 000a 	sub.w	r0, r0, sl
 800495e:	2240      	movs	r2, #64	@ 0x40
 8004960:	4082      	lsls	r2, r0
 8004962:	4313      	orrs	r3, r2
 8004964:	3401      	adds	r4, #1
 8004966:	9304      	str	r3, [sp, #16]
 8004968:	f814 1b01 	ldrb.w	r1, [r4], #1
 800496c:	4824      	ldr	r0, [pc, #144]	@ (8004a00 <_svfiprintf_r+0x1e8>)
 800496e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004972:	2206      	movs	r2, #6
 8004974:	f7fb fc34 	bl	80001e0 <memchr>
 8004978:	2800      	cmp	r0, #0
 800497a:	d036      	beq.n	80049ea <_svfiprintf_r+0x1d2>
 800497c:	4b21      	ldr	r3, [pc, #132]	@ (8004a04 <_svfiprintf_r+0x1ec>)
 800497e:	bb1b      	cbnz	r3, 80049c8 <_svfiprintf_r+0x1b0>
 8004980:	9b03      	ldr	r3, [sp, #12]
 8004982:	3307      	adds	r3, #7
 8004984:	f023 0307 	bic.w	r3, r3, #7
 8004988:	3308      	adds	r3, #8
 800498a:	9303      	str	r3, [sp, #12]
 800498c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800498e:	4433      	add	r3, r6
 8004990:	9309      	str	r3, [sp, #36]	@ 0x24
 8004992:	e76a      	b.n	800486a <_svfiprintf_r+0x52>
 8004994:	fb0c 3202 	mla	r2, ip, r2, r3
 8004998:	460c      	mov	r4, r1
 800499a:	2001      	movs	r0, #1
 800499c:	e7a8      	b.n	80048f0 <_svfiprintf_r+0xd8>
 800499e:	2300      	movs	r3, #0
 80049a0:	3401      	adds	r4, #1
 80049a2:	9305      	str	r3, [sp, #20]
 80049a4:	4619      	mov	r1, r3
 80049a6:	f04f 0c0a 	mov.w	ip, #10
 80049aa:	4620      	mov	r0, r4
 80049ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049b0:	3a30      	subs	r2, #48	@ 0x30
 80049b2:	2a09      	cmp	r2, #9
 80049b4:	d903      	bls.n	80049be <_svfiprintf_r+0x1a6>
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d0c6      	beq.n	8004948 <_svfiprintf_r+0x130>
 80049ba:	9105      	str	r1, [sp, #20]
 80049bc:	e7c4      	b.n	8004948 <_svfiprintf_r+0x130>
 80049be:	fb0c 2101 	mla	r1, ip, r1, r2
 80049c2:	4604      	mov	r4, r0
 80049c4:	2301      	movs	r3, #1
 80049c6:	e7f0      	b.n	80049aa <_svfiprintf_r+0x192>
 80049c8:	ab03      	add	r3, sp, #12
 80049ca:	9300      	str	r3, [sp, #0]
 80049cc:	462a      	mov	r2, r5
 80049ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004a08 <_svfiprintf_r+0x1f0>)
 80049d0:	a904      	add	r1, sp, #16
 80049d2:	4638      	mov	r0, r7
 80049d4:	f3af 8000 	nop.w
 80049d8:	1c42      	adds	r2, r0, #1
 80049da:	4606      	mov	r6, r0
 80049dc:	d1d6      	bne.n	800498c <_svfiprintf_r+0x174>
 80049de:	89ab      	ldrh	r3, [r5, #12]
 80049e0:	065b      	lsls	r3, r3, #25
 80049e2:	f53f af2d 	bmi.w	8004840 <_svfiprintf_r+0x28>
 80049e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80049e8:	e72c      	b.n	8004844 <_svfiprintf_r+0x2c>
 80049ea:	ab03      	add	r3, sp, #12
 80049ec:	9300      	str	r3, [sp, #0]
 80049ee:	462a      	mov	r2, r5
 80049f0:	4b05      	ldr	r3, [pc, #20]	@ (8004a08 <_svfiprintf_r+0x1f0>)
 80049f2:	a904      	add	r1, sp, #16
 80049f4:	4638      	mov	r0, r7
 80049f6:	f000 f879 	bl	8004aec <_printf_i>
 80049fa:	e7ed      	b.n	80049d8 <_svfiprintf_r+0x1c0>
 80049fc:	08004e74 	.word	0x08004e74
 8004a00:	08004e7e 	.word	0x08004e7e
 8004a04:	00000000 	.word	0x00000000
 8004a08:	08004761 	.word	0x08004761
 8004a0c:	08004e7a 	.word	0x08004e7a

08004a10 <_printf_common>:
 8004a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a14:	4616      	mov	r6, r2
 8004a16:	4698      	mov	r8, r3
 8004a18:	688a      	ldr	r2, [r1, #8]
 8004a1a:	690b      	ldr	r3, [r1, #16]
 8004a1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004a20:	4293      	cmp	r3, r2
 8004a22:	bfb8      	it	lt
 8004a24:	4613      	movlt	r3, r2
 8004a26:	6033      	str	r3, [r6, #0]
 8004a28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004a2c:	4607      	mov	r7, r0
 8004a2e:	460c      	mov	r4, r1
 8004a30:	b10a      	cbz	r2, 8004a36 <_printf_common+0x26>
 8004a32:	3301      	adds	r3, #1
 8004a34:	6033      	str	r3, [r6, #0]
 8004a36:	6823      	ldr	r3, [r4, #0]
 8004a38:	0699      	lsls	r1, r3, #26
 8004a3a:	bf42      	ittt	mi
 8004a3c:	6833      	ldrmi	r3, [r6, #0]
 8004a3e:	3302      	addmi	r3, #2
 8004a40:	6033      	strmi	r3, [r6, #0]
 8004a42:	6825      	ldr	r5, [r4, #0]
 8004a44:	f015 0506 	ands.w	r5, r5, #6
 8004a48:	d106      	bne.n	8004a58 <_printf_common+0x48>
 8004a4a:	f104 0a19 	add.w	sl, r4, #25
 8004a4e:	68e3      	ldr	r3, [r4, #12]
 8004a50:	6832      	ldr	r2, [r6, #0]
 8004a52:	1a9b      	subs	r3, r3, r2
 8004a54:	42ab      	cmp	r3, r5
 8004a56:	dc26      	bgt.n	8004aa6 <_printf_common+0x96>
 8004a58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004a5c:	6822      	ldr	r2, [r4, #0]
 8004a5e:	3b00      	subs	r3, #0
 8004a60:	bf18      	it	ne
 8004a62:	2301      	movne	r3, #1
 8004a64:	0692      	lsls	r2, r2, #26
 8004a66:	d42b      	bmi.n	8004ac0 <_printf_common+0xb0>
 8004a68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004a6c:	4641      	mov	r1, r8
 8004a6e:	4638      	mov	r0, r7
 8004a70:	47c8      	blx	r9
 8004a72:	3001      	adds	r0, #1
 8004a74:	d01e      	beq.n	8004ab4 <_printf_common+0xa4>
 8004a76:	6823      	ldr	r3, [r4, #0]
 8004a78:	6922      	ldr	r2, [r4, #16]
 8004a7a:	f003 0306 	and.w	r3, r3, #6
 8004a7e:	2b04      	cmp	r3, #4
 8004a80:	bf02      	ittt	eq
 8004a82:	68e5      	ldreq	r5, [r4, #12]
 8004a84:	6833      	ldreq	r3, [r6, #0]
 8004a86:	1aed      	subeq	r5, r5, r3
 8004a88:	68a3      	ldr	r3, [r4, #8]
 8004a8a:	bf0c      	ite	eq
 8004a8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004a90:	2500      	movne	r5, #0
 8004a92:	4293      	cmp	r3, r2
 8004a94:	bfc4      	itt	gt
 8004a96:	1a9b      	subgt	r3, r3, r2
 8004a98:	18ed      	addgt	r5, r5, r3
 8004a9a:	2600      	movs	r6, #0
 8004a9c:	341a      	adds	r4, #26
 8004a9e:	42b5      	cmp	r5, r6
 8004aa0:	d11a      	bne.n	8004ad8 <_printf_common+0xc8>
 8004aa2:	2000      	movs	r0, #0
 8004aa4:	e008      	b.n	8004ab8 <_printf_common+0xa8>
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	4652      	mov	r2, sl
 8004aaa:	4641      	mov	r1, r8
 8004aac:	4638      	mov	r0, r7
 8004aae:	47c8      	blx	r9
 8004ab0:	3001      	adds	r0, #1
 8004ab2:	d103      	bne.n	8004abc <_printf_common+0xac>
 8004ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004abc:	3501      	adds	r5, #1
 8004abe:	e7c6      	b.n	8004a4e <_printf_common+0x3e>
 8004ac0:	18e1      	adds	r1, r4, r3
 8004ac2:	1c5a      	adds	r2, r3, #1
 8004ac4:	2030      	movs	r0, #48	@ 0x30
 8004ac6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004aca:	4422      	add	r2, r4
 8004acc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004ad0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004ad4:	3302      	adds	r3, #2
 8004ad6:	e7c7      	b.n	8004a68 <_printf_common+0x58>
 8004ad8:	2301      	movs	r3, #1
 8004ada:	4622      	mov	r2, r4
 8004adc:	4641      	mov	r1, r8
 8004ade:	4638      	mov	r0, r7
 8004ae0:	47c8      	blx	r9
 8004ae2:	3001      	adds	r0, #1
 8004ae4:	d0e6      	beq.n	8004ab4 <_printf_common+0xa4>
 8004ae6:	3601      	adds	r6, #1
 8004ae8:	e7d9      	b.n	8004a9e <_printf_common+0x8e>
	...

08004aec <_printf_i>:
 8004aec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004af0:	7e0f      	ldrb	r7, [r1, #24]
 8004af2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004af4:	2f78      	cmp	r7, #120	@ 0x78
 8004af6:	4691      	mov	r9, r2
 8004af8:	4680      	mov	r8, r0
 8004afa:	460c      	mov	r4, r1
 8004afc:	469a      	mov	sl, r3
 8004afe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004b02:	d807      	bhi.n	8004b14 <_printf_i+0x28>
 8004b04:	2f62      	cmp	r7, #98	@ 0x62
 8004b06:	d80a      	bhi.n	8004b1e <_printf_i+0x32>
 8004b08:	2f00      	cmp	r7, #0
 8004b0a:	f000 80d2 	beq.w	8004cb2 <_printf_i+0x1c6>
 8004b0e:	2f58      	cmp	r7, #88	@ 0x58
 8004b10:	f000 80b9 	beq.w	8004c86 <_printf_i+0x19a>
 8004b14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004b1c:	e03a      	b.n	8004b94 <_printf_i+0xa8>
 8004b1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004b22:	2b15      	cmp	r3, #21
 8004b24:	d8f6      	bhi.n	8004b14 <_printf_i+0x28>
 8004b26:	a101      	add	r1, pc, #4	@ (adr r1, 8004b2c <_printf_i+0x40>)
 8004b28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b2c:	08004b85 	.word	0x08004b85
 8004b30:	08004b99 	.word	0x08004b99
 8004b34:	08004b15 	.word	0x08004b15
 8004b38:	08004b15 	.word	0x08004b15
 8004b3c:	08004b15 	.word	0x08004b15
 8004b40:	08004b15 	.word	0x08004b15
 8004b44:	08004b99 	.word	0x08004b99
 8004b48:	08004b15 	.word	0x08004b15
 8004b4c:	08004b15 	.word	0x08004b15
 8004b50:	08004b15 	.word	0x08004b15
 8004b54:	08004b15 	.word	0x08004b15
 8004b58:	08004c99 	.word	0x08004c99
 8004b5c:	08004bc3 	.word	0x08004bc3
 8004b60:	08004c53 	.word	0x08004c53
 8004b64:	08004b15 	.word	0x08004b15
 8004b68:	08004b15 	.word	0x08004b15
 8004b6c:	08004cbb 	.word	0x08004cbb
 8004b70:	08004b15 	.word	0x08004b15
 8004b74:	08004bc3 	.word	0x08004bc3
 8004b78:	08004b15 	.word	0x08004b15
 8004b7c:	08004b15 	.word	0x08004b15
 8004b80:	08004c5b 	.word	0x08004c5b
 8004b84:	6833      	ldr	r3, [r6, #0]
 8004b86:	1d1a      	adds	r2, r3, #4
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6032      	str	r2, [r6, #0]
 8004b8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004b90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004b94:	2301      	movs	r3, #1
 8004b96:	e09d      	b.n	8004cd4 <_printf_i+0x1e8>
 8004b98:	6833      	ldr	r3, [r6, #0]
 8004b9a:	6820      	ldr	r0, [r4, #0]
 8004b9c:	1d19      	adds	r1, r3, #4
 8004b9e:	6031      	str	r1, [r6, #0]
 8004ba0:	0606      	lsls	r6, r0, #24
 8004ba2:	d501      	bpl.n	8004ba8 <_printf_i+0xbc>
 8004ba4:	681d      	ldr	r5, [r3, #0]
 8004ba6:	e003      	b.n	8004bb0 <_printf_i+0xc4>
 8004ba8:	0645      	lsls	r5, r0, #25
 8004baa:	d5fb      	bpl.n	8004ba4 <_printf_i+0xb8>
 8004bac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004bb0:	2d00      	cmp	r5, #0
 8004bb2:	da03      	bge.n	8004bbc <_printf_i+0xd0>
 8004bb4:	232d      	movs	r3, #45	@ 0x2d
 8004bb6:	426d      	negs	r5, r5
 8004bb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bbc:	4859      	ldr	r0, [pc, #356]	@ (8004d24 <_printf_i+0x238>)
 8004bbe:	230a      	movs	r3, #10
 8004bc0:	e011      	b.n	8004be6 <_printf_i+0xfa>
 8004bc2:	6821      	ldr	r1, [r4, #0]
 8004bc4:	6833      	ldr	r3, [r6, #0]
 8004bc6:	0608      	lsls	r0, r1, #24
 8004bc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004bcc:	d402      	bmi.n	8004bd4 <_printf_i+0xe8>
 8004bce:	0649      	lsls	r1, r1, #25
 8004bd0:	bf48      	it	mi
 8004bd2:	b2ad      	uxthmi	r5, r5
 8004bd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004bd6:	4853      	ldr	r0, [pc, #332]	@ (8004d24 <_printf_i+0x238>)
 8004bd8:	6033      	str	r3, [r6, #0]
 8004bda:	bf14      	ite	ne
 8004bdc:	230a      	movne	r3, #10
 8004bde:	2308      	moveq	r3, #8
 8004be0:	2100      	movs	r1, #0
 8004be2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004be6:	6866      	ldr	r6, [r4, #4]
 8004be8:	60a6      	str	r6, [r4, #8]
 8004bea:	2e00      	cmp	r6, #0
 8004bec:	bfa2      	ittt	ge
 8004bee:	6821      	ldrge	r1, [r4, #0]
 8004bf0:	f021 0104 	bicge.w	r1, r1, #4
 8004bf4:	6021      	strge	r1, [r4, #0]
 8004bf6:	b90d      	cbnz	r5, 8004bfc <_printf_i+0x110>
 8004bf8:	2e00      	cmp	r6, #0
 8004bfa:	d04b      	beq.n	8004c94 <_printf_i+0x1a8>
 8004bfc:	4616      	mov	r6, r2
 8004bfe:	fbb5 f1f3 	udiv	r1, r5, r3
 8004c02:	fb03 5711 	mls	r7, r3, r1, r5
 8004c06:	5dc7      	ldrb	r7, [r0, r7]
 8004c08:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004c0c:	462f      	mov	r7, r5
 8004c0e:	42bb      	cmp	r3, r7
 8004c10:	460d      	mov	r5, r1
 8004c12:	d9f4      	bls.n	8004bfe <_printf_i+0x112>
 8004c14:	2b08      	cmp	r3, #8
 8004c16:	d10b      	bne.n	8004c30 <_printf_i+0x144>
 8004c18:	6823      	ldr	r3, [r4, #0]
 8004c1a:	07df      	lsls	r7, r3, #31
 8004c1c:	d508      	bpl.n	8004c30 <_printf_i+0x144>
 8004c1e:	6923      	ldr	r3, [r4, #16]
 8004c20:	6861      	ldr	r1, [r4, #4]
 8004c22:	4299      	cmp	r1, r3
 8004c24:	bfde      	ittt	le
 8004c26:	2330      	movle	r3, #48	@ 0x30
 8004c28:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004c2c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004c30:	1b92      	subs	r2, r2, r6
 8004c32:	6122      	str	r2, [r4, #16]
 8004c34:	f8cd a000 	str.w	sl, [sp]
 8004c38:	464b      	mov	r3, r9
 8004c3a:	aa03      	add	r2, sp, #12
 8004c3c:	4621      	mov	r1, r4
 8004c3e:	4640      	mov	r0, r8
 8004c40:	f7ff fee6 	bl	8004a10 <_printf_common>
 8004c44:	3001      	adds	r0, #1
 8004c46:	d14a      	bne.n	8004cde <_printf_i+0x1f2>
 8004c48:	f04f 30ff 	mov.w	r0, #4294967295
 8004c4c:	b004      	add	sp, #16
 8004c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c52:	6823      	ldr	r3, [r4, #0]
 8004c54:	f043 0320 	orr.w	r3, r3, #32
 8004c58:	6023      	str	r3, [r4, #0]
 8004c5a:	4833      	ldr	r0, [pc, #204]	@ (8004d28 <_printf_i+0x23c>)
 8004c5c:	2778      	movs	r7, #120	@ 0x78
 8004c5e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	6831      	ldr	r1, [r6, #0]
 8004c66:	061f      	lsls	r7, r3, #24
 8004c68:	f851 5b04 	ldr.w	r5, [r1], #4
 8004c6c:	d402      	bmi.n	8004c74 <_printf_i+0x188>
 8004c6e:	065f      	lsls	r7, r3, #25
 8004c70:	bf48      	it	mi
 8004c72:	b2ad      	uxthmi	r5, r5
 8004c74:	6031      	str	r1, [r6, #0]
 8004c76:	07d9      	lsls	r1, r3, #31
 8004c78:	bf44      	itt	mi
 8004c7a:	f043 0320 	orrmi.w	r3, r3, #32
 8004c7e:	6023      	strmi	r3, [r4, #0]
 8004c80:	b11d      	cbz	r5, 8004c8a <_printf_i+0x19e>
 8004c82:	2310      	movs	r3, #16
 8004c84:	e7ac      	b.n	8004be0 <_printf_i+0xf4>
 8004c86:	4827      	ldr	r0, [pc, #156]	@ (8004d24 <_printf_i+0x238>)
 8004c88:	e7e9      	b.n	8004c5e <_printf_i+0x172>
 8004c8a:	6823      	ldr	r3, [r4, #0]
 8004c8c:	f023 0320 	bic.w	r3, r3, #32
 8004c90:	6023      	str	r3, [r4, #0]
 8004c92:	e7f6      	b.n	8004c82 <_printf_i+0x196>
 8004c94:	4616      	mov	r6, r2
 8004c96:	e7bd      	b.n	8004c14 <_printf_i+0x128>
 8004c98:	6833      	ldr	r3, [r6, #0]
 8004c9a:	6825      	ldr	r5, [r4, #0]
 8004c9c:	6961      	ldr	r1, [r4, #20]
 8004c9e:	1d18      	adds	r0, r3, #4
 8004ca0:	6030      	str	r0, [r6, #0]
 8004ca2:	062e      	lsls	r6, r5, #24
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	d501      	bpl.n	8004cac <_printf_i+0x1c0>
 8004ca8:	6019      	str	r1, [r3, #0]
 8004caa:	e002      	b.n	8004cb2 <_printf_i+0x1c6>
 8004cac:	0668      	lsls	r0, r5, #25
 8004cae:	d5fb      	bpl.n	8004ca8 <_printf_i+0x1bc>
 8004cb0:	8019      	strh	r1, [r3, #0]
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	6123      	str	r3, [r4, #16]
 8004cb6:	4616      	mov	r6, r2
 8004cb8:	e7bc      	b.n	8004c34 <_printf_i+0x148>
 8004cba:	6833      	ldr	r3, [r6, #0]
 8004cbc:	1d1a      	adds	r2, r3, #4
 8004cbe:	6032      	str	r2, [r6, #0]
 8004cc0:	681e      	ldr	r6, [r3, #0]
 8004cc2:	6862      	ldr	r2, [r4, #4]
 8004cc4:	2100      	movs	r1, #0
 8004cc6:	4630      	mov	r0, r6
 8004cc8:	f7fb fa8a 	bl	80001e0 <memchr>
 8004ccc:	b108      	cbz	r0, 8004cd2 <_printf_i+0x1e6>
 8004cce:	1b80      	subs	r0, r0, r6
 8004cd0:	6060      	str	r0, [r4, #4]
 8004cd2:	6863      	ldr	r3, [r4, #4]
 8004cd4:	6123      	str	r3, [r4, #16]
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cdc:	e7aa      	b.n	8004c34 <_printf_i+0x148>
 8004cde:	6923      	ldr	r3, [r4, #16]
 8004ce0:	4632      	mov	r2, r6
 8004ce2:	4649      	mov	r1, r9
 8004ce4:	4640      	mov	r0, r8
 8004ce6:	47d0      	blx	sl
 8004ce8:	3001      	adds	r0, #1
 8004cea:	d0ad      	beq.n	8004c48 <_printf_i+0x15c>
 8004cec:	6823      	ldr	r3, [r4, #0]
 8004cee:	079b      	lsls	r3, r3, #30
 8004cf0:	d413      	bmi.n	8004d1a <_printf_i+0x22e>
 8004cf2:	68e0      	ldr	r0, [r4, #12]
 8004cf4:	9b03      	ldr	r3, [sp, #12]
 8004cf6:	4298      	cmp	r0, r3
 8004cf8:	bfb8      	it	lt
 8004cfa:	4618      	movlt	r0, r3
 8004cfc:	e7a6      	b.n	8004c4c <_printf_i+0x160>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	4632      	mov	r2, r6
 8004d02:	4649      	mov	r1, r9
 8004d04:	4640      	mov	r0, r8
 8004d06:	47d0      	blx	sl
 8004d08:	3001      	adds	r0, #1
 8004d0a:	d09d      	beq.n	8004c48 <_printf_i+0x15c>
 8004d0c:	3501      	adds	r5, #1
 8004d0e:	68e3      	ldr	r3, [r4, #12]
 8004d10:	9903      	ldr	r1, [sp, #12]
 8004d12:	1a5b      	subs	r3, r3, r1
 8004d14:	42ab      	cmp	r3, r5
 8004d16:	dcf2      	bgt.n	8004cfe <_printf_i+0x212>
 8004d18:	e7eb      	b.n	8004cf2 <_printf_i+0x206>
 8004d1a:	2500      	movs	r5, #0
 8004d1c:	f104 0619 	add.w	r6, r4, #25
 8004d20:	e7f5      	b.n	8004d0e <_printf_i+0x222>
 8004d22:	bf00      	nop
 8004d24:	08004e85 	.word	0x08004e85
 8004d28:	08004e96 	.word	0x08004e96

08004d2c <memmove>:
 8004d2c:	4288      	cmp	r0, r1
 8004d2e:	b510      	push	{r4, lr}
 8004d30:	eb01 0402 	add.w	r4, r1, r2
 8004d34:	d902      	bls.n	8004d3c <memmove+0x10>
 8004d36:	4284      	cmp	r4, r0
 8004d38:	4623      	mov	r3, r4
 8004d3a:	d807      	bhi.n	8004d4c <memmove+0x20>
 8004d3c:	1e43      	subs	r3, r0, #1
 8004d3e:	42a1      	cmp	r1, r4
 8004d40:	d008      	beq.n	8004d54 <memmove+0x28>
 8004d42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004d4a:	e7f8      	b.n	8004d3e <memmove+0x12>
 8004d4c:	4402      	add	r2, r0
 8004d4e:	4601      	mov	r1, r0
 8004d50:	428a      	cmp	r2, r1
 8004d52:	d100      	bne.n	8004d56 <memmove+0x2a>
 8004d54:	bd10      	pop	{r4, pc}
 8004d56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004d5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004d5e:	e7f7      	b.n	8004d50 <memmove+0x24>

08004d60 <_sbrk_r>:
 8004d60:	b538      	push	{r3, r4, r5, lr}
 8004d62:	4d06      	ldr	r5, [pc, #24]	@ (8004d7c <_sbrk_r+0x1c>)
 8004d64:	2300      	movs	r3, #0
 8004d66:	4604      	mov	r4, r0
 8004d68:	4608      	mov	r0, r1
 8004d6a:	602b      	str	r3, [r5, #0]
 8004d6c:	f7fb fdc8 	bl	8000900 <_sbrk>
 8004d70:	1c43      	adds	r3, r0, #1
 8004d72:	d102      	bne.n	8004d7a <_sbrk_r+0x1a>
 8004d74:	682b      	ldr	r3, [r5, #0]
 8004d76:	b103      	cbz	r3, 8004d7a <_sbrk_r+0x1a>
 8004d78:	6023      	str	r3, [r4, #0]
 8004d7a:	bd38      	pop	{r3, r4, r5, pc}
 8004d7c:	200002dc 	.word	0x200002dc

08004d80 <memcpy>:
 8004d80:	440a      	add	r2, r1
 8004d82:	4291      	cmp	r1, r2
 8004d84:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d88:	d100      	bne.n	8004d8c <memcpy+0xc>
 8004d8a:	4770      	bx	lr
 8004d8c:	b510      	push	{r4, lr}
 8004d8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d96:	4291      	cmp	r1, r2
 8004d98:	d1f9      	bne.n	8004d8e <memcpy+0xe>
 8004d9a:	bd10      	pop	{r4, pc}

08004d9c <_realloc_r>:
 8004d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004da0:	4680      	mov	r8, r0
 8004da2:	4615      	mov	r5, r2
 8004da4:	460c      	mov	r4, r1
 8004da6:	b921      	cbnz	r1, 8004db2 <_realloc_r+0x16>
 8004da8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004dac:	4611      	mov	r1, r2
 8004dae:	f7ff bc4b 	b.w	8004648 <_malloc_r>
 8004db2:	b92a      	cbnz	r2, 8004dc0 <_realloc_r+0x24>
 8004db4:	f7ff fbdc 	bl	8004570 <_free_r>
 8004db8:	2400      	movs	r4, #0
 8004dba:	4620      	mov	r0, r4
 8004dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dc0:	f000 f81a 	bl	8004df8 <_malloc_usable_size_r>
 8004dc4:	4285      	cmp	r5, r0
 8004dc6:	4606      	mov	r6, r0
 8004dc8:	d802      	bhi.n	8004dd0 <_realloc_r+0x34>
 8004dca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004dce:	d8f4      	bhi.n	8004dba <_realloc_r+0x1e>
 8004dd0:	4629      	mov	r1, r5
 8004dd2:	4640      	mov	r0, r8
 8004dd4:	f7ff fc38 	bl	8004648 <_malloc_r>
 8004dd8:	4607      	mov	r7, r0
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	d0ec      	beq.n	8004db8 <_realloc_r+0x1c>
 8004dde:	42b5      	cmp	r5, r6
 8004de0:	462a      	mov	r2, r5
 8004de2:	4621      	mov	r1, r4
 8004de4:	bf28      	it	cs
 8004de6:	4632      	movcs	r2, r6
 8004de8:	f7ff ffca 	bl	8004d80 <memcpy>
 8004dec:	4621      	mov	r1, r4
 8004dee:	4640      	mov	r0, r8
 8004df0:	f7ff fbbe 	bl	8004570 <_free_r>
 8004df4:	463c      	mov	r4, r7
 8004df6:	e7e0      	b.n	8004dba <_realloc_r+0x1e>

08004df8 <_malloc_usable_size_r>:
 8004df8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004dfc:	1f18      	subs	r0, r3, #4
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	bfbc      	itt	lt
 8004e02:	580b      	ldrlt	r3, [r1, r0]
 8004e04:	18c0      	addlt	r0, r0, r3
 8004e06:	4770      	bx	lr

08004e08 <_init>:
 8004e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e0a:	bf00      	nop
 8004e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e0e:	bc08      	pop	{r3}
 8004e10:	469e      	mov	lr, r3
 8004e12:	4770      	bx	lr

08004e14 <_fini>:
 8004e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e16:	bf00      	nop
 8004e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e1a:	bc08      	pop	{r3}
 8004e1c:	469e      	mov	lr, r3
 8004e1e:	4770      	bx	lr
