From b6d305ba117983da23b1c81cff7c96d8cb87871c Mon Sep 17 00:00:00 2001
From: Kosta Zertsekel <konszert@marvell.com>
Date: Sun, 7 Apr 2013 15:29:48 +0300
Subject: [PATCH 0546/1825] ALP: remove unused defines

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 3403f596208eaaec94d2ac5cf275a03f5e186c65

These defines causes conflict in Linux Kernel.

Signed-off-by: Kosta Zertsekel <konszert@marvell.com>
Change-Id: I6bccecc4b25d0eeb300a868a47df36807507e113
Reviewed-on: http://vgitil04.il.marvell.com:8080/1509
Reviewed-by: Eran Ben-Avi <benavi@marvell.com>
Tested-by: Eran Ben-Avi <benavi@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 .../avanta_lp_family/ctrlEnv/sys/mvCpuIfInit.S     |    2 +-
 .../avanta_lp_family/ctrlEnv/sys/mvCpuIfRegs.h     |    3 ---
 2 files changed, 1 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfInit.S b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfInit.S
index 655d01b..2ed66c8 100644
--- a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfInit.S
+++ b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfInit.S
@@ -84,7 +84,7 @@ SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *       1) CPU2MbusLTickDrv
 *       2) CPU2MbusLTickSample.
 *       NOTE: This function must be called AFTER the internal register
-*       base is modified to INTER_REGS_BASE.
+*       base is modified to INTER_REGS_VIRT_BASE.
 *
 * INPUT:
 *       None.
diff --git a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfRegs.h b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfRegs.h
index dfd52ad..a39a9a6 100644
--- a/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfRegs.h
+++ b/arch/arm/mach-avantalp/avanta_lp_family/ctrlEnv/sys/mvCpuIfRegs.h
@@ -81,9 +81,6 @@ SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 
 #define CPU_CONFIG_REG(cpu)			(MV_CPUIF_REGS_BASE(cpu))
 #define CPU_CTRL_STAT_REG(cpu)			(MV_CPUIF_REGS_BASE(cpu) + 0x8)
-#define CPU_RESUME_ADDR_REG(cpu)		(MV_CPUIF_SHARED_REGS_BASE + (0x2124) + (cpu)*0x100)
-#define CPU_RESET_REG(cpu)			(MV_CPUIF_SHARED_REGS_BASE + (0x800+(cpu)*8))
-#define CPU_RESUME_CTRL_REG			(MV_CPUIF_SHARED_REGS_BASE + (0x988))
 #define CPU_RSTOUTN_MASK_REG			(MV_MISC_REGS_BASE + 0x60)
 #define CPU_SYS_SOFT_RST_REG			(MV_MISC_REGS_BASE + 0x64)
 #define CPU_L2_CTRL_REG				(MV_L2C_REGS_BASE + 0x100)
-- 
1.7.5.4

