Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:39:53 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(41): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 41
Warning (10229): Verilog HDL Expression warning at top.v(42): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 42
Warning (10229): Verilog HDL Expression warning at top.v(43): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 43
Warning (10229): Verilog HDL Expression warning at top.v(44): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 44
Warning (10229): Verilog HDL Expression warning at top.v(45): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 45
Warning (10229): Verilog HDL Expression warning at top.v(77): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 77
Warning (10229): Verilog HDL Expression warning at top.v(114): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 114
Warning (10229): Verilog HDL Expression warning at top.v(151): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 151
Warning (10229): Verilog HDL Expression warning at top.v(202): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 202
Warning (10229): Verilog HDL Expression warning at top.v(246): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 246
Warning (10229): Verilog HDL Expression warning at top.v(290): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 290
Warning (10229): Verilog HDL Expression warning at top.v(341): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 341
Warning (10229): Verilog HDL Expression warning at top.v(378): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 378
Warning (10229): Verilog HDL Expression warning at top.v(436): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 436
Warning (10229): Verilog HDL Expression warning at top.v(480): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 480
Warning (10229): Verilog HDL Expression warning at top.v(538): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 538
Warning (10229): Verilog HDL Expression warning at top.v(582): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 582
Warning (10229): Verilog HDL Expression warning at top.v(619): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 619
Warning (10229): Verilog HDL Expression warning at top.v(663): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 663
Warning (10229): Verilog HDL Expression warning at top.v(700): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 700
Warning (10229): Verilog HDL Expression warning at top.v(751): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 751
Warning (10229): Verilog HDL Expression warning at top.v(809): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 809
Warning (10229): Verilog HDL Expression warning at top.v(853): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 853
Warning (10229): Verilog HDL Expression warning at top.v(876): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 876
Warning (10229): Verilog HDL Expression warning at top.v(920): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 920
Warning (10259): Verilog HDL error at top.v(1084): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1084
Warning (10259): Verilog HDL error at top.v(1086): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1086
Warning (10229): Verilog HDL Expression warning at top.v(1119): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1119
Warning (10259): Verilog HDL error at top.v(1123): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1123
Warning (10259): Verilog HDL error at top.v(1124): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1124
Warning (10259): Verilog HDL error at top.v(1136): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1136
Warning (10259): Verilog HDL error at top.v(1137): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1137
Warning (10259): Verilog HDL error at top.v(1138): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1138
Warning (10229): Verilog HDL Expression warning at top.v(1170): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1170
Warning (10259): Verilog HDL error at top.v(1174): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1174
Warning (10259): Verilog HDL error at top.v(1175): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1175
Warning (10259): Verilog HDL error at top.v(1186): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1186
Warning (10259): Verilog HDL error at top.v(1188): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1188
Warning (10229): Verilog HDL Expression warning at top.v(1221): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1221
Warning (10259): Verilog HDL error at top.v(1225): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1225
Warning (10259): Verilog HDL error at top.v(1226): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1226
Warning (10259): Verilog HDL error at top.v(1238): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1238
Warning (10259): Verilog HDL error at top.v(1240): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1240
Warning (10259): Verilog HDL error at top.v(1241): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1241
Warning (10259): Verilog HDL error at top.v(1242): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1242
Warning (10259): Verilog HDL error at top.v(1243): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1243
Warning (10229): Verilog HDL Expression warning at top.v(1284): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1284
Warning (10259): Verilog HDL error at top.v(1288): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1288
Warning (10259): Verilog HDL error at top.v(1289): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1289
Warning (10259): Verilog HDL error at top.v(1301): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1301
Warning (10259): Verilog HDL error at top.v(1302): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1302
Warning (10259): Verilog HDL error at top.v(1304): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1304
Warning (10229): Verilog HDL Expression warning at top.v(1341): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1341
Warning (10259): Verilog HDL error at top.v(1345): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1345
Warning (10259): Verilog HDL error at top.v(1346): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1346
Warning (10259): Verilog HDL error at top.v(1358): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1358
Warning (10229): Verilog HDL Expression warning at top.v(1398): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1398
Warning (10259): Verilog HDL error at top.v(1402): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1402
Warning (10259): Verilog HDL error at top.v(1403): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1403
Warning (10259): Verilog HDL error at top.v(1414): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1414
Warning (10259): Verilog HDL error at top.v(1415): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1415
Warning (10259): Verilog HDL error at top.v(1416): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1416
Warning (10259): Verilog HDL error at top.v(1417): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1417
Warning (10229): Verilog HDL Expression warning at top.v(1461): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1461
Warning (10259): Verilog HDL error at top.v(1465): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1465
Warning (10259): Verilog HDL error at top.v(1466): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1466
Warning (10259): Verilog HDL error at top.v(1478): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1478
Warning (10259): Verilog HDL error at top.v(1480): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1480
Warning (10229): Verilog HDL Expression warning at top.v(1512): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1512
Warning (10259): Verilog HDL error at top.v(1516): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1516
Warning (10259): Verilog HDL error at top.v(1517): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1517
Warning (10259): Verilog HDL error at top.v(1530): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1530
Warning (10259): Verilog HDL error at top.v(1531): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1531
Warning (10259): Verilog HDL error at top.v(1532): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1532
Warning (10229): Verilog HDL Expression warning at top.v(1581): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1581
Warning (10259): Verilog HDL error at top.v(1585): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1585
Warning (10259): Verilog HDL error at top.v(1586): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1586
Warning (10259): Verilog HDL error at top.v(1599): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1599
Warning (10259): Verilog HDL error at top.v(1602): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1602
Warning (10229): Verilog HDL Expression warning at top.v(1638): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1638
Warning (10259): Verilog HDL error at top.v(1642): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1642
Warning (10259): Verilog HDL error at top.v(1643): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1643
Warning (10259): Verilog HDL error at top.v(1654): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1654
Warning (10259): Verilog HDL error at top.v(1655): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1655
Warning (10259): Verilog HDL error at top.v(1657): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1657
Warning (10259): Verilog HDL error at top.v(1660): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1660
Warning (10229): Verilog HDL Expression warning at top.v(1707): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1707
Warning (10259): Verilog HDL error at top.v(1711): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1711
Warning (10259): Verilog HDL error at top.v(1712): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1712
Warning (10259): Verilog HDL error at top.v(1726): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1726
Warning (10259): Verilog HDL error at top.v(1727): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1727
Warning (10229): Verilog HDL Expression warning at top.v(1764): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1764
Warning (10259): Verilog HDL error at top.v(1768): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1768
Warning (10259): Verilog HDL error at top.v(1769): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1769
Warning (10259): Verilog HDL error at top.v(1780): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1780
Warning (10259): Verilog HDL error at top.v(1781): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1781
Warning (10229): Verilog HDL Expression warning at top.v(1815): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1815
Warning (10259): Verilog HDL error at top.v(1819): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1819
Warning (10259): Verilog HDL error at top.v(1820): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1820
Warning (10259): Verilog HDL error at top.v(1833): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1833
Warning (10259): Verilog HDL error at top.v(1834): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1834
Warning (10259): Verilog HDL error at top.v(1836): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1836
Warning (10229): Verilog HDL Expression warning at top.v(1872): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1872
Warning (10259): Verilog HDL error at top.v(1876): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1876
Warning (10259): Verilog HDL error at top.v(1877): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1877
Warning (10259): Verilog HDL error at top.v(1888): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1888
Warning (10259): Verilog HDL error at top.v(1889): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1889
Warning (10259): Verilog HDL error at top.v(1892): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1892
Warning (10229): Verilog HDL Expression warning at top.v(1923): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1923
Warning (10259): Verilog HDL error at top.v(1927): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1927
Warning (10259): Verilog HDL error at top.v(1928): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1928
Warning (10259): Verilog HDL error at top.v(1939): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1939
Warning (10259): Verilog HDL error at top.v(1940): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1940
Warning (10259): Verilog HDL error at top.v(1942): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1942
Warning (10259): Verilog HDL error at top.v(1944): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1944
Warning (10229): Verilog HDL Expression warning at top.v(1986): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1986
Warning (10259): Verilog HDL error at top.v(1990): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1990
Warning (10259): Verilog HDL error at top.v(1991): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1991
Warning (10259): Verilog HDL error at top.v(2002): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2002
Warning (10259): Verilog HDL error at top.v(2004): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2004
Warning (10259): Verilog HDL error at top.v(2007): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2007
Warning (10229): Verilog HDL Expression warning at top.v(2055): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2055
Warning (10259): Verilog HDL error at top.v(2059): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2059
Warning (10259): Verilog HDL error at top.v(2060): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2060
Warning (10259): Verilog HDL error at top.v(2071): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2071
Warning (10259): Verilog HDL error at top.v(2073): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2073
Warning (10259): Verilog HDL error at top.v(2075): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2075
Warning (10229): Verilog HDL Expression warning at top.v(2112): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2112
Warning (10259): Verilog HDL error at top.v(2116): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2116
Warning (10259): Verilog HDL error at top.v(2117): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2117
Warning (10259): Verilog HDL error at top.v(2128): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2128
Warning (10259): Verilog HDL error at top.v(2129): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2129
Warning (10259): Verilog HDL error at top.v(2130): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2130
Warning (10229): Verilog HDL Expression warning at top.v(2151): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2151
Warning (10259): Verilog HDL error at top.v(2155): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2155
Warning (10259): Verilog HDL error at top.v(2156): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2156
Warning (10259): Verilog HDL error at top.v(2167): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2167
Warning (10259): Verilog HDL error at top.v(2169): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2169
Warning (10259): Verilog HDL error at top.v(2170): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2170
Warning (10229): Verilog HDL Expression warning at top.v(2208): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2208
Warning (10259): Verilog HDL error at top.v(2212): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2212
Warning (10259): Verilog HDL error at top.v(2213): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 2213
Warning (10229): Verilog HDL Expression warning at top.v(2265): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2265
Warning (10229): Verilog HDL Expression warning at top.v(2266): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2266
Warning (10229): Verilog HDL Expression warning at top.v(2267): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2267
Warning (10229): Verilog HDL Expression warning at top.v(2268): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2268
Warning (10229): Verilog HDL Expression warning at top.v(2269): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2269
Warning (10229): Verilog HDL Expression warning at top.v(2270): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2270
Warning (10229): Verilog HDL Expression warning at top.v(2271): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2271
Warning (10229): Verilog HDL Expression warning at top.v(2272): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2272
Warning (10229): Verilog HDL Expression warning at top.v(2273): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2273
Warning (10229): Verilog HDL Expression warning at top.v(2274): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 2274
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(973): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 973
Warning (10230): Verilog HDL assignment warning at top.v(1089): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1089
Warning (10230): Verilog HDL assignment warning at top.v(1113): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1113
Warning (10230): Verilog HDL assignment warning at top.v(1140): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1140
Warning (10230): Verilog HDL assignment warning at top.v(1164): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1164
Warning (10230): Verilog HDL assignment warning at top.v(1191): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1191
Warning (10230): Verilog HDL assignment warning at top.v(1215): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1215
Warning (10230): Verilog HDL assignment warning at top.v(1244): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1244
Warning (10230): Verilog HDL assignment warning at top.v(1278): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1278
Warning (10230): Verilog HDL assignment warning at top.v(1306): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1306
Warning (10230): Verilog HDL assignment warning at top.v(1335): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1335
Warning (10230): Verilog HDL assignment warning at top.v(1363): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1363
Warning (10230): Verilog HDL assignment warning at top.v(1392): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1392
Warning (10230): Verilog HDL assignment warning at top.v(1421): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1421
Warning (10230): Verilog HDL assignment warning at top.v(1455): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1455
Warning (10230): Verilog HDL assignment warning at top.v(1482): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1482
Warning (10230): Verilog HDL assignment warning at top.v(1506): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1506
Warning (10230): Verilog HDL assignment warning at top.v(1536): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1536
Warning (10230): Verilog HDL assignment warning at top.v(1575): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1575
Warning (10230): Verilog HDL assignment warning at top.v(1603): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1603
Warning (10230): Verilog HDL assignment warning at top.v(1632): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1632
Warning (10230): Verilog HDL assignment warning at top.v(1662): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1662
Warning (10230): Verilog HDL assignment warning at top.v(1701): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1701
Warning (10230): Verilog HDL assignment warning at top.v(1729): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1729
Warning (10230): Verilog HDL assignment warning at top.v(1758): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1758
Warning (10230): Verilog HDL assignment warning at top.v(1785): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1785
Warning (10230): Verilog HDL assignment warning at top.v(1809): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1809
Warning (10230): Verilog HDL assignment warning at top.v(1837): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1837
Warning (10230): Verilog HDL assignment warning at top.v(1866): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1866
Warning (10230): Verilog HDL assignment warning at top.v(1893): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1893
Warning (10230): Verilog HDL assignment warning at top.v(1917): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1917
Warning (10230): Verilog HDL assignment warning at top.v(1946): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1946
Warning (10230): Verilog HDL assignment warning at top.v(1980): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 1980
Warning (10230): Verilog HDL assignment warning at top.v(2010): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2010
Warning (10230): Verilog HDL assignment warning at top.v(2049): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2049
Warning (10230): Verilog HDL assignment warning at top.v(2077): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2077
Warning (10230): Verilog HDL assignment warning at top.v(2106): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2106
Warning (10230): Verilog HDL assignment warning at top.v(2131): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2131
Warning (10230): Verilog HDL assignment warning at top.v(2145): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2145
Warning (10230): Verilog HDL assignment warning at top.v(2173): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2173
Warning (10230): Verilog HDL assignment warning at top.v(2202): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 2202
Warning (10230): Verilog HDL assignment warning at top.v(2293): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 2293
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 1513 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 1326 logic cells
    Info (21062): Implemented 120 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 257 warnings
    Info: Peak virtual memory: 1261 megabytes
    Info: Processing ended: Thu Apr 20 17:40:16 2017
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:46
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Apr 20 17:40:21 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 344 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 800 registers into blocks of type DSP block
    Extra Info (176220): Created 640 register duplicates
Error (184036): Cannot place the following 8 DSP cells -- a legal placement which satisfies all the DSP requirements could not be found
    Info (184037): Node "Mult30~8"
    Info (184037): Node "Mult29~8"
    Info (184037): Node "Mult7~8"
    Info (184037): Node "Mult6~8"
    Info (184037): Node "Mult2~8"
    Info (184037): Node "Mult1~8"
    Info (184037): Node "Mult24~8"
    Info (184037): Node "Mult23~8"
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:08
Error (11802): Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Info (144001): Generated suppressed messages file /home/cactus/proj/migen-playground/build/top.fit.smsg
Error: Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 1540 megabytes
    Error: Processing ended: Thu Apr 20 17:40:44 2017
    Error: Elapsed time: 00:00:23
    Error: Total CPU time (on all processors): 00:00:23
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,..................................................wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
