#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 22 13:11:40 2024
# Process ID: 17148
# Current directory: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23368 D:\BRUFACE\MA2\S02\advancedDigitalArchi\Ex\lab04\cellularAutomatons\cellularAutomatons.xpr
# Log file: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/vivado.log
# Journal file: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 714.438 ; gain = 101.465
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'nextState' is not permitted [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v:12]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'nextState' is not permitted [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v:15]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'nextState' is not permitted [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.caCell
Compiling module xil_defaultlib.ca_1D_default
Compiling module xil_defaultlib.tb_ca_1D
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ca_1D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ca_1D_behav -key {Behavioral:sim_1:Functional:tb_ca_1D} -tclbatch {tb_ca_1D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_ca_1D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ca_1D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 790.301 ; gain = 7.512
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'nextState' is not permitted [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'nextState' is not permitted [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.caCell
Compiling module xil_defaultlib.ca_1D_default
Compiling module xil_defaultlib.tb_ca_1D
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ca_1D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ca_1D_behav -key {Behavioral:sim_1:Functional:tb_ca_1D} -tclbatch {tb_ca_1D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_ca_1D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ca_1D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.caCell
Compiling module xil_defaultlib.ca_1D_default
Compiling module xil_defaultlib.tb_ca_1D
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ca_1D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ca_1D_behav -key {Behavioral:sim_1:Functional:tb_ca_1D} -tclbatch {tb_ca_1D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_ca_1D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ca_1D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.caCell
Compiling module xil_defaultlib.ca_1D_default
Compiling module xil_defaultlib.tb_ca_1D
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ca_1D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ca_1D_behav -key {Behavioral:sim_1:Functional:tb_ca_1D} -tclbatch {tb_ca_1D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_ca_1D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 0 ps  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ca_1D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'currentState' on this module [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v:35]
ERROR: [VRFC 10-3180] cannot find port 'nextState' on this module [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v:12]
ERROR: [VRFC 10-3180] cannot find port 'nextState' on this module [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.caCell
Compiling module xil_defaultlib.ca_1D_default
Compiling module xil_defaultlib.tb_ca_1D
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ca_1D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ca_1D_behav -key {Behavioral:sim_1:Functional:tb_ca_1D} -tclbatch {tb_ca_1D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_ca_1D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ca_1D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed May 22 14:46:43 2024] Launched synth_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed May 22 14:47:26 2024] Launched impl_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1637.477 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1637.477 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1637.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.105 ; gain = 943.434
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power -name {power_2}
Command: report_power -name power_2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_utilization -name utilization_1
export_ip_user_files -of_objects  [get_files D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/constrs_1/new/caConstraints.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/constrs_1/new/caConstraints.xdc
close [ open D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/constrs_1/new/arrayCAConstraints.xdc w ]
add_files -fileset constrs_1 D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/constrs_1/new/arrayCAConstraints.xdc
set_property target_constrs_file D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/constrs_1/new/arrayCAConstraints.xdc [current_fileset -constrset]
set_property is_enabled false [get_files  D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_caCell.v]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed May 22 14:54:42 2024] Launched synth_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1/runme.log
[Wed May 22 14:54:42 2024] Launched impl_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1999.555 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1999.555 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.caCell
Compiling module xil_defaultlib.ca_1D_default
Compiling module xil_defaultlib.tb_ca_1D
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ca_1D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ca_1D_behav -key {Behavioral:sim_1:Functional:tb_ca_1D} -tclbatch {tb_ca_1D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_ca_1D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ca_1D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2427.672 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed May 22 14:57:26 2024] Launched synth_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1/runme.log
[Wed May 22 14:57:26 2024] Launched impl_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2427.672 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2427.672 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.977 ; gain = 0.000
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_power -name power_1
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/impl/timing/xsim/tb_ca_1D_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/impl/timing/xsim/tb_ca_1D_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/impl/timing/xsim/tb_ca_1D_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/impl/timing/xsim/tb_ca_1D_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/impl/timing/xsim/tb_ca_1D_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-311] analyzing module caCell_0
INFO: [VRFC 10-311] analyzing module caCell_1
INFO: [VRFC 10-311] analyzing module caCell_2
INFO: [VRFC 10-311] analyzing module caCell_3
INFO: [VRFC 10-311] analyzing module caCell_4
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/impl/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_ca_1D_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_ca_1D_time_impl.sdf", for root module "tb_ca_1D/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_ca_1D_time_impl.sdf", for root module "tb_ca_1D/DUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.caCell
Compiling module xil_defaultlib.caCell_0
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.caCell_1
Compiling module xil_defaultlib.caCell_2
Compiling module xil_defaultlib.caCell_3
Compiling module xil_defaultlib.caCell_4
Compiling module xil_defaultlib.ca_1D
Compiling module xil_defaultlib.tb_ca_1D
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ca_1D_time_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/impl/timing/xsim/xsim.dir/tb_ca_1D_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 22 15:09:20 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ca_1D_time_impl -key {Post-Implementation:sim_1:Timing:tb_ca_1D} -tclbatch {tb_ca_1D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_ca_1D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ca_1D_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.977 ; gain = 0.000
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.caCell
Compiling module xil_defaultlib.ca_1D_default
Compiling module xil_defaultlib.tb_ca_1D
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ca_1D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ca_1D_behav -key {Behavioral:sim_1:Functional:tb_ca_1D} -tclbatch {tb_ca_1D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_ca_1D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ca_1D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.977 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed May 22 15:10:30 2024] Launched synth_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1/runme.log
[Wed May 22 15:10:30 2024] Launched impl_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2477.977 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2477.977 ; gain = 0.000
report_utilization -name utilization_1
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.caCell
Compiling module xil_defaultlib.ca_1D_default
Compiling module xil_defaultlib.tb_ca_1D
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ca_1D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ca_1D_behav -key {Behavioral:sim_1:Functional:tb_ca_1D} -tclbatch {tb_ca_1D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_ca_1D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ca_1D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed May 22 15:16:33 2024] Launched synth_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1/runme.log
[Wed May 22 15:16:33 2024] Launched impl_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2545.547 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2545.547 ; gain = 0.000
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization -name utilization_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.caCell
Compiling module xil_defaultlib.ca_1D_default
Compiling module xil_defaultlib.tb_ca_1D
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ca_1D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ca_1D_behav -key {Behavioral:sim_1:Functional:tb_ca_1D} -tclbatch {tb_ca_1D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_ca_1D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ca_1D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed May 22 15:21:32 2024] Launched synth_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1/runme.log
[Wed May 22 15:21:32 2024] Launched impl_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2560.883 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2560.883 ; gain = 0.000
report_utilization -name utilization_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
ERROR: [VRFC 10-2989] 'left' is not declared [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v:44]
ERROR: [VRFC 10-2989] 'right' is not declared [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v:45]
ERROR: [VRFC 10-2989] 'left' is not declared [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v:56]
ERROR: [VRFC 10-2989] 'right' is not declared [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v:57]
ERROR: [VRFC 10-2865] module 'tb_ca_1D' ignored due to previous errors [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ca_1D' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ca_1D_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module caCell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ca_1D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sim_1/new/tb_ca_1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ca_1D
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 18f3c2b809034d0c8933639c42d056f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ca_1D_behav xil_defaultlib.tb_ca_1D xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.caCell
Compiling module xil_defaultlib.ca_1D_default
Compiling module xil_defaultlib.tb_ca_1D
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ca_1D_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ca_1D_behav -key {Behavioral:sim_1:Functional:tb_ca_1D} -tclbatch {tb_ca_1D.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_ca_1D.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ca_1D_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed May 22 15:59:15 2024] Launched synth_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/synth_1/runme.log
[Wed May 22 15:59:15 2024] Launched impl_1...
Run output will be captured here: D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2628.844 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2628.844 ; gain = 0.000
report_utilization -name utilization_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ca_1D
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ca_1D' [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v:1]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'caCell' [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v:23]
INFO: [Synth 8-226] default block is never used [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v:41]
WARNING: [Synth 8-5788] Register currentState_reg in module caCell is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v:33]
INFO: [Synth 8-6155] done synthesizing module 'caCell' (1#1) [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/caCell.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ca_1D' (2#1) [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/sources_1/new/ca_1D.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.844 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.844 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2628.844 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/constrs_1/new/arrayCAConstraints.xdc]
Finished Parsing XDC File [D:/BRUFACE/MA2/S02/advancedDigitalArchi/Ex/lab04/cellularAutomatons/cellularAutomatons.srcs/constrs_1/new/arrayCAConstraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2628.844 ; gain = 0.000
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 22 16:12:32 2024...
