

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER1_XNOR_POP'
================================================================
* Date:           Mon Mar  2 00:04:10 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        mnist_mlp_bgn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    16007|    16007|  0.160 ms|  0.160 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LAYER1_XNOR_POP  |    16005|    16005|         7|          1|          1|  16000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.12>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%popcount_acc = alloca i32 1" [bgn_inference.cpp:49]   --->   Operation 10 'alloca' 'popcount_acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [bgn_inference.cpp:52]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bgn_inference.cpp:48]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln48_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln48"   --->   Operation 14 'read' 'sext_ln48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln48_cast = sext i62 %sext_ln48_read"   --->   Operation 15 'sext' 'sext_ln48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %hidden_out, i64 666, i64 19, i64 18446744073709551615, i1 0"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i13 %bn_offset, i64 666, i64 33, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bn_scale, i64 666, i64 33, i64 18446744073709551615, i1 0"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_img, i64 666, i64 207, i64 1, i1 0"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_6, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16384, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln48 = store i10 0, i10 %i" [bgn_inference.cpp:48]   --->   Operation 23 'store' 'store_ln48' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln52 = store i5 0, i5 %j" [bgn_inference.cpp:52]   --->   Operation 24 'store' 'store_ln52' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln49 = store i10 0, i10 %popcount_acc" [bgn_inference.cpp:49]   --->   Operation 25 'store' 'store_ln49' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [bgn_inference.cpp:48]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.52ns)   --->   "%icmp_ln48 = icmp_eq  i14 %indvar_flatten_load, i14 16000" [bgn_inference.cpp:48]   --->   Operation 29 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.52ns)   --->   "%add_ln48 = add i14 %indvar_flatten_load, i14 1" [bgn_inference.cpp:48]   --->   Operation 30 'add' 'add_ln48' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.end, void %for.inc47.preheader.exitStub" [bgn_inference.cpp:48]   --->   Operation 31 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln48 = store i14 %add_ln48, i14 %indvar_flatten" [bgn_inference.cpp:48]   --->   Operation 32 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [bgn_inference.cpp:52]   --->   Operation 33 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln48_cast" [bgn_inference.cpp:48]   --->   Operation 34 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%icmp_ln52 = icmp_eq  i5 %j_load, i5 25" [bgn_inference.cpp:52]   --->   Operation 35 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%select_ln48 = select i1 %icmp_ln52, i5 0, i5 %j_load" [bgn_inference.cpp:48]   --->   Operation 36 'select' 'select_ln48' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %select_ln48" [bgn_inference.cpp:52]   --->   Operation 37 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] ( I:7.30ns O:7.30ns )   --->   "%w = read i32 @_ssdm_op_Read.m_axi.i32.p1i32, i32 %gmem0_addr" [bgn_inference.cpp:56]   --->   Operation 38 'read' 'w' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %zext_ln52" [bgn_inference.cpp:57]   --->   Operation 39 'getelementptr' 'input_img_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (0.00ns)   --->   "%in = load i5 %input_img_addr" [bgn_inference.cpp:57]   --->   Operation 40 'load' 'in' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_2 : Operation 41 [1/1] (1.02ns)   --->   "%add_ln52 = add i5 %select_ln48, i5 1" [bgn_inference.cpp:52]   --->   Operation 41 'add' 'add_ln52' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.02ns)   --->   "%icmp_ln52_1 = icmp_eq  i5 %add_ln52, i5 25" [bgn_inference.cpp:52]   --->   Operation 42 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_1, void %new.latch.for.body4.split, void %last.iter.for.body4.split" [bgn_inference.cpp:52]   --->   Operation 43 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.29ns)   --->   "%store_ln52 = store i5 %add_ln52, i5 %j" [bgn_inference.cpp:52]   --->   Operation 44 'store' 'store_ln52' <Predicate = true> <Delay = 1.29>

State 3 <SV = 2> <Delay = 5.18>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [bgn_inference.cpp:48]   --->   Operation 45 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.41ns)   --->   "%add_ln48_1 = add i10 %i_load, i10 1" [bgn_inference.cpp:48]   --->   Operation 46 'add' 'add_ln48_1' <Predicate = (icmp_ln52)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.99ns)   --->   "%select_ln48_2 = select i1 %icmp_ln52, i10 %add_ln48_1, i10 %i_load" [bgn_inference.cpp:48]   --->   Operation 47 'select' 'select_ln48_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i10 %select_ln48_2" [bgn_inference.cpp:48]   --->   Operation 48 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] ( I:0.00ns O:0.00ns )   --->   "%in = load i5 %input_img_addr" [bgn_inference.cpp:57]   --->   Operation 49 'load' 'in' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xnor_res)   --->   "%xor_ln59 = xor i32 %w, i32 4294967295" [bgn_inference.cpp:59]   --->   Operation 50 'xor' 'xor_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.80ns) (out node of the LUT)   --->   "%xnor_res = xor i32 %in, i32 %xor_ln59" [bgn_inference.cpp:59]   --->   Operation 51 'xor' 'xnor_res' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i32 %xnor_res" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 52 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i1 %trunc_ln15" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 53 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 1" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 54 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i1 %tmp" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 55 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 2" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 56 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i1 %tmp_1" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 57 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 3" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 58 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i1 %tmp_2" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 59 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 4" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 60 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i1 %tmp_3" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 61 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 5" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 62 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i1 %tmp_4" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 63 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 6" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 64 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln15_6 = zext i1 %tmp_5" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 65 'zext' 'zext_ln15_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 7" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 66 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln15_7 = zext i1 %tmp_6" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 67 'zext' 'zext_ln15_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 8" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 68 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln15_8 = zext i1 %tmp_7" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 69 'zext' 'zext_ln15_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 9" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 70 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln15_9 = zext i1 %tmp_8" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 71 'zext' 'zext_ln15_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 10" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 72 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln15_10 = zext i1 %tmp_9" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 73 'zext' 'zext_ln15_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 11" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 74 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln15_11 = zext i1 %tmp_10" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 75 'zext' 'zext_ln15_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 12" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 76 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln15_12 = zext i1 %tmp_11" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 77 'zext' 'zext_ln15_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 13" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 78 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln15_13 = zext i1 %tmp_12" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 79 'zext' 'zext_ln15_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 14" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 80 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln15_14 = zext i1 %tmp_13" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 81 'zext' 'zext_ln15_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 15" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 82 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln15_15 = zext i1 %tmp_14" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 83 'zext' 'zext_ln15_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 16" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 84 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln15_16 = zext i1 %tmp_15" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 85 'zext' 'zext_ln15_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 17" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 86 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln15_17 = zext i1 %tmp_16" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 87 'zext' 'zext_ln15_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 18" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 88 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln15_18 = zext i1 %tmp_17" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 89 'zext' 'zext_ln15_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 19" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 90 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln15_19 = zext i1 %tmp_18" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 91 'zext' 'zext_ln15_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 20" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 92 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln15_20 = zext i1 %tmp_19" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 93 'zext' 'zext_ln15_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 21" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 94 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln15_21 = zext i1 %tmp_20" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 95 'zext' 'zext_ln15_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 22" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 96 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln15_22 = zext i1 %tmp_21" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 97 'zext' 'zext_ln15_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 23" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 98 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln15_23 = zext i1 %tmp_22" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 99 'zext' 'zext_ln15_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 24" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 100 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln15_24 = zext i1 %tmp_23" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 101 'zext' 'zext_ln15_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 25" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 102 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln15_25 = zext i1 %tmp_24" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 103 'zext' 'zext_ln15_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 26" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 104 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln15_26 = zext i1 %tmp_25" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 105 'zext' 'zext_ln15_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 27" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 106 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln15_27 = zext i1 %tmp_26" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 107 'zext' 'zext_ln15_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 28" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 108 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln15_28 = zext i1 %tmp_27" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 109 'zext' 'zext_ln15_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 29" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 110 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln15_29 = zext i1 %tmp_28" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 111 'zext' 'zext_ln15_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 30" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 112 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln15_30 = zext i1 %tmp_29" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 113 'zext' 'zext_ln15_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_res, i32 31" [bgn_inference.cpp:15->bgn_inference.cpp:60]   --->   Operation 114 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i1 %tmp_30" [bgn_inference.cpp:60]   --->   Operation 115 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.43ns)   --->   "%add_ln60 = add i2 %zext_ln15, i2 %zext_ln15_1" [bgn_inference.cpp:60]   --->   Operation 116 'add' 'add_ln60' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i2 %add_ln60" [bgn_inference.cpp:60]   --->   Operation 117 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.43ns)   --->   "%add_ln60_1 = add i2 %zext_ln15_2, i2 %zext_ln15_3" [bgn_inference.cpp:60]   --->   Operation 118 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i2 %add_ln60_1" [bgn_inference.cpp:60]   --->   Operation 119 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.63ns)   --->   "%add_ln60_2 = add i3 %zext_ln60_2, i3 %zext_ln60_1" [bgn_inference.cpp:60]   --->   Operation 120 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i3 %add_ln60_2" [bgn_inference.cpp:60]   --->   Operation 121 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.43ns)   --->   "%add_ln60_3 = add i2 %zext_ln15_4, i2 %zext_ln15_5" [bgn_inference.cpp:60]   --->   Operation 122 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i2 %add_ln60_3" [bgn_inference.cpp:60]   --->   Operation 123 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.43ns)   --->   "%add_ln60_4 = add i2 %zext_ln15_6, i2 %zext_ln15_7" [bgn_inference.cpp:60]   --->   Operation 124 'add' 'add_ln60_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i2 %add_ln60_4" [bgn_inference.cpp:60]   --->   Operation 125 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.63ns)   --->   "%add_ln60_5 = add i3 %zext_ln60_5, i3 %zext_ln60_4" [bgn_inference.cpp:60]   --->   Operation 126 'add' 'add_ln60_5' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i3 %add_ln60_5" [bgn_inference.cpp:60]   --->   Operation 127 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.76ns)   --->   "%add_ln60_6 = add i4 %zext_ln60_6, i4 %zext_ln60_3" [bgn_inference.cpp:60]   --->   Operation 128 'add' 'add_ln60_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i4 %add_ln60_6" [bgn_inference.cpp:60]   --->   Operation 129 'zext' 'zext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.43ns)   --->   "%add_ln60_7 = add i2 %zext_ln15_8, i2 %zext_ln15_9" [bgn_inference.cpp:60]   --->   Operation 130 'add' 'add_ln60_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i2 %add_ln60_7" [bgn_inference.cpp:60]   --->   Operation 131 'zext' 'zext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.43ns)   --->   "%add_ln60_8 = add i2 %zext_ln15_10, i2 %zext_ln15_11" [bgn_inference.cpp:60]   --->   Operation 132 'add' 'add_ln60_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i2 %add_ln60_8" [bgn_inference.cpp:60]   --->   Operation 133 'zext' 'zext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.63ns)   --->   "%add_ln60_9 = add i3 %zext_ln60_9, i3 %zext_ln60_8" [bgn_inference.cpp:60]   --->   Operation 134 'add' 'add_ln60_9' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln60_10 = zext i3 %add_ln60_9" [bgn_inference.cpp:60]   --->   Operation 135 'zext' 'zext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.43ns)   --->   "%add_ln60_10 = add i2 %zext_ln15_12, i2 %zext_ln15_13" [bgn_inference.cpp:60]   --->   Operation 136 'add' 'add_ln60_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln60_11 = zext i2 %add_ln60_10" [bgn_inference.cpp:60]   --->   Operation 137 'zext' 'zext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.43ns)   --->   "%add_ln60_11 = add i2 %zext_ln15_14, i2 %zext_ln15_15" [bgn_inference.cpp:60]   --->   Operation 138 'add' 'add_ln60_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln60_12 = zext i2 %add_ln60_11" [bgn_inference.cpp:60]   --->   Operation 139 'zext' 'zext_ln60_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.63ns)   --->   "%add_ln60_12 = add i3 %zext_ln60_12, i3 %zext_ln60_11" [bgn_inference.cpp:60]   --->   Operation 140 'add' 'add_ln60_12' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln60_13 = zext i3 %add_ln60_12" [bgn_inference.cpp:60]   --->   Operation 141 'zext' 'zext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.76ns)   --->   "%add_ln60_13 = add i4 %zext_ln60_13, i4 %zext_ln60_10" [bgn_inference.cpp:60]   --->   Operation 142 'add' 'add_ln60_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln60_14 = zext i4 %add_ln60_13" [bgn_inference.cpp:60]   --->   Operation 143 'zext' 'zext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.99ns)   --->   "%add_ln60_14 = add i5 %zext_ln60_14, i5 %zext_ln60_7" [bgn_inference.cpp:60]   --->   Operation 144 'add' 'add_ln60_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln60_15 = zext i5 %add_ln60_14" [bgn_inference.cpp:60]   --->   Operation 145 'zext' 'zext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.43ns)   --->   "%add_ln60_15 = add i2 %zext_ln15_16, i2 %zext_ln15_17" [bgn_inference.cpp:60]   --->   Operation 146 'add' 'add_ln60_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln60_16 = zext i2 %add_ln60_15" [bgn_inference.cpp:60]   --->   Operation 147 'zext' 'zext_ln60_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.43ns)   --->   "%add_ln60_16 = add i2 %zext_ln15_18, i2 %zext_ln15_19" [bgn_inference.cpp:60]   --->   Operation 148 'add' 'add_ln60_16' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln60_17 = zext i2 %add_ln60_16" [bgn_inference.cpp:60]   --->   Operation 149 'zext' 'zext_ln60_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.63ns)   --->   "%add_ln60_17 = add i3 %zext_ln60_17, i3 %zext_ln60_16" [bgn_inference.cpp:60]   --->   Operation 150 'add' 'add_ln60_17' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln60_18 = zext i3 %add_ln60_17" [bgn_inference.cpp:60]   --->   Operation 151 'zext' 'zext_ln60_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.43ns)   --->   "%add_ln60_18 = add i2 %zext_ln15_20, i2 %zext_ln15_21" [bgn_inference.cpp:60]   --->   Operation 152 'add' 'add_ln60_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln60_19 = zext i2 %add_ln60_18" [bgn_inference.cpp:60]   --->   Operation 153 'zext' 'zext_ln60_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.43ns)   --->   "%add_ln60_19 = add i2 %zext_ln15_22, i2 %zext_ln15_23" [bgn_inference.cpp:60]   --->   Operation 154 'add' 'add_ln60_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln60_20 = zext i2 %add_ln60_19" [bgn_inference.cpp:60]   --->   Operation 155 'zext' 'zext_ln60_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.63ns)   --->   "%add_ln60_20 = add i3 %zext_ln60_20, i3 %zext_ln60_19" [bgn_inference.cpp:60]   --->   Operation 156 'add' 'add_ln60_20' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln60_21 = zext i3 %add_ln60_20" [bgn_inference.cpp:60]   --->   Operation 157 'zext' 'zext_ln60_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.76ns)   --->   "%add_ln60_21 = add i4 %zext_ln60_21, i4 %zext_ln60_18" [bgn_inference.cpp:60]   --->   Operation 158 'add' 'add_ln60_21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln60_22 = zext i4 %add_ln60_21" [bgn_inference.cpp:60]   --->   Operation 159 'zext' 'zext_ln60_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.43ns)   --->   "%add_ln60_22 = add i2 %zext_ln15_24, i2 %zext_ln15_25" [bgn_inference.cpp:60]   --->   Operation 160 'add' 'add_ln60_22' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln60_23 = zext i2 %add_ln60_22" [bgn_inference.cpp:60]   --->   Operation 161 'zext' 'zext_ln60_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.43ns)   --->   "%add_ln60_23 = add i2 %zext_ln15_26, i2 %zext_ln15_27" [bgn_inference.cpp:60]   --->   Operation 162 'add' 'add_ln60_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln60_24 = zext i2 %add_ln60_23" [bgn_inference.cpp:60]   --->   Operation 163 'zext' 'zext_ln60_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.63ns)   --->   "%add_ln60_24 = add i3 %zext_ln60_24, i3 %zext_ln60_23" [bgn_inference.cpp:60]   --->   Operation 164 'add' 'add_ln60_24' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln60_25 = zext i3 %add_ln60_24" [bgn_inference.cpp:60]   --->   Operation 165 'zext' 'zext_ln60_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.43ns)   --->   "%add_ln60_25 = add i2 %zext_ln15_28, i2 %zext_ln15_29" [bgn_inference.cpp:60]   --->   Operation 166 'add' 'add_ln60_25' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln60_26 = zext i2 %add_ln60_25" [bgn_inference.cpp:60]   --->   Operation 167 'zext' 'zext_ln60_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.43ns)   --->   "%add_ln60_26 = add i2 %zext_ln15_30, i2 %zext_ln60" [bgn_inference.cpp:60]   --->   Operation 168 'add' 'add_ln60_26' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln60_27 = zext i2 %add_ln60_26" [bgn_inference.cpp:60]   --->   Operation 169 'zext' 'zext_ln60_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.63ns)   --->   "%add_ln60_27 = add i3 %zext_ln60_27, i3 %zext_ln60_26" [bgn_inference.cpp:60]   --->   Operation 170 'add' 'add_ln60_27' <Predicate = true> <Delay = 0.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln60_28 = zext i3 %add_ln60_27" [bgn_inference.cpp:60]   --->   Operation 171 'zext' 'zext_ln60_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.76ns)   --->   "%add_ln60_28 = add i4 %zext_ln60_28, i4 %zext_ln60_25" [bgn_inference.cpp:60]   --->   Operation 172 'add' 'add_ln60_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln60_29 = zext i4 %add_ln60_28" [bgn_inference.cpp:60]   --->   Operation 173 'zext' 'zext_ln60_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.99ns)   --->   "%add_ln60_29 = add i5 %zext_ln60_29, i5 %zext_ln60_22" [bgn_inference.cpp:60]   --->   Operation 174 'add' 'add_ln60_29' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln60_30 = zext i5 %add_ln60_29" [bgn_inference.cpp:60]   --->   Operation 175 'zext' 'zext_ln60_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.02ns)   --->   "%add_ln60_30 = add i6 %zext_ln60_30, i6 %zext_ln60_15" [bgn_inference.cpp:60]   --->   Operation 176 'add' 'add_ln60_30' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%bn_scale_addr = getelementptr i5 %bn_scale, i64 0, i64 %zext_ln48" [bgn_inference.cpp:66]   --->   Operation 177 'getelementptr' 'bn_scale_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (2.77ns)   --->   "%bn_scale_load = load i10 %bn_scale_addr" [bgn_inference.cpp:66]   --->   Operation 178 'load' 'bn_scale_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 640> <ROM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%bn_offset_addr = getelementptr i13 %bn_offset, i64 0, i64 %zext_ln48" [bgn_inference.cpp:67]   --->   Operation 179 'getelementptr' 'bn_offset_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (2.77ns)   --->   "%bn_offset_load = load i10 %bn_offset_addr" [bgn_inference.cpp:67]   --->   Operation 180 'load' 'bn_offset_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 640> <ROM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%hidden_out_addr = getelementptr i7 %hidden_out, i64 0, i64 %zext_ln48" [bgn_inference.cpp:70]   --->   Operation 181 'getelementptr' 'hidden_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.29ns)   --->   "%store_ln48 = store i10 %select_ln48_2, i10 %i" [bgn_inference.cpp:48]   --->   Operation 182 'store' 'store_ln48' <Predicate = true> <Delay = 1.29>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%popcount_acc_load = load i10 %popcount_acc" [bgn_inference.cpp:48]   --->   Operation 183 'load' 'popcount_acc_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node popcount_acc_1)   --->   "%select_ln48_1 = select i1 %icmp_ln52, i10 0, i10 %popcount_acc_load" [bgn_inference.cpp:48]   --->   Operation 184 'select' 'select_ln48_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node popcount_acc_1)   --->   "%zext_ln60_31 = zext i6 %add_ln60_30" [bgn_inference.cpp:60]   --->   Operation 185 'zext' 'zext_ln60_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.41ns) (out node of the LUT)   --->   "%popcount_acc_1 = add i10 %select_ln48_1, i10 %zext_ln60_31" [bgn_inference.cpp:60]   --->   Operation 186 'add' 'popcount_acc_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %popcount_acc_1, i1 0" [bgn_inference.cpp:63]   --->   Operation 187 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (1.48ns)   --->   "%bipolar_val = add i11 %shl_ln, i11 1264" [bgn_inference.cpp:63]   --->   Operation 188 'add' 'bipolar_val' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/2] ( I:2.77ns O:2.77ns )   --->   "%bn_scale_load = load i10 %bn_scale_addr" [bgn_inference.cpp:66]   --->   Operation 189 'load' 'bn_scale_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 5> <Depth = 640> <ROM>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i11 %bipolar_val" [bgn_inference.cpp:66]   --->   Operation 190 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i5 %bn_scale_load" [bgn_inference.cpp:66]   --->   Operation 191 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [3/3] (0.98ns) (grouped into DSP with root node bn_calc)   --->   "%mul_ln66 = mul i16 %sext_ln66, i16 %zext_ln66" [bgn_inference.cpp:66]   --->   Operation 192 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 193 [1/2] ( I:2.77ns O:2.77ns )   --->   "%bn_offset_load = load i10 %bn_offset_addr" [bgn_inference.cpp:67]   --->   Operation 193 'load' 'bn_offset_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 640> <ROM>
ST_4 : Operation 194 [1/1] (1.29ns)   --->   "%store_ln49 = store i10 %popcount_acc_1, i10 %popcount_acc" [bgn_inference.cpp:49]   --->   Operation 194 'store' 'store_ln49' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body4" [bgn_inference.cpp:52]   --->   Operation 195 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.98>
ST_5 : Operation 196 [2/3] (0.98ns) (grouped into DSP with root node bn_calc)   --->   "%mul_ln66 = mul i16 %sext_ln66, i16 %zext_ln66" [bgn_inference.cpp:66]   --->   Operation 196 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 197 [1/3] (0.00ns) (grouped into DSP with root node bn_calc)   --->   "%mul_ln66 = mul i16 %sext_ln66, i16 %zext_ln66" [bgn_inference.cpp:66]   --->   Operation 197 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i13 %bn_offset_load" [bgn_inference.cpp:66]   --->   Operation 198 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [2/2] (1.76ns) (root node of the DSP)   --->   "%bn_calc = add i16 %mul_ln66, i16 %sext_ln66_1" [bgn_inference.cpp:66]   --->   Operation 199 'add' 'bn_calc' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 210 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 1.29>

State 7 <SV = 6> <Delay = 5.62>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LAYER1_XNOR_POP_str"   --->   Operation 200 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16000, i64 16000, i64 16000"   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [bgn_inference.cpp:53]   --->   Operation 202 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/2] (1.76ns) (root node of the DSP)   --->   "%bn_calc = add i16 %mul_ln66, i16 %sext_ln66_1" [bgn_inference.cpp:66]   --->   Operation 203 'add' 'bn_calc' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %bn_calc, i32 8, i32 15" [bgn_inference.cpp:69]   --->   Operation 204 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln1_cast = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %bn_calc, i32 8, i32 14" [bgn_inference.cpp:70]   --->   Operation 205 'partselect' 'trunc_ln1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (1.30ns)   --->   "%icmp_ln70 = icmp_sgt  i8 %trunc_ln1, i8 0" [bgn_inference.cpp:70]   --->   Operation 206 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (0.80ns)   --->   "%select_ln70 = select i1 %icmp_ln70, i7 %trunc_ln1_cast, i7 0" [bgn_inference.cpp:70]   --->   Operation 207 'select' 'select_ln70' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 208 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln70 = store i7 %select_ln70, i10 %hidden_out_addr" [bgn_inference.cpp:70]   --->   Operation 208 'store' 'store_ln70' <Predicate = (icmp_ln52_1)> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 640> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln52 = br void %new.latch.for.body4.split" [bgn_inference.cpp:52]   --->   Operation 209 'br' 'br_ln52' <Predicate = (icmp_ln52_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.124ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 14 bit on local variable 'indvar_flatten' [19]  (1.298 ns)
	'load' operation 14 bit ('indvar_flatten_load', bgn_inference.cpp:48) on local variable 'indvar_flatten' [25]  (0.000 ns)
	'add' operation 14 bit ('add_ln48', bgn_inference.cpp:48) [28]  (1.528 ns)
	'store' operation ('store_ln48', bgn_inference.cpp:48) of variable 'add_ln48', bgn_inference.cpp:48 14 bit on local variable 'indvar_flatten' [200]  (1.298 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', bgn_inference.cpp:48) [34]  (0.000 ns)
	bus read operation ('w', bgn_inference.cpp:56) on port 'gmem0' (bgn_inference.cpp:56) [45]  (7.300 ns)

 <State 3>: 5.184ns
The critical path consists of the following:
	'load' operation 10 bit ('i_load', bgn_inference.cpp:48) on local variable 'i', bgn_inference.cpp:48 [33]  (0.000 ns)
	'add' operation 10 bit ('add_ln48_1', bgn_inference.cpp:48) [40]  (1.417 ns)
	'select' operation 10 bit ('select_ln48_2', bgn_inference.cpp:48) [41]  (0.996 ns)
	'getelementptr' operation 10 bit ('bn_scale_addr', bgn_inference.cpp:66) [181]  (0.000 ns)
	'load' operation 5 bit ('bn_scale_load', bgn_inference.cpp:66) on array 'bn_scale' [182]  (2.771 ns)

 <State 4>: 3.879ns
The critical path consists of the following:
	'load' operation 10 bit ('popcount_acc_load', bgn_inference.cpp:48) on local variable 'popcount_acc', bgn_inference.cpp:49 [31]  (0.000 ns)
	'select' operation 10 bit ('select_ln48_1', bgn_inference.cpp:48) [39]  (0.000 ns)
	'add' operation 10 bit ('popcount_acc', bgn_inference.cpp:60) [176]  (1.417 ns)
	'add' operation 11 bit ('bipolar_val', bgn_inference.cpp:63) [180]  (1.482 ns)
	'mul' operation 16 bit of DSP[189] ('mul_ln66', bgn_inference.cpp:66) [185]  (0.980 ns)

 <State 5>: 0.980ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[189] ('mul_ln66', bgn_inference.cpp:66) [185]  (0.980 ns)

 <State 6>: 1.760ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[189] ('mul_ln66', bgn_inference.cpp:66) [185]  (0.000 ns)
	'add' operation 16 bit of DSP[189] ('bn_calc', bgn_inference.cpp:66) [189]  (1.760 ns)

 <State 7>: 5.629ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[189] ('bn_calc', bgn_inference.cpp:66) [189]  (1.760 ns)
	'icmp' operation 1 bit ('icmp_ln70', bgn_inference.cpp:70) [192]  (1.306 ns)
	'select' operation 7 bit ('select_ln70', bgn_inference.cpp:70) [193]  (0.808 ns)
	'store' operation ('store_ln70', bgn_inference.cpp:70) of variable 'select_ln70', bgn_inference.cpp:70 7 bit on array 'hidden_out' [197]  (1.755 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
