// Seed: 540252699
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    output id_7,
    input id_8
    , id_18,
    input id_9,
    input id_10,
    output logic id_11,
    output logic id_12,
    input id_13,
    input id_14,
    output id_15,
    input id_16,
    output logic id_17
);
  assign id_7 = {id_10, id_14 + id_16};
endmodule
