/* Generated by Yosys 0.42+10 (git sha1 ef9045882, g++ 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

module opl3(clk, clk_host, clk_dac, ic_n, cs_n, rd_n, wr_n, address, din, dout, sample_valid, sample_l, sample_r, led, irq_n);
  wire [6:0] _0000_;
  wire [3:0] _0001_;
  wire [3:0] _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire [12:0] _0806_;
  wire [12:0] _0807_;
  wire [12:0] _0808_;
  wire [12:0] _0809_;
  wire [5:0] _0810_;
  wire [5:0] _0811_;
  wire [5:0] _0812_;
  wire [5:0] _0813_;
  wire [6:0] _0814_;
  wire [6:0] _0815_;
  wire [6:0] _0816_;
  wire [6:0] _0817_;
  wire [31:0] _0818_;
  wire [31:0] _0819_;
  wire [31:0] _0820_;
  wire [31:0] _0821_;
  wire [31:0] _0822_;
  wire [4:0] _0823_;
  wire [4:0] _0824_;
  wire [4:0] _0825_;
  wire [4:0] _0826_;
  wire [4:0] _0827_;
  wire [4:0] _0828_;
  wire [4:0] _0829_;
  wire [4:0] _0830_;
  wire [4:0] _0831_;
  wire [4:0] _0832_;
  wire [4:0] _0833_;
  wire [4:0] _0834_;
  wire [4:0] _0835_;
  wire [4:0] _0836_;
  wire [4:0] _0837_;
  wire [4:0] _0838_;
  wire [4:0] _0839_;
  wire [4:0] _0840_;
  wire [4:0] _0841_;
  wire [7:0] _0842_;
  wire [7:0] _0843_;
  wire [7:0] _0844_;
  wire [7:0] _0845_;
  wire [7:0] _0846_;
  wire [7:0] _0847_;
  wire [7:0] _0848_;
  wire [7:0] _0849_;
  wire [6:0] _0850_;
  wire [6:0] _0851_;
  wire [6:0] _0852_;
  wire [6:0] _0853_;
  wire [6:0] _0854_;
  wire [6:0] _0855_;
  wire [6:0] _0856_;
  wire [6:0] _0857_;
  wire [6:0] _0858_;
  wire [6:0] _0859_;
  wire [5:0] _0860_;
  wire [5:0] _0861_;
  wire [5:0] _0862_;
  wire [5:0] _0863_;
  wire [3:0] _0864_;
  wire [3:0] _0865_;
  wire [3:0] _0866_;
  wire [2:0] _0867_;
  wire [2:0] _0868_;
  wire [2:0] _0869_;
  wire [2:0] _0870_;
  wire [2:0] _0871_;
  wire [2:0] _0872_;
  wire [7:0] _0873_;
  wire [7:0] _0874_;
  wire [7:0] _0875_;
  wire [7:0] _0876_;
  wire [7:0] _0877_;
  wire [7:0] _0878_;
  wire [7:0] _0879_;
  wire [7:0] _0880_;
  wire [7:0] _0881_;
  wire [7:0] _0882_;
  wire [19:0] _0883_;
  wire [19:0] _0884_;
  wire [19:0] _0885_;
  wire [19:0] _0886_;
  wire [19:0] _0887_;
  wire [19:0] _0888_;
  wire [19:0] _0889_;
  wire [19:0] _0890_;
  wire [4:0] _0891_;
  wire [4:0] _0892_;
  wire [4:0] _0893_;
  wire [4:0] _0894_;
  wire [4:0] _0895_;
  wire [4:0] _0896_;
  wire [4:0] _0897_;
  wire [4:0] _0898_;
  wire [4:0] _0899_;
  wire [4:0] _0900_;
  wire [4:0] _0901_;
  wire [4:0] _0902_;
  wire [4:0] _0903_;
  wire [4:0] _0904_;
  wire [4:0] _0905_;
  wire [13:0] _0906_;
  wire [19:0] _0907_;
  wire [19:0] _0908_;
  wire [19:0] _0909_;
  wire [18:0] _0910_;
  wire [18:0] _0911_;
  wire [18:0] _0912_;
  wire [19:0] _0913_;
  wire [19:0] _0914_;
  wire [19:0] _0915_;
  wire [18:0] _0916_;
  wire [18:0] _0917_;
  wire [18:0] _0918_;
  wire [4:0] _0919_;
  wire [4:0] _0920_;
  wire [4:0] _0921_;
  wire [3:0] _0922_;
  wire [3:0] _0923_;
  wire [3:0] _0924_;
  wire [4:0] _0925_;
  wire [4:0] _0926_;
  wire [4:0] _0927_;
  wire [3:0] _0928_;
  wire [3:0] _0929_;
  wire [3:0] _0930_;
  wire [13:0] _0931_;
  wire [13:0] _0932_;
  wire [13:0] _0933_;
  wire [13:0] _0934_;
  wire [13:0] _0935_;
  wire [13:0] _0936_;
  wire [14:0] _0937_;
  wire [14:0] _0938_;
  wire [14:0] _0939_;
  wire [14:0] _0940_;
  wire [19:0] _0941_;
  wire [19:0] _0942_;
  wire [19:0] _0943_;
  wire [18:0] _0944_;
  wire [18:0] _0945_;
  wire [18:0] _0946_;
  wire [19:0] _0947_;
  wire [19:0] _0948_;
  wire [19:0] _0949_;
  wire [18:0] _0950_;
  wire [18:0] _0951_;
  wire [18:0] _0952_;
  wire [3:0] _0953_;
  wire [3:0] _0954_;
  wire [3:0] _0955_;
  wire [2:0] _0956_;
  wire [2:0] _0957_;
  wire [2:0] _0958_;
  wire [7:0] _0959_;
  wire [7:0] _0960_;
  wire [7:0] _0961_;
  wire [4:0] _0962_;
  wire [4:0] _0963_;
  wire [4:0] _0964_;
  wire [13:0] _0965_;
  wire [13:0] _0966_;
  wire [13:0] _0967_;
  wire [9:0] _0968_;
  wire [9:0] _0969_;
  wire [6:0] _0970_;
  wire [6:0] _0971_;
  wire [6:0] _0972_;
  wire [6:0] _0973_;
  wire [10:0] _0974_;
  wire [10:0] _0975_;
  wire [10:0] _0976_;
  wire [10:0] _0977_;
  wire [4:0] _0978_;
  wire [4:0] _0979_;
  wire [3:0] _0980_;
  wire [3:0] _0981_;
  wire [3:0] _0982_;
  wire [17:0] _0983_;
  wire [17:0] _0984_;
  wire [17:0] _0985_;
  wire [3:0] _0986_;
  wire [3:0] _0987_;
  wire [4:0] _0988_;
  wire [4:0] _0989_;
  wire [4:0] _0990_;
  wire [13:0] _0991_;
  wire [13:0] _0992_;
  wire [13:0] _0993_;
  wire [3:0] _0994_;
  wire [3:0] _0995_;
  wire [3:0] _0996_;
  wire [9:0] _0997_;
  wire [9:0] _0998_;
  wire [9:0] _0999_;
  wire [9:0] _1000_;
  wire [9:0] _1001_;
  wire [9:0] _1002_;
  wire [9:0] _1003_;
  wire [9:0] _1004_;
  wire [9:0] _1005_;
  wire _1006_;
  wire _1007_;
  wire [9:0] _1008_;
  wire [9:0] _1009_;
  wire [8:0] _1010_;
  wire [8:0] _1011_;
  wire [8:0] _1012_;
  wire [8:0] _1013_;
  wire [8:0] _1014_;
  wire [8:0] _1015_;
  wire [10:0] _1016_;
  wire [10:0] _1017_;
  wire [4:0] _1018_;
  wire [4:0] _1019_;
  wire [4:0] _1020_;
  wire [14:0] _1021_;
  wire [14:0] _1022_;
  wire [12:0] _1023_;
  wire [12:0] _1024_;
  wire [14:0] _1025_;
  wire [25:0] _1026_;
  wire [4:0] _1027_;
  wire _1028_;
  wire _1029_;
  wire [19:0] _1030_;
  wire [19:0] _1031_;
  wire [19:0] _1032_;
  wire [39:0] _1033_;
  wire [39:0] _1034_;
  wire [19:0] _1035_;
  wire [19:0] _1036_;
  wire [19:0] _1037_;
  wire [19:0] _1038_;
  wire [19:0] _1039_;
  wire [19:0] _1040_;
  wire [19:0] _1041_;
  wire [19:0] _1042_;
  wire [19:0] _1043_;
  wire _1044_;
  wire _1045_;
  wire [9:0] _1046_;
  wire [18:0] _1047_;
  wire [7:0] _1048_;
  wire [7:0] _1049_;
  wire [7:0] _1050_;
  wire [7:0] _1051_;
  wire [7:0] _1052_;
  wire [7:0] _1053_;
  wire [7:0] _1054_;
  wire [7:0] _1055_;
  wire [7:0] _1056_;
  wire [7:0] _1057_;
  wire [7:0] _1058_;
  wire [7:0] _1059_;
  wire [7:0] _1060_;
  wire [7:0] _1061_;
  wire [7:0] _1062_;
  wire [7:0] _1063_;
  wire [7:0] _1064_;
  wire [7:0] _1065_;
  wire [7:0] _1066_;
  wire [7:0] _1067_;
  wire [7:0] _1068_;
  wire [7:0] _1069_;
  wire [7:0] _1070_;
  wire [7:0] _1071_;
  wire [7:0] _1072_;
  wire [7:0] _1073_;
  wire [7:0] _1074_;
  wire [7:0] _1075_;
  wire [7:0] _1076_;
  wire [7:0] _1077_;
  wire [8:0] _1078_;
  wire [8:0] _1079_;
  wire [8:0] _1080_;
  wire [8:0] _1081_;
  wire [8:0] _1082_;
  wire [8:0] _1083_;
  wire [8:0] _1084_;
  wire [8:0] _1085_;
  wire [8:0] _1086_;
  wire [8:0] _1087_;
  wire [3:0] _1088_;
  wire [3:0] _1089_;
  wire [3:0] _1090_;
  wire [3:0] _1091_;
  wire [3:0] _1092_;
  wire [3:0] _1093_;
  wire [3:0] _1094_;
  wire [3:0] _1095_;
  wire [3:0] _1096_;
  wire [3:0] _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire [7:0] _1108_;
  wire [7:0] _1109_;
  wire [7:0] _1110_;
  wire [7:0] _1111_;
  wire [7:0] _1112_;
  wire [7:0] _1113_;
  wire [7:0] _1114_;
  wire [7:0] _1115_;
  wire [7:0] _1116_;
  wire [7:0] _1117_;
  wire [2:0] _1118_;
  wire [2:0] _1119_;
  wire [2:0] _1120_;
  wire [2:0] _1121_;
  wire [2:0] _1122_;
  wire [2:0] _1123_;
  wire [2:0] _1124_;
  wire [2:0] _1125_;
  wire [2:0] _1126_;
  wire [2:0] _1127_;
  wire [3:0] _1128_;
  wire [3:0] _1129_;
  wire [3:0] _1130_;
  wire [1:0] _1131_;
  wire [2:0] _1132_;
  wire [1:0] _1133_;
  wire [3:0] _1134_;
  wire [2:0] _1135_;
  wire [2:0] _1136_;
  wire [2:0] _1137_;
  wire [3:0] _1138_;
  wire [3:0] _1139_;
  wire [3:0] _1140_;
  wire [2:0] _1141_;
  wire [2:0] _1142_;
  wire [3:0] _1143_;
  wire [3:0] _1144_;
  wire [3:0] _1145_;
  wire [3:0] _1146_;
  wire [2:0] _1147_;
  wire [1:0] _1148_;
  wire [3:0] _1149_;
  wire [2:0] _1150_;
  wire [2:0] _1151_;
  wire [2:0] _1152_;
  wire [3:0] _1153_;
  wire [3:0] _1154_;
  wire [3:0] _1155_;
  wire [3:0] _1156_;
  wire [3:0] _1157_;
  wire [1:0] _1158_;
  wire [3:0] _1159_;
  wire [3:0] _1160_;
  wire [3:0] _1161_;
  wire [3:0] _1162_;
  wire [2:0] _1163_;
  wire [3:0] _1164_;
  wire [2:0] _1165_;
  wire [3:0] _1166_;
  wire [2:0] _1167_;
  wire [2:0] _1168_;
  wire [3:0] _1169_;
  wire [1:0] _1170_;
  wire [2:0] _1171_;
  wire [3:0] _1172_;
  wire [2:0] _1173_;
  wire [2:0] _1174_;
  wire [2:0] _1175_;
  wire [3:0] _1176_;
  wire [3:0] _1177_;
  wire [1:0] _1178_;
  wire [2:0] _1179_;
  wire [2:0] _1180_;
  wire [1:0] _1181_;
  wire [2:0] _1182_;
  wire [2:0] _1183_;
  wire [3:0] _1184_;
  wire [2:0] _1185_;
  wire [3:0] _1186_;
  wire [3:0] _1187_;
  wire [2:0] _1188_;
  wire [3:0] _1189_;
  wire [3:0] _1190_;
  wire [2:0] _1191_;
  wire [3:0] _1192_;
  wire [3:0] _1193_;
  wire [3:0] _1194_;
  wire [3:0] _1195_;
  wire [3:0] _1196_;
  wire [3:0] _1197_;
  wire [3:0] _1198_;
  wire [2:0] _1199_;
  wire [1:0] _1200_;
  wire [3:0] _1201_;
  wire [3:0] _1202_;
  wire [2:0] _1203_;
  wire [3:0] _1204_;
  wire [3:0] _1205_;
  wire [2:0] _1206_;
  wire [2:0] _1207_;
  wire [2:0] _1208_;
  wire [2:0] _1209_;
  wire [2:0] _1210_;
  wire [3:0] _1211_;
  wire [3:0] _1212_;
  wire [3:0] _1213_;
  wire [2:0] _1214_;
  wire [1:0] _1215_;
  wire [1:0] _1216_;
  wire [1:0] _1217_;
  wire [2:0] _1218_;
  wire [2:0] _1219_;
  wire [2:0] _1220_;
  wire [3:0] _1221_;
  wire [3:0] _1222_;
  wire [1:0] _1223_;
  wire [2:0] _1224_;
  wire [2:0] _1225_;
  wire [3:0] _1226_;
  wire [3:0] _1227_;
  wire [3:0] _1228_;
  wire [2:0] _1229_;
  wire [3:0] _1230_;
  wire [3:0] _1231_;
  wire [3:0] _1232_;
  wire [3:0] _1233_;
  wire [3:0] _1234_;
  wire [3:0] _1235_;
  wire [1:0] _1236_;
  wire [3:0] _1237_;
  wire [2:0] _1238_;
  wire [2:0] _1239_;
  wire [2:0] _1240_;
  wire [2:0] _1241_;
  wire [2:0] _1242_;
  wire [1:0] _1243_;
  wire [1:0] _1244_;
  wire [3:0] _1245_;
  wire [3:0] _1246_;
  wire [2:0] _1247_;
  wire [3:0] _1248_;
  wire [2:0] _1249_;
  wire [2:0] _1250_;
  wire [3:0] _1251_;
  wire [3:0] _1252_;
  wire [3:0] _1253_;
  wire [2:0] _1254_;
  wire [2:0] _1255_;
  wire [3:0] _1256_;
  wire [1:0] _1257_;
  wire [2:0] _1258_;
  wire [3:0] _1259_;
  wire [3:0] _1260_;
  wire [1:0] _1261_;
  wire [3:0] _1262_;
  wire [2:0] _1263_;
  wire [1:0] _1264_;
  wire [1:0] _1265_;
  wire [3:0] _1266_;
  wire [1:0] _1267_;
  wire [3:0] _1268_;
  wire [2:0] _1269_;
  wire [2:0] _1270_;
  wire [2:0] _1271_;
  wire [2:0] _1272_;
  wire [1:0] _1273_;
  wire [1:0] _1274_;
  wire [3:0] _1275_;
  wire [3:0] _1276_;
  wire [3:0] _1277_;
  wire [3:0] _1278_;
  wire [3:0] _1279_;
  wire [3:0] _1280_;
  wire [3:0] _1281_;
  wire _1282_;
  wire _1283_;
  wire [3:0] _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire [1:0] _1291_;
  wire _1292_;
  wire [1:0] _1293_;
  wire [3:0] _1294_;
  wire [2:0] _1295_;
  wire [1:0] _1296_;
  wire [2:0] _1297_;
  wire [1:0] _1298_;
  wire [3:0] _1299_;
  wire [3:0] _1300_;
  wire [2:0] _1301_;
  wire [1:0] _1302_;
  wire [1:0] _1303_;
  wire [1:0] _1304_;
  wire [1:0] _1305_;
  wire [1:0] _1306_;
  wire [3:0] _1307_;
  wire [3:0] _1308_;
  wire [3:0] _1309_;
  wire [1:0] _1310_;
  wire [1:0] _1311_;
  wire [1:0] _1312_;
  wire [1:0] _1313_;
  wire [1:0] _1314_;
  wire [1:0] _1315_;
  wire [1:0] _1316_;
  wire [1:0] _1317_;
  wire [3:0] _1318_;
  wire [1:0] _1319_;
  wire [1:0] _1320_;
  wire [1:0] _1321_;
  wire [1:0] _1322_;
  wire [1:0] _1323_;
  wire [1:0] _1324_;
  wire [1:0] _1325_;
  wire [1:0] _1326_;
  wire [1:0] _1327_;
  wire [1:0] _1328_;
  wire [1:0] _1329_;
  wire [1:0] _1330_;
  wire [1:0] _1331_;
  wire [1:0] _1332_;
  wire [1:0] _1333_;
  wire [1:0] _1334_;
  wire [1:0] _1335_;
  wire [1:0] _1336_;
  wire [1:0] _1337_;
  wire [1:0] _1338_;
  wire [1:0] _1339_;
  wire [1:0] _1340_;
  wire [1:0] _1341_;
  wire [3:0] _1342_;
  wire [3:0] _1343_;
  wire [1:0] _1344_;
  wire [1:0] _1345_;
  wire [1:0] _1346_;
  wire [3:0] _1347_;
  wire [3:0] _1348_;
  wire [1:0] _1349_;
  wire [1:0] _1350_;
  wire [1:0] _1351_;
  wire [3:0] _1352_;
  wire [3:0] _1353_;
  wire [3:0] _1354_;
  wire [3:0] _1355_;
  wire [3:0] _1356_;
  wire [3:0] _1357_;
  wire [2:0] _1358_;
  wire [2:0] _1359_;
  wire [3:0] _1360_;
  wire [2:0] _1361_;
  wire [2:0] _1362_;
  wire [2:0] _1363_;
  wire [2:0] _1364_;
  wire [2:0] _1365_;
  wire [2:0] _1366_;
  wire [2:0] _1367_;
  wire [1:0] _1368_;
  wire [1:0] _1369_;
  wire [2:0] _1370_;
  wire [2:0] _1371_;
  wire [1:0] _1372_;
  wire [3:0] _1373_;
  wire [2:0] _1374_;
  wire [1:0] _1375_;
  wire [1:0] _1376_;
  wire [3:0] _1377_;
  wire [1:0] _1378_;
  wire [1:0] _1379_;
  wire [1:0] _1380_;
  wire [3:0] _1381_;
  wire [2:0] _1382_;
  wire [2:0] _1383_;
  wire [2:0] _1384_;
  wire [2:0] _1385_;
  wire [2:0] _1386_;
  wire [3:0] _1387_;
  wire [2:0] _1388_;
  wire [3:0] _1389_;
  wire [1:0] _1390_;
  wire [2:0] _1391_;
  wire [3:0] _1392_;
  wire [1:0] _1393_;
  wire [1:0] _1394_;
  wire [2:0] _1395_;
  wire [2:0] _1396_;
  wire [2:0] _1397_;
  wire [3:0] _1398_;
  wire [2:0] _1399_;
  wire [2:0] _1400_;
  wire [3:0] _1401_;
  wire [2:0] _1402_;
  wire [3:0] _1403_;
  wire [1:0] _1404_;
  wire [1:0] _1405_;
  wire [3:0] _1406_;
  wire [2:0] _1407_;
  wire [2:0] _1408_;
  wire [2:0] _1409_;
  wire [2:0] _1410_;
  wire [3:0] _1411_;
  wire [3:0] _1412_;
  wire [1:0] _1413_;
  wire [2:0] _1414_;
  wire [3:0] _1415_;
  wire [2:0] _1416_;
  wire [2:0] _1417_;
  wire [2:0] _1418_;
  wire [2:0] _1419_;
  wire [2:0] _1420_;
  wire [2:0] _1421_;
  wire [2:0] _1422_;
  wire [2:0] _1423_;
  wire [2:0] _1424_;
  wire [2:0] _1425_;
  wire [2:0] _1426_;
  wire [2:0] _1427_;
  wire [2:0] _1428_;
  wire [3:0] _1429_;
  wire [3:0] _1430_;
  wire [2:0] _1431_;
  wire [2:0] _1432_;
  wire [2:0] _1433_;
  wire [2:0] _1434_;
  wire [2:0] _1435_;
  wire [2:0] _1436_;
  wire [2:0] _1437_;
  wire [2:0] _1438_;
  wire [2:0] _1439_;
  wire [2:0] _1440_;
  wire [2:0] _1441_;
  wire [2:0] _1442_;
  wire [2:0] _1443_;
  wire [2:0] _1444_;
  wire [2:0] _1445_;
  wire [2:0] _1446_;
  wire [2:0] _1447_;
  wire [2:0] _1448_;
  wire [2:0] _1449_;
  wire [2:0] _1450_;
  wire [2:0] _1451_;
  wire [2:0] _1452_;
  wire [2:0] _1453_;
  wire [2:0] _1454_;
  wire [2:0] _1455_;
  wire [2:0] _1456_;
  wire [2:0] _1457_;
  wire [2:0] _1458_;
  wire [2:0] _1459_;
  wire [2:0] _1460_;
  wire [2:0] _1461_;
  wire [2:0] _1462_;
  wire [2:0] _1463_;
  wire [2:0] _1464_;
  wire [2:0] _1465_;
  wire [2:0] _1466_;
  wire [2:0] _1467_;
  wire [2:0] _1468_;
  wire [2:0] _1469_;
  wire [2:0] _1470_;
  wire [2:0] _1471_;
  wire [2:0] _1472_;
  wire [2:0] _1473_;
  wire [2:0] _1474_;
  wire [2:0] _1475_;
  wire [2:0] _1476_;
  wire [2:0] _1477_;
  wire [2:0] _1478_;
  wire [2:0] _1479_;
  wire [2:0] _1480_;
  wire [2:0] _1481_;
  wire [2:0] _1482_;
  wire [2:0] _1483_;
  wire [2:0] _1484_;
  wire [2:0] _1485_;
  wire [2:0] _1486_;
  wire [2:0] _1487_;
  wire [2:0] _1488_;
  wire [2:0] _1489_;
  wire [2:0] _1490_;
  wire [2:0] _1491_;
  wire [3:0] _1492_;
  wire [2:0] _1493_;
  wire [3:0] _1494_;
  wire [2:0] _1495_;
  wire [3:0] _1496_;
  wire [2:0] _1497_;
  wire [3:0] _1498_;
  wire [2:0] _1499_;
  wire [3:0] _1500_;
  wire [3:0] _1501_;
  wire [2:0] _1502_;
  wire [2:0] _1503_;
  wire [3:0] _1504_;
  wire [3:0] _1505_;
  wire [2:0] _1506_;
  wire [3:0] _1507_;
  wire [2:0] _1508_;
  wire [3:0] _1509_;
  wire [2:0] _1510_;
  wire [1:0] _1511_;
  wire [1:0] _1512_;
  wire [1:0] _1513_;
  wire [1:0] _1514_;
  wire [1:0] _1515_;
  wire [1:0] _1516_;
  wire [1:0] _1517_;
  wire [2:0] _1518_;
  wire [1:0] _1519_;
  wire [2:0] _1520_;
  wire [2:0] _1521_;
  wire [2:0] _1522_;
  wire [2:0] _1523_;
  wire [2:0] _1524_;
  wire [2:0] _1525_;
  wire [2:0] _1526_;
  wire [2:0] _1527_;
  wire [2:0] _1528_;
  wire [2:0] _1529_;
  wire [2:0] _1530_;
  wire [2:0] _1531_;
  wire [3:0] _1532_;
  wire [2:0] _1533_;
  wire [2:0] _1534_;
  wire [2:0] _1535_;
  wire [2:0] _1536_;
  wire [2:0] _1537_;
  wire [2:0] _1538_;
  wire [2:0] _1539_;
  wire [2:0] _1540_;
  wire [3:0] _1541_;
  wire [2:0] _1542_;
  wire [2:0] _1543_;
  wire [2:0] _1544_;
  wire [2:0] _1545_;
  wire [2:0] _1546_;
  wire [3:0] _1547_;
  wire [2:0] _1548_;
  wire [2:0] _1549_;
  wire [2:0] _1550_;
  wire [2:0] _1551_;
  wire [2:0] _1552_;
  wire [2:0] _1553_;
  wire [2:0] _1554_;
  wire [2:0] _1555_;
  wire [2:0] _1556_;
  wire [2:0] _1557_;
  wire [2:0] _1558_;
  wire [2:0] _1559_;
  wire [2:0] _1560_;
  wire [2:0] _1561_;
  wire [2:0] _1562_;
  wire [2:0] _1563_;
  wire [2:0] _1564_;
  wire [2:0] _1565_;
  wire [2:0] _1566_;
  wire [2:0] _1567_;
  wire [2:0] _1568_;
  wire [2:0] _1569_;
  wire [2:0] _1570_;
  wire [2:0] _1571_;
  wire [2:0] _1572_;
  wire [2:0] _1573_;
  wire [2:0] _1574_;
  wire [2:0] _1575_;
  wire [2:0] _1576_;
  wire [2:0] _1577_;
  wire [2:0] _1578_;
  wire [2:0] _1579_;
  wire [2:0] _1580_;
  wire [2:0] _1581_;
  wire [2:0] _1582_;
  wire [2:0] _1583_;
  wire [2:0] _1584_;
  wire [2:0] _1585_;
  wire [2:0] _1586_;
  wire [2:0] _1587_;
  wire [2:0] _1588_;
  wire [2:0] _1589_;
  wire [2:0] _1590_;
  wire [2:0] _1591_;
  wire [2:0] _1592_;
  wire [3:0] _1593_;
  wire [2:0] _1594_;
  wire [2:0] _1595_;
  wire [2:0] _1596_;
  wire [3:0] _1597_;
  wire [2:0] _1598_;
  wire [2:0] _1599_;
  wire [2:0] _1600_;
  wire [2:0] _1601_;
  wire [2:0] _1602_;
  wire [2:0] _1603_;
  wire [3:0] _1604_;
  wire [1:0] _1605_;
  wire [3:0] _1606_;
  wire [2:0] _1607_;
  wire [1:0] _1608_;
  wire [3:0] _1609_;
  wire [2:0] _1610_;
  wire [1:0] _1611_;
  wire [3:0] _1612_;
  wire [3:0] _1613_;
  wire [2:0] _1614_;
  wire [1:0] _1615_;
  wire [3:0] _1616_;
  wire [2:0] _1617_;
  wire [3:0] _1618_;
  wire [2:0] _1619_;
  wire [3:0] _1620_;
  wire [2:0] _1621_;
  wire [3:0] _1622_;
  wire [2:0] _1623_;
  wire [2:0] _1624_;
  wire [3:0] _1625_;
  wire [2:0] _1626_;
  wire [3:0] _1627_;
  wire [2:0] _1628_;
  wire [2:0] _1629_;
  wire [2:0] _1630_;
  wire [2:0] _1631_;
  wire [2:0] _1632_;
  wire [3:0] _1633_;
  wire [3:0] _1634_;
  wire [2:0] _1635_;
  wire [2:0] _1636_;
  wire [1:0] _1637_;
  wire [1:0] _1638_;
  wire [3:0] _1639_;
  wire [3:0] _1640_;
  wire [3:0] _1641_;
  wire [3:0] _1642_;
  wire [3:0] _1643_;
  wire [3:0] _1644_;
  wire [3:0] _1645_;
  wire [3:0] _1646_;
  wire [1:0] _1647_;
  wire [3:0] _1648_;
  wire [3:0] _1649_;
  wire [2:0] _1650_;
  wire [2:0] _1651_;
  wire [3:0] _1652_;
  wire [1:0] _1653_;
  wire [2:0] _1654_;
  wire [2:0] _1655_;
  wire [3:0] _1656_;
  wire [3:0] _1657_;
  wire [2:0] _1658_;
  wire [2:0] _1659_;
  wire [2:0] _1660_;
  wire [3:0] _1661_;
  wire [2:0] _1662_;
  wire [3:0] _1663_;
  wire [3:0] _1664_;
  wire [2:0] _1665_;
  wire [2:0] _1666_;
  wire [3:0] _1667_;
  wire [3:0] _1668_;
  wire [2:0] _1669_;
  wire [3:0] _1670_;
  wire [3:0] _1671_;
  wire [2:0] _1672_;
  wire [2:0] _1673_;
  wire [3:0] _1674_;
  wire [1:0] _1675_;
  wire [2:0] _1676_;
  wire [1:0] _1677_;
  wire [2:0] _1678_;
  wire [3:0] _1679_;
  wire [2:0] _1680_;
  wire [3:0] _1681_;
  wire [3:0] _1682_;
  wire [2:0] _1683_;
  wire [3:0] _1684_;
  wire [3:0] _1685_;
  wire [3:0] _1686_;
  wire [2:0] _1687_;
  wire [2:0] _1688_;
  wire [1:0] _1689_;
  wire [3:0] _1690_;
  wire [3:0] _1691_;
  wire [3:0] _1692_;
  wire [3:0] _1693_;
  wire [3:0] _1694_;
  wire [3:0] _1695_;
  wire [3:0] _1696_;
  wire [3:0] _1697_;
  wire [3:0] _1698_;
  wire [3:0] _1699_;
  wire [2:0] _1700_;
  wire [2:0] _1701_;
  wire [2:0] _1702_;
  wire [2:0] _1703_;
  wire [3:0] _1704_;
  wire [2:0] _1705_;
  wire [2:0] _1706_;
  wire [3:0] _1707_;
  wire [3:0] _1708_;
  wire [2:0] _1709_;
  wire [2:0] _1710_;
  wire [3:0] _1711_;
  wire [3:0] _1712_;
  wire [3:0] _1713_;
  wire [3:0] _1714_;
  wire [2:0] _1715_;
  wire [2:0] _1716_;
  wire [2:0] _1717_;
  wire [3:0] _1718_;
  wire [2:0] _1719_;
  wire [2:0] _1720_;
  wire [3:0] _1721_;
  wire [2:0] _1722_;
  wire [3:0] _1723_;
  wire [2:0] _1724_;
  wire [2:0] _1725_;
  wire [3:0] _1726_;
  wire [2:0] _1727_;
  wire [2:0] _1728_;
  wire [3:0] _1729_;
  wire [2:0] _1730_;
  wire [2:0] _1731_;
  wire [2:0] _1732_;
  wire [3:0] _1733_;
  wire [2:0] _1734_;
  wire [2:0] _1735_;
  wire [3:0] _1736_;
  wire [2:0] _1737_;
  wire [2:0] _1738_;
  wire [2:0] _1739_;
  wire [2:0] _1740_;
  wire [2:0] _1741_;
  wire [3:0] _1742_;
  wire [3:0] _1743_;
  wire [3:0] _1744_;
  wire [2:0] _1745_;
  wire [3:0] _1746_;
  wire [3:0] _1747_;
  wire [3:0] _1748_;
  wire [3:0] _1749_;
  wire [3:0] _1750_;
  wire [2:0] _1751_;
  wire [3:0] _1752_;
  wire [3:0] _1753_;
  wire [3:0] _1754_;
  wire [3:0] _1755_;
  wire [1:0] _1756_;
  wire [3:0] _1757_;
  wire [3:0] _1758_;
  wire [3:0] _1759_;
  wire [3:0] _1760_;
  wire [2:0] _1761_;
  wire [2:0] _1762_;
  wire [2:0] _1763_;
  wire [2:0] _1764_;
  wire [2:0] _1765_;
  wire [3:0] _1766_;
  wire [2:0] _1767_;
  wire [2:0] _1768_;
  wire [1:0] _1769_;
  wire [1:0] _1770_;
  wire [3:0] _1771_;
  wire [2:0] _1772_;
  wire [2:0] _1773_;
  wire [2:0] _1774_;
  wire [2:0] _1775_;
  wire [2:0] _1776_;
  wire [2:0] _1777_;
  wire [2:0] _1778_;
  wire [2:0] _1779_;
  wire [2:0] _1780_;
  wire [2:0] _1781_;
  wire [2:0] _1782_;
  wire [2:0] _1783_;
  wire [2:0] _1784_;
  wire [2:0] _1785_;
  wire [2:0] _1786_;
  wire [2:0] _1787_;
  wire [2:0] _1788_;
  wire [2:0] _1789_;
  wire [2:0] _1790_;
  wire _1791_;
  wire [3:0] _1792_;
  wire [3:0] _1793_;
  wire [1:0] _1794_;
  wire [11:0] _1795_;
  input [1:0] address;
  wire [1:0] address;
  wire [3:0] \channels.ch_abcd_cnt_mem.addra ;
  wire [3:0] \channels.ch_abcd_cnt_mem.addrb ;
  wire \channels.ch_abcd_cnt_mem.banka ;
  wire \channels.ch_abcd_cnt_mem.bankb ;
  wire \channels.ch_abcd_cnt_mem.bankb_sr.clk ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] ;
  wire \channels.cha ;
  wire [15:0] \channels.channel_l ;
  wire [15:0] \channels.channel_r ;
  wire \channels.channel_valid ;
  wire \channels.chb ;
  wire \channels.chc ;
  wire \channels.chd ;
  wire \channels.clk_dac ;
  wire \channels.cnt ;
  wire [5:0] \channels.connection_sel ;
  wire \channels.control_operators.am ;
  wire [4:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.addra ;
  wire [4:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb ;
  wire \channels.control_operators.am_vib_egt_ksr_mult_mem.bankb ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8] ;
  wire [7:0] \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9] ;
  wire \channels.control_operators.am_vib_egt_ksr_mult_mem.reb ;
  wire [3:0] \channels.control_operators.ar ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] ;
  wire [7:0] \channels.control_operators.ar_dr_mem.dob ;
  wire [6:1] \channels.control_operators.bank_num_p ;
  wire \channels.control_operators.bank_num_p1 ;
  wire \channels.control_operators.bd ;
  wire [2:0] \channels.control_operators.block ;
  wire [3:0] \channels.control_operators.cnt1_channel_mem_rd_address ;
  wire [5:0] \channels.control_operators.connection_sel_p1 ;
  wire \channels.control_operators.dam ;
  wire \channels.control_operators.delay_counter ;
  wire \channels.control_operators.egt ;
  wire [3:0] \channels.control_operators.fb_cnt0_channel_mem_rd_address ;
  wire [3:0] \channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob ;
  wire \channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ;
  wire [3:0] \channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob ;
  wire \channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire [9:0] \channels.control_operators.fnum ;
  wire [3:0] \channels.control_operators.fnum_low_mem.addrb ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8] ;
  wire \channels.control_operators.hh ;
  wire \channels.control_operators.is_new ;
  wire \channels.control_operators.kon ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire [5:0] \channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] ;
  wire [1:0] \channels.control_operators.ksl ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] ;
  wire [7:0] \channels.control_operators.ksl_tl_mem.dob ;
  wire \channels.control_operators.ksr ;
  wire [12:0] \channels.control_operators.modulation_out_p1 ;
  wire [5:0] \channels.control_operators.next_state ;
  wire \channels.control_operators.nts ;
  wire [4:0] \channels.control_operators.op_num ;
  wire [34:5] \channels.control_operators.op_num_p ;
  wire [6:1] \channels.control_operators.op_sample_clk_en_p ;
  wire [2:0] \channels.control_operators.op_type ;
  wire \channels.control_operators.operator.bd_edge_detect.in_r0 ;
  wire [8:0] \channels.control_operators.operator.env_p3 ;
  wire [5:0] \channels.control_operators.operator.envelope_generator.am_val_p2 ;
  wire [9:0] \channels.control_operators.operator.envelope_generator.env_add_p1 ;
  wire \channels.control_operators.operator.envelope_generator.env_int_mem.banka ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_mem.dob ;
  wire \channels.control_operators.operator.envelope_generator.env_int_mem.wea ;
  wire [8:0] \channels.control_operators.operator.envelope_generator.env_int_p1 ;
  wire [14:0] \channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 ;
  wire [14:0] \channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia ;
  wire \channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.wea ;
  wire \channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.wea ;
  wire [14:0] \channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 ;
  wire [5:0] \channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 ;
  wire \channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p0 ;
  wire \channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ;
  wire [17:0] \channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.env_rate_counter.rate_tmp2_p0 ;
  wire [2:1] \channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p ;
  wire \channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_sr.in ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 ;
  wire [7:0] \channels.control_operators.operator.envelope_generator.ksl_add_p2 ;
  wire [1:0] \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 ;
  wire [6:0] \channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 ;
  wire [5:0] \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 ;
  wire [7:0] \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.next_state_p0 ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.rr ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.sl ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9] ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.dia ;
  wire [3:0] \channels.control_operators.operator.envelope_generator.state_mem.dob ;
  wire [31:0] \channels.control_operators.operator.envelope_generator.state_mem.next_state ;
  wire [6:0] \channels.control_operators.operator.envelope_generator.state_mem.self ;
  wire [31:0] \channels.control_operators.operator.envelope_generator.state_mem.state ;
  wire \channels.control_operators.operator.envelope_generator.state_mem.wea ;
  wire [23:6] \channels.control_operators.operator.envelope_generator.tl_p ;
  wire [5:0] \channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 ;
  wire \channels.control_operators.operator.envelope_generator.tremolo.dam_p1 ;
  wire [13:0] \channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 ;
  wire \channels.control_operators.operator.feedback_mem.banka ;
  wire [25:0] \channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia ;
  wire \channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.wea ;
  wire \channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.wea ;
  wire [25:0] \channels.control_operators.operator.feedback_mem.dob ;
  wire \channels.control_operators.operator.feedback_mem.wea ;
  wire [181:52] \channels.control_operators.operator.feedback_p ;
  wire \channels.control_operators.operator.hh_edge_detect.in_r0 ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[10] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[11] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[12] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[13] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[14] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[15] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[16] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[17] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[8] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[9] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[10] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[11] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[12] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[13] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[14] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[15] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[16] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[17] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[8] ;
  wire \channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[9] ;
  wire \channels.control_operators.operator.kon_mem.dob ;
  wire [11:3] \channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p ;
  wire [8:0] \channels.control_operators.operator.phase_generator.env_p4 ;
  wire [8:0] \channels.control_operators.operator.phase_generator.env_p5 ;
  wire [7:0] \channels.control_operators.operator.phase_generator.exp_lut_inst.in ;
  wire \channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ;
  wire [19:0] \channels.control_operators.operator.phase_generator.final_phase_p4 ;
  wire [19:0] \channels.control_operators.operator.phase_generator.final_phase_p5 ;
  wire [6:1] \channels.control_operators.operator.phase_generator.key_on_pulse_p ;
  wire [11:0] \channels.control_operators.operator.phase_generator.log_sin_out_p5 ;
  wire [12:0] \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p5 ;
  wire [12:0] \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 ;
  wire [7:0] \channels.control_operators.operator.phase_generator.log_sine_lut_inst.theta ;
  wire [12:0] \channels.control_operators.operator.phase_generator.modulation_p1 ;
  wire [12:0] \channels.control_operators.operator.phase_generator.modulation_p2 ;
  wire [22:0] \channels.control_operators.operator.phase_generator.modulation_shifted_p3 ;
  wire [20:3] \channels.control_operators.operator.phase_generator.op_type_p ;
  wire \channels.control_operators.operator.phase_generator.phase_acc_mem.wea ;
  wire [11:0] \channels.control_operators.operator.phase_generator.tmp_ws7_p5 ;
  wire [2:0] \channels.control_operators.operator.phase_generator.ws ;
  wire [20:3] \channels.control_operators.operator.phase_generator.ws_post_opl_p ;
  wire [2:0] \channels.control_operators.operator.phase_generator.ws_post_opl_p0 ;
  wire \channels.control_operators.operator.sd ;
  wire \channels.control_operators.operator.sd_edge_detect.in_r0 ;
  wire \channels.control_operators.operator.tc ;
  wire \channels.control_operators.operator.tc_edge_detect.in_r0 ;
  wire \channels.control_operators.operator.tom ;
  wire \channels.control_operators.operator.tom_edge_detect.in_r0 ;
  wire \channels.control_operators.operator.use_feedback_p1 ;
  wire [17:0] \channels.control_operators.opl3_reg_wr ;
  wire \channels.control_operators.ops_done_pulse ;
  wire \channels.control_operators.ryt ;
  wire \channels.control_operators.ryt_p1 ;
  wire \channels.control_operators.sample_clk_en ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] ;
  wire [7:0] \channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] ;
  wire [5:0] \channels.control_operators.state ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8] ;
  wire [2:0] \channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9] ;
  wire [23:0] \channels.dac_prep.sample_l ;
  wire [23:0] \channels.dac_prep.sample_opl3_r_p1 ;
  wire \channels.dac_prep.sample_valid ;
  wire [12:0] \channels.operator_mem_out ;
  wire [4:0] \channels.operator_out_mem.addrb ;
  wire [1:0] \channels.operator_out_mem.bankb_p ;
  wire \channels.operator_out_mem.bankgen[0].genblk1.mem_bank.reb ;
  wire \channels.operator_out_mem.bankgen[1].genblk1.mem_bank.reb ;
  wire [76:0] \channels.self ;
  wire [43:0] \channels.signals ;
  wire [31:0] \channels.state ;
  input clk;
  wire clk;
  input clk_dac;
  wire clk_dac;
  input clk_host;
  wire clk_host;
  input cs_n;
  wire cs_n;
  input [7:0] din;
  wire [7:0] din;
  output [7:0] dout;
  wire [7:0] dout;
  wire [1:0] \host_if.address ;
  wire [1:0] \host_if.address_p1 ;
  wire \host_if.afifo.i_wclk ;
  wire [9:0] \host_if.afifo.i_wr_data ;
  wire \host_if.afifo.i_wr_reset_n ;
  wire \host_if.afifo.lcl_rd_empty ;
  wire [6:0] \host_if.afifo.next_rd_addr ;
  wire [6:0] \host_if.afifo.next_wr_addr ;
  wire [9:0] \host_if.afifo.o_rd_data ;
  wire \host_if.afifo.o_rd_empty ;
  wire [6:0] \host_if.afifo.rd_addr ;
  wire [6:0] \host_if.afifo.rd_wgray ;
  wire [6:0] \host_if.afifo.rgray ;
  wire [6:0] \host_if.afifo.rgray_cross ;
  wire [6:0] \host_if.afifo.wgray ;
  wire [6:0] \host_if.afifo.wgray_cross ;
  wire [6:0] \host_if.afifo.wr_addr ;
  wire [6:0] \host_if.afifo.wr_rgray ;
  wire \host_if.cs_n ;
  wire \host_if.cs_p1_n ;
  wire [7:0] \host_if.din ;
  wire [7:0] \host_if.dout ;
  wire \host_if.rd_n ;
  wire \host_if.wr_n ;
  wire \host_if.wr_p1 ;
  wire \host_if.wr_p1_n ;
  wire \host_if.wr_p2 ;
  input ic_n;
  wire ic_n;
  output irq_n;
  wire irq_n;
  output [3:0] led;
  wire [3:0] led;
  wire [3:0] \leds.led ;
  input rd_n;
  wire rd_n;
  wire \reset_sync.r0 ;
  wire \reset_sync.r1 ;
  wire \reset_sync.r2 ;
  wire [7:0] \sample_clk_gen.counter ;
  output [23:0] sample_l;
  wire [23:0] sample_l;
  output [23:0] sample_r;
  wire [23:0] sample_r;
  output sample_valid;
  wire sample_valid;
  input wr_n;
  wire wr_n;
  CC_LUT4 #(
    .INIT(16'h0f77)
  ) _1796_ (
    .I0(_1233_[2]),
    .I1(_1736_[1]),
    .I2(_1736_[2]),
    .I3(\channels.control_operators.operator.use_feedback_p1 ),
    .O(_0057_)
  );
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _1797_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(_1232_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(_1232_[3]),
    .O(_1233_[2])
  );
  CC_LUT4 #(
    .INIT(16'h770f)
  ) _1798_ (
    .I0(_1231_[0]),
    .I1(\channels.control_operators.op_num_p [5]),
    .I2(_1227_[3]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_1232_[3])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1799_ (
    .I0(\channels.control_operators.op_num_p [9]),
    .I1(\channels.control_operators.op_num_p [8]),
    .I2(\channels.control_operators.op_num_p [7]),
    .O(_1231_[0])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1800_ (
    .I0(\channels.control_operators.op_num_p [8]),
    .I1(\channels.control_operators.op_num_p [9]),
    .I2(\channels.control_operators.op_num_p [7]),
    .O(_1227_[3])
  );
  CC_LUT3 #(
    .INIT(8'h01)
  ) _1801_ (
    .I0(\channels.control_operators.op_num_p [7]),
    .I1(\channels.control_operators.op_num_p [8]),
    .I2(\channels.control_operators.op_num_p [9]),
    .O(_1232_[1])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _1802_ (
    .I0(_1239_[2]),
    .I1(_1241_[2]),
    .I2(_1238_[2]),
    .O(_1736_[2])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _1803_ (
    .I0(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob [2]),
    .I1(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob [2]),
    .I2(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .O(_1239_[2])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _1804_ (
    .I0(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob [3]),
    .I1(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob [3]),
    .I2(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .O(_1241_[2])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _1805_ (
    .I0(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob [1]),
    .I1(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob [1]),
    .I2(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .O(_1238_[2])
  );
  CC_LUT4 #(
    .INIT(16'hfed3)
  ) _1806_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(\channels.control_operators.op_num_p [8]),
    .I2(\channels.control_operators.op_num_p [7]),
    .I3(\channels.control_operators.op_num_p [9]),
    .O(_1736_[1])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1807_ (
    .I0(_1735_[0]),
    .I1(_1735_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .O(_0058_)
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1808_ (
    .I0(_1734_[0]),
    .I1(_1734_[1]),
    .I2(\channels.operator_out_mem.bankb_p [1]),
    .O(_0059_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _1809_ (
    .I0(_1414_[0]),
    .I1(\channels.self [25]),
    .I2(_1414_[2]),
    .O(_0256_)
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _1810_ (
    .I0(_0899_[4]),
    .I1(_0898_[4]),
    .I2(_0897_[4]),
    .O(_1414_[2])
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _1811_ (
    .I0(_0890_[19]),
    .I1(_0889_[19]),
    .I2(_0888_[19]),
    .O(_1414_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1812_ (
    .I0(\channels.self [50]),
    .I1(_1657_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0121_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1813_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [0]),
    .O(_1657_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1814_ (
    .I0(\channels.state [2]),
    .I1(\channels.state [0]),
    .I2(\channels.state [1]),
    .I3(\channels.state [3]),
    .O(\channels.signals [4])
  );
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _1815_ (
    .I0(\channels.state [1]),
    .I1(\channels.state [0]),
    .I2(\channels.state [3]),
    .O(_1156_[3])
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _1816_ (
    .I0(_1414_[0]),
    .I1(\channels.self [28]),
    .I2(_1414_[2]),
    .O(_0259_)
  );
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _1817_ (
    .I0(\channels.self [35]),
    .I1(_1414_[0]),
    .I2(_1414_[2]),
    .O(_0266_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1818_ (
    .I0(\channels.self [69]),
    .I1(_1671_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0113_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1819_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [6]),
    .O(_1671_[1])
  );
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _1820_ (
    .I0(\channels.state [1]),
    .I1(\channels.state [0]),
    .I2(\channels.state [2]),
    .I3(\channels.state [3]),
    .O(_1162_[3])
  );
  CC_LUT4 #(
    .INIT(16'hacc0)
  ) _1821_ (
    .I0(_1690_[0]),
    .I1(_1695_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .O(_0268_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1822_ (
    .I0(_1689_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [7]),
    .O(_1695_[1])
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _1823_ (
    .I0(_0816_[6]),
    .I1(_0815_[6]),
    .I2(_0817_[6]),
    .O(_1689_[0])
  );
  CC_LUT4 #(
    .INIT(16'h9600)
  ) _1824_ (
    .I0(_0816_[6]),
    .I1(_0815_[6]),
    .I2(_0817_[6]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [5]),
    .O(_1690_[0])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _1825_ (
    .I0(_1137_[0]),
    .I1(_1137_[1]),
    .I2(\channels.self [42]),
    .O(_1044_)
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _1826_ (
    .I0(\channels.connection_sel [5]),
    .I1(\channels.connection_sel [4]),
    .I2(\channels.self [40]),
    .O(_1137_[1])
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _1827_ (
    .I0(_1414_[0]),
    .I1(\channels.self [24]),
    .I2(_1414_[2]),
    .O(_0255_)
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _1828_ (
    .I0(\channels.self [23]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1733_[3]),
    .O(_0165_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1829_ (
    .I0(_1732_[0]),
    .I1(_1732_[1]),
    .I2(_1167_[2]),
    .O(_1733_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _1830_ (
    .I0(_0912_[2]),
    .I1(_0909_[3]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1732_[0])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _1831_ (
    .I0(\channels.control_operators.is_new ),
    .I1(\channels.ch_abcd_cnt_mem.bankb ),
    .I2(_1163_[2]),
    .O(_1164_[2])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1832_ (
    .I0(_1139_[2]),
    .I1(\channels.chc ),
    .I2(\channels.cha ),
    .O(_1163_[2])
  );
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _1833_ (
    .I0(_1045_),
    .I1(_1044_),
    .I2(\channels.ch_abcd_cnt_mem.bankb ),
    .I3(_1138_[3]),
    .O(_1139_[2])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _1834_ (
    .I0(\channels.connection_sel [5]),
    .I1(\channels.self [41]),
    .I2(_1136_[2]),
    .O(_1045_)
  );
  CC_LUT4 #(
    .INIT(16'hf3f5)
  ) _1835_ (
    .I0(\channels.connection_sel [3]),
    .I1(\channels.connection_sel [4]),
    .I2(\channels.self [41]),
    .I3(\channels.self [40]),
    .O(_1136_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0007)
  ) _1836_ (
    .I0(\channels.self [41]),
    .I1(\channels.self [40]),
    .I2(\channels.self [42]),
    .I3(\channels.self [43]),
    .O(_1138_[3])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1837_ (
    .I0(_1133_[0]),
    .I1(\channels.signals [4]),
    .O(_1134_[2])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _1838_ (
    .I0(_1132_[0]),
    .I1(\channels.state [0]),
    .I2(\channels.state [1]),
    .O(_1133_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1839_ (
    .I0(\channels.state [3]),
    .I1(\channels.state [2]),
    .O(_1132_[0])
  );
  CC_LUT3 #(
    .INIT(8'h01)
  ) _1840_ (
    .I0(_1165_[0]),
    .I1(_1165_[1]),
    .I2(_1141_[2]),
    .O(_1167_[2])
  );
  CC_LUT4 #(
    .INIT(16'hf100)
  ) _1841_ (
    .I0(\channels.chc ),
    .I1(\channels.cha ),
    .I2(_1139_[2]),
    .I3(_1139_[3]),
    .O(_1165_[0])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _1842_ (
    .I0(\channels.control_operators.is_new ),
    .I1(\channels.ch_abcd_cnt_mem.bankb ),
    .I2(_1135_[2]),
    .O(_1139_[3])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _1843_ (
    .I0(\channels.state [2]),
    .I1(\channels.state [3]),
    .I2(\channels.state [1]),
    .I3(\channels.state [0]),
    .O(_1135_[2])
  );
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _1844_ (
    .I0(\channels.chc ),
    .I1(\channels.cha ),
    .I2(_1140_[2]),
    .I3(_1133_[0]),
    .O(_1165_[1])
  );
  CC_LUT3 #(
    .INIT(8'h07)
  ) _1845_ (
    .I0(\channels.state [1]),
    .I1(\channels.state [0]),
    .I2(\channels.state [3]),
    .O(_1141_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _1846_ (
    .I0(_0943_[3]),
    .I1(_0946_[2]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1732_[1])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _1847_ (
    .I0(_1140_[2]),
    .I1(\channels.chc ),
    .I2(\channels.cha ),
    .O(_1166_[2])
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _1848_ (
    .I0(_1414_[0]),
    .I1(\channels.self [26]),
    .I2(_1414_[2]),
    .O(_0257_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _1849_ (
    .I0(_1414_[0]),
    .I1(\channels.self [27]),
    .I2(_1414_[2]),
    .O(_0258_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _1850_ (
    .I0(_1414_[0]),
    .I1(\channels.self [34]),
    .I2(_1414_[2]),
    .O(_0265_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _1851_ (
    .I0(_1414_[0]),
    .I1(\channels.self [31]),
    .I2(_1414_[2]),
    .O(_0262_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _1852_ (
    .I0(_1414_[0]),
    .I1(\channels.self [33]),
    .I2(_1414_[2]),
    .O(_0264_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _1853_ (
    .I0(_1414_[0]),
    .I1(\channels.self [32]),
    .I2(_1414_[2]),
    .O(_0263_)
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _1854_ (
    .I0(_1720_[0]),
    .I1(\channels.self [50]),
    .I2(_1738_[2]),
    .O(_0906_[0])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1855_ (
    .I0(_1717_[1]),
    .I1(_1719_[1]),
    .I2(\channels.cnt ),
    .O(_1720_[0])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1856_ (
    .I0(_1717_[1]),
    .I1(_1717_[2]),
    .O(_1719_[1])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1857_ (
    .I0(\channels.ch_abcd_cnt_mem.bankb ),
    .I1(_1716_[1]),
    .I2(\channels.control_operators.ryt ),
    .O(_1717_[1])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _1858_ (
    .I0(\channels.self [40]),
    .I1(\channels.self [43]),
    .I2(\channels.self [41]),
    .I3(\channels.self [42]),
    .O(_1716_[1])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1859_ (
    .I0(_1715_[0]),
    .I1(\channels.ch_abcd_cnt_mem.bankb ),
    .I2(\channels.control_operators.ryt ),
    .O(_1717_[2])
  );
  CC_LUT4 #(
    .INIT(16'hfe7f)
  ) _1860_ (
    .I0(\channels.self [40]),
    .I1(\channels.self [42]),
    .I2(\channels.self [41]),
    .I3(\channels.self [43]),
    .O(_1715_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _1861_ (
    .I0(_1718_[0]),
    .I1(_0936_[0]),
    .I2(_1718_[2]),
    .I3(\channels.operator_mem_out [0]),
    .O(_1738_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1862_ (
    .I0(\channels.cnt ),
    .I1(_1717_[1]),
    .O(_1718_[2])
  );
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _1863_ (
    .I0(\channels.cnt ),
    .I1(_1717_[1]),
    .I2(_1717_[2]),
    .O(_1718_[0])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _1864_ (
    .I0(_1720_[0]),
    .I1(\channels.self [51]),
    .I2(_1728_[2]),
    .O(_0906_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _1865_ (
    .I0(_1718_[0]),
    .I1(_0936_[1]),
    .I2(_1718_[2]),
    .I3(\channels.operator_mem_out [1]),
    .O(_1728_[2])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _1866_ (
    .I0(_1720_[0]),
    .I1(\channels.self [52]),
    .I2(_1739_[2]),
    .O(_0906_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _1867_ (
    .I0(_1718_[0]),
    .I1(_0936_[2]),
    .I2(_1718_[2]),
    .I3(\channels.operator_mem_out [2]),
    .O(_1739_[2])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _1868_ (
    .I0(_1720_[0]),
    .I1(\channels.self [53]),
    .I2(_1731_[2]),
    .O(_0906_[3])
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _1869_ (
    .I0(_1718_[0]),
    .I1(_0936_[3]),
    .I2(_1718_[2]),
    .I3(\channels.operator_mem_out [3]),
    .O(_1731_[2])
  );
  CC_LUT4 #(
    .INIT(16'h40ff)
  ) _1870_ (
    .I0(\channels.cnt ),
    .I1(_1719_[1]),
    .I2(\channels.self [54]),
    .I3(_1726_[3]),
    .O(_0906_[4])
  );
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _1871_ (
    .I0(_0936_[4]),
    .I1(_1718_[0]),
    .I2(_1725_[2]),
    .O(_1726_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _1872_ (
    .I0(\channels.operator_mem_out [4]),
    .I1(\channels.self [54]),
    .I2(\channels.cnt ),
    .I3(_1717_[1]),
    .O(_1725_[2])
  );
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _1873_ (
    .I0(_1718_[0]),
    .I1(_0936_[5]),
    .I2(_1730_[2]),
    .O(_0906_[5])
  );
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _1874_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [55]),
    .I2(_1719_[1]),
    .I3(_1729_[3]),
    .O(_1730_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _1875_ (
    .I0(\channels.operator_mem_out [5]),
    .I1(\channels.self [55]),
    .I2(\channels.cnt ),
    .I3(_1717_[1]),
    .O(_1729_[3])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _1876_ (
    .I0(_1720_[0]),
    .I1(\channels.self [56]),
    .I2(_1737_[2]),
    .O(_0906_[6])
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _1877_ (
    .I0(_1718_[0]),
    .I1(_0936_[6]),
    .I2(_1718_[2]),
    .I3(\channels.operator_mem_out [6]),
    .O(_1737_[2])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _1878_ (
    .I0(_1720_[0]),
    .I1(\channels.self [57]),
    .I2(_1740_[2]),
    .O(_0906_[7])
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _1879_ (
    .I0(_1718_[0]),
    .I1(_0936_[7]),
    .I2(_1718_[2]),
    .I3(\channels.operator_mem_out [7]),
    .O(_1740_[2])
  );
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _1880_ (
    .I0(_1718_[0]),
    .I1(_0936_[8]),
    .I2(_1727_[2]),
    .O(_0906_[8])
  );
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _1881_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [58]),
    .I2(_1719_[1]),
    .I3(_1723_[3]),
    .O(_1727_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _1882_ (
    .I0(\channels.operator_mem_out [8]),
    .I1(\channels.self [58]),
    .I2(\channels.cnt ),
    .I3(_1717_[1]),
    .O(_1723_[3])
  );
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _1883_ (
    .I0(_1718_[0]),
    .I1(_0936_[9]),
    .I2(_1722_[2]),
    .O(_0906_[9])
  );
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _1884_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [59]),
    .I2(_1719_[1]),
    .I3(_1721_[3]),
    .O(_1722_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _1885_ (
    .I0(\channels.operator_mem_out [9]),
    .I1(\channels.self [59]),
    .I2(\channels.cnt ),
    .I3(_1717_[1]),
    .O(_1721_[3])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _1886_ (
    .I0(_1720_[0]),
    .I1(\channels.self [60]),
    .I2(_1724_[2]),
    .O(_0906_[10])
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _1887_ (
    .I0(_1718_[0]),
    .I1(_0936_[10]),
    .I2(_1718_[2]),
    .I3(\channels.operator_mem_out [10]),
    .O(_1724_[2])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _1888_ (
    .I0(_1720_[0]),
    .I1(\channels.self [61]),
    .I2(_1720_[2]),
    .O(_0906_[11])
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _1889_ (
    .I0(_1718_[0]),
    .I1(_0936_[11]),
    .I2(_1718_[2]),
    .I3(\channels.operator_mem_out [11]),
    .O(_1720_[2])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _1890_ (
    .I0(_1720_[0]),
    .I1(\channels.self [62]),
    .I2(_1741_[2]),
    .O(_0906_[12])
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _1891_ (
    .I0(_1718_[0]),
    .I1(_0936_[12]),
    .I2(_1718_[2]),
    .I3(\channels.operator_mem_out [12]),
    .O(_1741_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1892_ (
    .I0(_1718_[0]),
    .I1(_0936_[13]),
    .O(_0906_[13])
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _1893_ (
    .I0(_1414_[0]),
    .I1(\channels.self [30]),
    .I2(_1414_[2]),
    .O(_0261_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _1894_ (
    .I0(_1414_[0]),
    .I1(\channels.self [29]),
    .I2(_1414_[2]),
    .O(_0260_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1895_ (
    .I0(_1631_[1]),
    .I1(_1607_[2]),
    .O(_0267_)
  );
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _1896_ (
    .I0(_0806_[0]),
    .I1(_1262_[1]),
    .I2(_1630_[2]),
    .O(_1631_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1897_ (
    .I0(_1261_[0]),
    .I1(_1261_[1]),
    .O(_1262_[1])
  );
  CC_LUT4 #(
    .INIT(16'h007f)
  ) _1898_ (
    .I0(_1260_[0]),
    .I1(_1260_[1]),
    .I2(_0806_[3]),
    .I3(_1247_[1]),
    .O(_1261_[0])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1899_ (
    .I0(_1258_[0]),
    .I1(_0806_[2]),
    .I2(_0806_[0]),
    .O(_1260_[0])
  );
  CC_LUT2 #(
    .INIT(4'h9)
  ) _1900_ (
    .I0(_1257_[0]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1901_ (
    .I0(_1216_[0]),
    .I1(_1256_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [12]),
    .I3(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11]),
    .O(_1257_[0])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _1902_ (
    .I0(_1255_[0]),
    .I1(_1218_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .O(_1256_[1])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1903_ (
    .I0(_1210_[1]),
    .I1(_1214_[0]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .O(_1218_[1])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _1904_ (
    .I0(_1204_[1]),
    .I1(_1205_[0]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .O(_1214_[0])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _1905_ (
    .I0(_1205_[1]),
    .I1(_1202_[0]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .O(_1210_[1])
  );
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _1906_ (
    .I0(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .I1(_1214_[1]),
    .I2(_1254_[2]),
    .O(_1255_[0])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _1907_ (
    .I0(_1213_[0]),
    .I1(_1204_[0]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .O(_1214_[1])
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _1908_ (
    .I0(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .I1(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I3(_1248_[0]),
    .O(_1254_[2])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1909_ (
    .I0(_1215_[0]),
    .I1(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .O(_1216_[0])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1910_ (
    .I0(_1201_[0]),
    .I1(_1210_[0]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .O(_1215_[0])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _1911_ (
    .I0(_1202_[1]),
    .I1(_1198_[0]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .O(_1210_[0])
  );
  CC_LUT3 #(
    .INIT(8'h07)
  ) _1912_ (
    .I0(_1198_[1]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .O(_1201_[0])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _1913_ (
    .I0(_1204_[0]),
    .I1(_1204_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .O(_1206_[1])
  );
  CC_LUT3 #(
    .INIT(8'h01)
  ) _1914_ (
    .I0(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I1(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .O(_1208_[0])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1915_ (
    .I0(_1203_[1]),
    .I1(_1206_[0]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .O(_1250_[0])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _1916_ (
    .I0(_1205_[0]),
    .I1(_1205_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .O(_1206_[0])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _1917_ (
    .I0(_1202_[0]),
    .I1(_1202_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .O(_1203_[1])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1918_ (
    .I0(_1200_[0]),
    .I1(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .O(_1217_[0])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1919_ (
    .I0(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I1(_1199_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .O(_1200_[0])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _1920_ (
    .I0(_1198_[0]),
    .I1(_1198_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .O(_1199_[1])
  );
  CC_LUT4 #(
    .INIT(16'h01fe)
  ) _1921_ (
    .I0(_1253_[0]),
    .I1(_1253_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [12]),
    .I3(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0a03)
  ) _1922_ (
    .I0(_1252_[0]),
    .I1(_1252_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11]),
    .I3(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .O(_1253_[0])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _1923_ (
    .I0(_1214_[0]),
    .I1(_1214_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .O(_1252_[1])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1924_ (
    .I0(_1210_[0]),
    .I1(_1210_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .O(_1252_[0])
  );
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _1925_ (
    .I0(_1201_[0]),
    .I1(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .I3(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11]),
    .O(_1253_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1926_ (
    .I0(_1211_[3]),
    .I1(_0806_[6]),
    .O(_1260_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1927_ (
    .I0(_1216_[0]),
    .I1(_1211_[3]),
    .O(_1611_[0])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1928_ (
    .I0(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11]),
    .I1(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [12]),
    .O(_1211_[3])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1929_ (
    .I0(_1217_[0]),
    .I1(_1211_[3]),
    .O(_1608_[0])
  );
  CC_LUT4 #(
    .INIT(16'h5300)
  ) _1930_ (
    .I0(_1200_[0]),
    .I1(_1250_[0]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .I3(_1211_[3]),
    .O(_1615_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _1931_ (
    .I0(_1201_[0]),
    .I1(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .I3(_1211_[3]),
    .O(_1605_[0])
  );
  CC_LUT3 #(
    .INIT(8'h4b)
  ) _1932_ (
    .I0(_1617_[0]),
    .I1(_1211_[3]),
    .I2(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[4])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1933_ (
    .I0(_1215_[0]),
    .I1(_1218_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .O(_1617_[0])
  );
  CC_LUT4 #(
    .INIT(16'hd02f)
  ) _1934_ (
    .I0(_1207_[0]),
    .I1(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .I2(_1212_[2]),
    .I3(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[7])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1935_ (
    .I0(_1199_[1]),
    .I1(_1203_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .O(_1207_[0])
  );
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _1936_ (
    .I0(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I1(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .I3(_1211_[3]),
    .O(_1212_[2])
  );
  CC_LUT4 #(
    .INIT(16'hd02f)
  ) _1937_ (
    .I0(_1252_[0]),
    .I1(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .I2(_1259_[2]),
    .I3(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[6])
  );
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _1938_ (
    .I0(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .I1(_1201_[0]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .I3(_1211_[3]),
    .O(_1259_[2])
  );
  CC_LUT3 #(
    .INIT(8'h1e)
  ) _1939_ (
    .I0(_1209_[0]),
    .I1(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [12]),
    .I2(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[3])
  );
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _1940_ (
    .I0(_1208_[0]),
    .I1(_1208_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11]),
    .O(_1209_[0])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1941_ (
    .I0(_1207_[0]),
    .I1(_1207_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .O(_1208_[1])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _1942_ (
    .I0(_1206_[0]),
    .I1(_1206_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .O(_1207_[1])
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _1943_ (
    .I0(_0808_[12]),
    .I1(_0807_[12]),
    .I2(_0809_[12]),
    .O(_1247_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _1944_ (
    .I0(\channels.control_operators.operator.phase_generator.ws_post_opl_p [18]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p5 [18]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [20]),
    .I3(\channels.control_operators.operator.phase_generator.ws_post_opl_p [19]),
    .O(_1261_[1])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _1945_ (
    .I0(_0806_[0]),
    .I1(_1261_[0]),
    .I2(_1247_[2]),
    .I3(_1247_[0]),
    .O(_1630_[2])
  );
  CC_LUT4 #(
    .INIT(16'heccf)
  ) _1946_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_p5 [18]),
    .I1(\channels.control_operators.operator.phase_generator.ws_post_opl_p [20]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [18]),
    .I3(\channels.control_operators.operator.phase_generator.ws_post_opl_p [19]),
    .O(_1247_[2])
  );
  CC_LUT3 #(
    .INIT(8'hc1)
  ) _1947_ (
    .I0(\channels.control_operators.operator.phase_generator.ws_post_opl_p [18]),
    .I1(\channels.control_operators.operator.phase_generator.ws_post_opl_p [19]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [20]),
    .O(_1247_[0])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1948_ (
    .I0(\channels.control_operators.operator.phase_generator.op_type_p [19]),
    .I1(\channels.control_operators.operator.phase_generator.op_type_p [20]),
    .O(_1607_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1949_ (
    .I0(_1638_[0]),
    .I1(_0961_[2]),
    .O(_0100_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1950_ (
    .I0(_1637_[0]),
    .I1(_1637_[1]),
    .O(_1638_[0])
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _1951_ (
    .I0(\sample_clk_gen.counter [4]),
    .I1(\sample_clk_gen.counter [5]),
    .I2(\sample_clk_gen.counter [6]),
    .I3(\sample_clk_gen.counter [7]),
    .O(_1637_[0])
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _1952_ (
    .I0(\sample_clk_gen.counter [0]),
    .I1(\sample_clk_gen.counter [1]),
    .I2(\sample_clk_gen.counter [2]),
    .I3(\sample_clk_gen.counter [3]),
    .O(_1637_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _1953_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .I1(\host_if.afifo.o_rd_data [6]),
    .I2(\reset_sync.r2 ),
    .I3(_1130_[3]),
    .O(_0096_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1954_ (
    .I0(\host_if.afifo.o_rd_empty ),
    .I1(\host_if.afifo.o_rd_data [8]),
    .O(_1130_[3])
  );
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _1955_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.self [3]),
    .I1(_1676_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .O(_1677_[0])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _1956_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.self [2]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.self [4]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.self [1]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.self [5]),
    .O(_1676_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1957_ (
    .I0(_1677_[0]),
    .I1(_0990_[4]),
    .O(_0234_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1958_ (
    .I0(_1677_[0]),
    .I1(_0990_[3]),
    .O(_0233_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1959_ (
    .I0(_1677_[0]),
    .I1(_0990_[2]),
    .O(_0232_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _1960_ (
    .I0(\channels.self [72]),
    .I1(_1697_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0116_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1961_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [9]),
    .O(_1697_[1])
  );
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _1962_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .I1(_1693_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .I3(_1742_[3]),
    .O(_0272_)
  );
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _1963_ (
    .I0(_1693_[0]),
    .I1(_1691_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .O(_1742_[3])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1964_ (
    .I0(_1689_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [3]),
    .O(_1691_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1965_ (
    .I0(_1689_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [2]),
    .O(_1693_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1966_ (
    .I0(_1689_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [1]),
    .O(_1693_[1])
  );
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _1967_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .I1(_1693_[0]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .I3(_1694_[3]),
    .O(_0271_)
  );
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _1968_ (
    .I0(_1690_[1]),
    .I1(_1691_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .O(_1694_[3])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1969_ (
    .I0(_1689_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [4]),
    .O(_1690_[1])
  );
  CC_LUT4 #(
    .INIT(16'h80ff)
  ) _1970_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .I1(_1696_[0]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .I3(_1698_[3]),
    .O(_0273_)
  );
  CC_LUT4 #(
    .INIT(16'hf53f)
  ) _1971_ (
    .I0(_1693_[0]),
    .I1(_1693_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .O(_1698_[3])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1972_ (
    .I0(_1689_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [0]),
    .O(_1696_[0])
  );
  CC_LUT4 #(
    .INIT(16'h40ff)
  ) _1973_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .I2(_1690_[1]),
    .I3(_1692_[3]),
    .O(_0270_)
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _1974_ (
    .I0(_1690_[0]),
    .I1(_1691_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .O(_1692_[3])
  );
  CC_LUT4 #(
    .INIT(16'h0ac0)
  ) _1975_ (
    .I0(_1696_[0]),
    .I1(_1693_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .O(_0274_)
  );
  CC_LUT4 #(
    .INIT(16'h40ff)
  ) _1976_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .I1(_1695_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .I3(_1695_[3]),
    .O(_0269_)
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _1977_ (
    .I0(_1690_[0]),
    .I1(_1690_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .O(_1695_[3])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _1978_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .I1(_1696_[0]),
    .I2(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .O(_0275_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _1979_ (
    .I0(_1275_[0]),
    .I1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .I2(_1275_[2]),
    .I3(_1275_[3]),
    .O(_1276_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1980_ (
    .I0(_1274_[0]),
    .I1(_1274_[1]),
    .O(_1275_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _1981_ (
    .I0(_1263_[1]),
    .I1(_1266_[2]),
    .I2(_1268_[3]),
    .I3(_1268_[1]),
    .O(_1274_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1982_ (
    .I0(_1243_[1]),
    .I1(\channels.control_operators.op_num [2]),
    .O(_1268_[3])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1983_ (
    .I0(_1179_[1]),
    .I1(_1244_[1]),
    .O(\channels.control_operators.op_num [2])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _1984_ (
    .I0(_1178_[0]),
    .I1(_1178_[1]),
    .O(_1179_[1])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _1985_ (
    .I0(\channels.control_operators.state [0]),
    .I1(\channels.control_operators.next_state [1]),
    .O(_1178_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _1986_ (
    .I0(\channels.control_operators.next_state [2]),
    .I1(\channels.control_operators.next_state [3]),
    .I2(\channels.control_operators.next_state [4]),
    .I3(\channels.control_operators.next_state [5]),
    .O(_1178_[1])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1987_ (
    .I0(_1020_[2]),
    .I1(_0964_[2]),
    .I2(_0862_[5]),
    .O(_1244_[1])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1988_ (
    .I0(_1020_[3]),
    .I1(_0964_[3]),
    .I2(_0862_[5]),
    .O(_1243_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1989_ (
    .I0(_1244_[1]),
    .I1(\channels.control_operators.op_num [3]),
    .O(_1266_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1990_ (
    .I0(_1179_[1]),
    .I1(_1243_[1]),
    .O(\channels.control_operators.op_num [3])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _1991_ (
    .I0(_1242_[2]),
    .I1(_1224_[2]),
    .I2(\channels.control_operators.op_num [1]),
    .O(_1263_[1])
  );
  CC_LUT3 #(
    .INIT(8'h70)
  ) _1992_ (
    .I0(_1178_[1]),
    .I1(_1178_[0]),
    .I2(_1225_[2]),
    .O(\channels.control_operators.op_num [1])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1993_ (
    .I0(_1020_[1]),
    .I1(_0964_[1]),
    .I2(_0862_[5]),
    .O(_1225_[2])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1994_ (
    .I0(_1020_[0]),
    .I1(_0964_[0]),
    .I2(_0862_[5]),
    .O(_1242_[2])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _1995_ (
    .I0(_1020_[4]),
    .I1(_0964_[4]),
    .I2(_0862_[5]),
    .O(_1224_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1996_ (
    .I0(_1224_[2]),
    .I1(_1267_[1]),
    .O(_1268_[1])
  );
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _1997_ (
    .I0(_1178_[1]),
    .I1(_1178_[0]),
    .I2(_1242_[2]),
    .I3(_1225_[2]),
    .O(_1267_[1])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _1998_ (
    .I0(_1266_[1]),
    .I1(_1268_[1]),
    .I2(_1266_[2]),
    .O(_1274_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _1999_ (
    .I0(\channels.control_operators.op_num [4]),
    .I1(_1265_[1]),
    .O(_1266_[1])
  );
  CC_LUT3 #(
    .INIT(8'h70)
  ) _2000_ (
    .I0(_1178_[1]),
    .I1(_1178_[0]),
    .I2(_1224_[2]),
    .O(\channels.control_operators.op_num [4])
  );
  CC_LUT4 #(
    .INIT(16'h888f)
  ) _2001_ (
    .I0(_1178_[1]),
    .I1(_1178_[0]),
    .I2(_1242_[2]),
    .I3(_1225_[2]),
    .O(_1265_[1])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2002_ (
    .I0(_1272_[0]),
    .I1(_1268_[1]),
    .I2(_1272_[2]),
    .O(_1275_[3])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2003_ (
    .I0(_1268_[3]),
    .I1(_1263_[0]),
    .O(_1272_[0])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2004_ (
    .I0(_1225_[2]),
    .I1(_1224_[2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1263_[0])
  );
  CC_LUT3 #(
    .INIT(8'h70)
  ) _2005_ (
    .I0(_1178_[1]),
    .I1(_1178_[0]),
    .I2(_1242_[2]),
    .O(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0])
  );
  CC_LUT4 #(
    .INIT(16'h7000)
  ) _2006_ (
    .I0(_1178_[1]),
    .I1(_1178_[0]),
    .I2(_1244_[1]),
    .I3(_1243_[1]),
    .O(_1263_[2])
  );
  CC_LUT4 #(
    .INIT(16'hf111)
  ) _2007_ (
    .I0(_1244_[1]),
    .I1(_1243_[1]),
    .I2(_1178_[0]),
    .I3(_1178_[1]),
    .O(_1270_[2])
  );
  CC_LUT3 #(
    .INIT(8'h07)
  ) _2008_ (
    .I0(_1263_[2]),
    .I1(_1263_[0]),
    .I2(_1271_[2]),
    .O(_1272_[2])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2009_ (
    .I0(\channels.control_operators.op_num [4]),
    .I1(_1265_[1]),
    .I2(_1270_[2]),
    .O(_1271_[2])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2010_ (
    .I0(_1268_[3]),
    .I1(_1266_[1]),
    .O(_1275_[0])
  );
  CC_LUT2 #(
    .INIT(4'he)
  ) _2011_ (
    .I0(_1273_[0]),
    .I1(_1273_[1]),
    .O(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _2012_ (
    .I0(_1242_[2]),
    .I1(_1224_[2]),
    .I2(\channels.control_operators.op_num [1]),
    .I3(_1263_[2]),
    .O(_1273_[0])
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2013_ (
    .I0(_1225_[2]),
    .I1(_1270_[2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .I3(_1224_[2]),
    .O(_1273_[1])
  );
  CC_LUT3 #(
    .INIT(8'h07)
  ) _2014_ (
    .I0(_1263_[0]),
    .I1(_1266_[2]),
    .I2(_1269_[2]),
    .O(_1276_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2015_ (
    .I0(_1268_[3]),
    .I1(_1263_[1]),
    .O(_1269_[2])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2016_ (
    .I0(\channels.connection_sel [1]),
    .I1(\channels.connection_sel [4]),
    .I2(_0862_[5]),
    .O(_1268_[0])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2017_ (
    .I0(\channels.connection_sel [2]),
    .I1(\channels.connection_sel [5]),
    .I2(_0862_[5]),
    .O(_1266_[0])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2018_ (
    .I0(_1264_[0]),
    .I1(_1264_[1]),
    .O(_1266_[3])
  );
  CC_LUT3 #(
    .INIT(8'h1f)
  ) _2019_ (
    .I0(_1263_[0]),
    .I1(_1263_[1]),
    .I2(_1263_[2]),
    .O(_1264_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2020_ (
    .I0(_0862_[5]),
    .I1(\channels.control_operators.ryt ),
    .O(_1264_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2021_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .I1(\host_if.afifo.o_rd_data [4]),
    .I2(\reset_sync.r2 ),
    .I3(_1130_[3]),
    .O(_0094_)
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2022_ (
    .I0(\channels.self [24]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1748_[3]),
    .O(_0166_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2023_ (
    .I0(_1688_[0]),
    .I1(_1688_[1]),
    .I2(_1167_[2]),
    .O(_1748_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2024_ (
    .I0(_0912_[3]),
    .I1(_0909_[4]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1688_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2025_ (
    .I0(_0943_[4]),
    .I1(_0946_[3]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1688_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2026_ (
    .I0(\channels.self [70]),
    .I1(_1156_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0114_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2027_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [7]),
    .O(_1156_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2028_ (
    .I0(\channels.self [25]),
    .I1(_1167_[2]),
    .I2(_1749_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_0167_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2029_ (
    .I0(_1687_[0]),
    .I1(_1687_[1]),
    .I2(_1167_[2]),
    .O(_1749_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2030_ (
    .I0(_0912_[4]),
    .I1(_0909_[5]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1687_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2031_ (
    .I0(_0943_[5]),
    .I1(_0946_[4]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1687_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2032_ (
    .I0(\channels.self [26]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1685_[3]),
    .O(_0168_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2033_ (
    .I0(_1683_[0]),
    .I1(_1683_[1]),
    .I2(_1167_[2]),
    .O(_1685_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2034_ (
    .I0(_0912_[5]),
    .I1(_0909_[6]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1683_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2035_ (
    .I0(_0943_[6]),
    .I1(_0946_[5]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1683_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2036_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .I1(\host_if.afifo.o_rd_data [3]),
    .I2(\reset_sync.r2 ),
    .I3(_1130_[3]),
    .O(_0093_)
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2037_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [63]),
    .I3(_1682_[3]),
    .O(_0940_[0])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2038_ (
    .I0(_0939_[0]),
    .I1(_0933_[0]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1682_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2039_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [64]),
    .I3(_1712_[3]),
    .O(_0940_[1])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2040_ (
    .I0(_0939_[1]),
    .I1(_0933_[1]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1712_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2041_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [65]),
    .I3(_1686_[3]),
    .O(_0940_[2])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2042_ (
    .I0(_0939_[2]),
    .I1(_0933_[2]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1686_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2043_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [66]),
    .I3(_1714_[3]),
    .O(_0940_[3])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2044_ (
    .I0(_0939_[3]),
    .I1(_0933_[3]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1714_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2045_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [67]),
    .I3(_1644_[3]),
    .O(_0940_[4])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2046_ (
    .I0(_0939_[4]),
    .I1(_0933_[4]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1644_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2047_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [68]),
    .I3(_1684_[3]),
    .O(_0940_[5])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2048_ (
    .I0(_0939_[5]),
    .I1(_0933_[5]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1684_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2049_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [69]),
    .I3(_1641_[3]),
    .O(_0940_[6])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2050_ (
    .I0(_0939_[6]),
    .I1(_0933_[6]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1641_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2051_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [70]),
    .I3(_1643_[3]),
    .O(_0940_[7])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2052_ (
    .I0(_0939_[7]),
    .I1(_0933_[7]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1643_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2053_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [71]),
    .I3(_1713_[3]),
    .O(_0940_[8])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2054_ (
    .I0(_0939_[8]),
    .I1(_0933_[8]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1713_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2055_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [72]),
    .I3(_1640_[3]),
    .O(_0940_[9])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2056_ (
    .I0(_0939_[9]),
    .I1(_0933_[9]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1640_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2057_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [73]),
    .I3(_1645_[3]),
    .O(_0940_[10])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2058_ (
    .I0(_0939_[10]),
    .I1(_0933_[10]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1645_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2059_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [74]),
    .I3(_1642_[3]),
    .O(_0940_[11])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2060_ (
    .I0(_0939_[11]),
    .I1(_0933_[11]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1642_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2061_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [75]),
    .I3(_1793_[3]),
    .O(_0940_[12])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2062_ (
    .I0(_0939_[12]),
    .I1(_0933_[12]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1793_[3])
  );
  CC_LUT4 #(
    .INIT(16'h10ff)
  ) _2063_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(\channels.self [75]),
    .I3(_1190_[3]),
    .O(_0940_[13])
  );
  CC_LUT4 #(
    .INIT(16'h533f)
  ) _2064_ (
    .I0(_0939_[13]),
    .I1(_0933_[13]),
    .I2(\channels.cnt ),
    .I3(\channels.self [76]),
    .O(_1190_[3])
  );
  CC_LUT4 #(
    .INIT(16'ha00c)
  ) _2065_ (
    .I0(_0939_[14]),
    .I1(\channels.self [75]),
    .I2(\channels.self [76]),
    .I3(\channels.cnt ),
    .O(_0940_[14])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2066_ (
    .I0(\channels.self [27]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1646_[3]),
    .O(_0169_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2067_ (
    .I0(_1191_[0]),
    .I1(_1191_[1]),
    .I2(_1167_[2]),
    .O(_1646_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2068_ (
    .I0(_0912_[6]),
    .I1(_0909_[7]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1191_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2069_ (
    .I0(_0943_[7]),
    .I1(_0946_[6]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1191_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2070_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .I1(\host_if.afifo.o_rd_data [2]),
    .I2(\reset_sync.r2 ),
    .I3(_1130_[3]),
    .O(_0092_)
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2071_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(\host_if.afifo.o_rd_data [9]),
    .I2(\reset_sync.r2 ),
    .I3(_1129_[3]),
    .O(_0089_)
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2072_ (
    .I0(\host_if.afifo.o_rd_data [8]),
    .I1(\host_if.afifo.o_rd_empty ),
    .O(_1129_[3])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2073_ (
    .I0(\channels.self [73]),
    .I1(_1674_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0117_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2074_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [10]),
    .O(_1674_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2075_ (
    .I0(\channels.self [21]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1670_[3]),
    .O(_0163_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2076_ (
    .I0(_1669_[0]),
    .I1(_1669_[1]),
    .I2(_1167_[2]),
    .O(_1670_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2077_ (
    .I0(_0912_[0]),
    .I1(_0909_[1]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1669_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2078_ (
    .I0(_0943_[1]),
    .I1(_0946_[0]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1669_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2079_ (
    .I0(_1677_[0]),
    .I1(_0990_[1]),
    .O(_0231_)
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2080_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [0]),
    .I1(\host_if.afifo.o_rd_data [0]),
    .I2(\reset_sync.r2 ),
    .I3(_1129_[3]),
    .O(_0081_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2081_ (
    .I0(\channels.self [74]),
    .I1(_1157_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0118_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2082_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [11]),
    .O(_1157_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2083_ (
    .I0(_1675_[0]),
    .I1(_0993_[9]),
    .O(_0224_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2084_ (
    .I0(_1673_[0]),
    .I1(_1673_[1]),
    .I2(_1673_[2]),
    .O(_1675_[0])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2085_ (
    .I0(_1672_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [0]),
    .I2(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [1]),
    .O(_1673_[0])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _2086_ (
    .I0(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [2]),
    .I1(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [3]),
    .I2(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [4]),
    .I3(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [5]),
    .O(_1672_[0])
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2087_ (
    .I0(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [3]),
    .I1(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [4]),
    .I2(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [6]),
    .I3(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [7]),
    .O(_1673_[1])
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2088_ (
    .I0(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [5]),
    .I1(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [0]),
    .I2(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [1]),
    .I3(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [2]),
    .O(_1673_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2089_ (
    .I0(_1675_[0]),
    .I1(_0993_[6]),
    .O(_0221_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2090_ (
    .I0(_1675_[0]),
    .I1(_0993_[4]),
    .O(_0219_)
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2091_ (
    .I0(\channels.control_operators.opl3_reg_wr [15]),
    .I1(\host_if.afifo.o_rd_data [7]),
    .I2(\reset_sync.r2 ),
    .I3(_1129_[3]),
    .O(_0088_)
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _2092_ (
    .I0(_1152_[1]),
    .I1(_1132_[0]),
    .I2(_1155_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_0213_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2093_ (
    .I0(_1135_[2]),
    .I1(_1153_[0]),
    .I2(\channels.ch_abcd_cnt_mem.bankb ),
    .O(_1155_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2094_ (
    .I0(\channels.self [40]),
    .I1(\channels.self [42]),
    .I2(\channels.self [41]),
    .I3(\channels.self [43]),
    .O(_1153_[0])
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2095_ (
    .I0(_1131_[0]),
    .I1(\channels.ch_abcd_cnt_mem.bankb ),
    .I2(\channels.state [0]),
    .I3(\channels.state [1]),
    .O(_1152_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2096_ (
    .I0(\channels.self [40]),
    .I1(\channels.self [42]),
    .I2(\channels.self [43]),
    .I3(\channels.self [41]),
    .O(_1131_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2097_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [1]),
    .I1(\host_if.afifo.o_rd_data [1]),
    .I2(\reset_sync.r2 ),
    .I3(_1129_[3]),
    .O(_0082_)
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2098_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [2]),
    .I1(\host_if.afifo.o_rd_data [2]),
    .I2(\reset_sync.r2 ),
    .I3(_1129_[3]),
    .O(_0083_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2099_ (
    .I0(\channels.self [55]),
    .I1(_1196_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0126_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2100_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [5]),
    .O(_1196_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2101_ (
    .I0(\channels.self [56]),
    .I1(_1671_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0127_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2102_ (
    .I0(\channels.self [57]),
    .I1(_1156_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0128_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2103_ (
    .I0(\channels.self [58]),
    .I1(_1429_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0129_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2104_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [8]),
    .O(_1429_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2105_ (
    .I0(\channels.self [59]),
    .I1(_1697_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0130_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2106_ (
    .I0(\channels.self [60]),
    .I1(_1674_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0131_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2107_ (
    .I0(\channels.self [61]),
    .I1(_1157_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0132_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2108_ (
    .I0(\channels.self [62]),
    .I1(_1192_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0133_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2109_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [12]),
    .O(_1192_[1])
  );
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _2110_ (
    .I0(_1663_[0]),
    .I1(_0921_[0]),
    .I2(_1663_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_0134_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2111_ (
    .I0(_1193_[3]),
    .I1(_1195_[0]),
    .O(_1663_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2112_ (
    .I0(\channels.signals [4]),
    .I1(_1148_[0]),
    .O(_1193_[3])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2113_ (
    .I0(_1132_[0]),
    .I1(_1141_[2]),
    .O(_1148_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2114_ (
    .I0(_1153_[0]),
    .I1(_1193_[2]),
    .O(_1195_[0])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2115_ (
    .I0(_1131_[0]),
    .I1(_1131_[1]),
    .O(_1193_[2])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _2116_ (
    .I0(\channels.self [41]),
    .I1(\channels.self [43]),
    .I2(\channels.self [40]),
    .I3(\channels.self [42]),
    .O(_1131_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2117_ (
    .I0(_1148_[0]),
    .I1(\channels.self [44]),
    .O(_1663_[2])
  );
  CC_LUT4 #(
    .INIT(16'h004f)
  ) _2118_ (
    .I0(_1148_[0]),
    .I1(\channels.self [45]),
    .I2(_1750_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_0135_)
  );
  CC_LUT4 #(
    .INIT(16'h07ff)
  ) _2119_ (
    .I0(_1195_[0]),
    .I1(_0921_[1]),
    .I2(_1131_[0]),
    .I3(_1193_[3]),
    .O(_1750_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2120_ (
    .I0(\channels.self [53]),
    .I1(_1664_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0124_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2121_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [3]),
    .O(_1664_[1])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2122_ (
    .I0(\channels.self [6]),
    .I1(_1145_[2]),
    .I2(_1147_[2]),
    .O(_0149_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2123_ (
    .I0(_1145_[0]),
    .I1(_1145_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1147_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2124_ (
    .I0(_0918_[5]),
    .I1(_0915_[6]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1145_[1])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2125_ (
    .I0(\channels.control_operators.is_new ),
    .I1(\channels.ch_abcd_cnt_mem.bankb ),
    .I2(_1142_[2]),
    .O(_1143_[2])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2126_ (
    .I0(_1139_[2]),
    .I1(\channels.chd ),
    .I2(\channels.chb ),
    .O(_1142_[2])
  );
  CC_LUT3 #(
    .INIT(8'h01)
  ) _2127_ (
    .I0(_1141_[0]),
    .I1(_1141_[1]),
    .I2(_1141_[2]),
    .O(_1145_[2])
  );
  CC_LUT4 #(
    .INIT(16'hf100)
  ) _2128_ (
    .I0(\channels.chd ),
    .I1(\channels.chb ),
    .I2(_1139_[2]),
    .I3(_1139_[3]),
    .O(_1141_[0])
  );
  CC_LUT4 #(
    .INIT(16'h1f00)
  ) _2129_ (
    .I0(\channels.chd ),
    .I1(\channels.chb ),
    .I2(_1140_[2]),
    .I3(_1133_[0]),
    .O(_1141_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2130_ (
    .I0(_0949_[6]),
    .I1(_0952_[5]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1145_[0])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2131_ (
    .I0(\channels.chd ),
    .I1(_1140_[2]),
    .I2(\channels.chb ),
    .O(_1144_[2])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2132_ (
    .I0(\channels.self [7]),
    .I1(_1145_[2]),
    .I2(_1150_[2]),
    .O(_0150_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2133_ (
    .I0(_1149_[0]),
    .I1(_1149_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1150_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2134_ (
    .I0(_0918_[6]),
    .I1(_0915_[7]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1149_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2135_ (
    .I0(_0949_[7]),
    .I1(_0952_[6]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1149_[0])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2136_ (
    .I0(\channels.self [9]),
    .I1(_1145_[2]),
    .I2(_1751_[2]),
    .O(_0152_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2137_ (
    .I0(_1146_[0]),
    .I1(_1146_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1751_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2138_ (
    .I0(_0918_[8]),
    .I1(_0915_[9]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1146_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2139_ (
    .I0(_0949_[9]),
    .I1(_0952_[8]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1146_[0])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2140_ (
    .I0(\channels.self [8]),
    .I1(_1145_[2]),
    .I2(_1709_[2]),
    .O(_0151_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2141_ (
    .I0(_1707_[0]),
    .I1(_1707_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1709_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2142_ (
    .I0(_0918_[7]),
    .I1(_0915_[8]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1707_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2143_ (
    .I0(_0949_[8]),
    .I1(_0952_[7]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1707_[0])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2144_ (
    .I0(\channels.self [10]),
    .I1(_1145_[2]),
    .I2(_1700_[2]),
    .O(_0153_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2145_ (
    .I0(_1699_[0]),
    .I1(_1699_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1700_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2146_ (
    .I0(_0918_[9]),
    .I1(_0915_[10]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1699_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2147_ (
    .I0(_0949_[10]),
    .I1(_0952_[9]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1699_[0])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2148_ (
    .I0(\channels.self [11]),
    .I1(_1145_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1752_[3]),
    .O(_0154_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2149_ (
    .I0(_1701_[0]),
    .I1(_1701_[1]),
    .I2(_1145_[2]),
    .O(_1752_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2150_ (
    .I0(_0918_[10]),
    .I1(_0915_[11]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1701_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2151_ (
    .I0(_0949_[11]),
    .I1(_0952_[10]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1701_[1])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2152_ (
    .I0(\channels.self [14]),
    .I1(_1145_[2]),
    .I2(_1710_[2]),
    .O(_0157_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2153_ (
    .I0(_1708_[0]),
    .I1(_1708_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1710_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2154_ (
    .I0(_0918_[13]),
    .I1(_0915_[14]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1708_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2155_ (
    .I0(_0949_[14]),
    .I1(_0952_[13]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1708_[0])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2156_ (
    .I0(\channels.self [15]),
    .I1(_1145_[2]),
    .I2(_1705_[2]),
    .O(_0158_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2157_ (
    .I0(_1704_[0]),
    .I1(_1704_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1705_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2158_ (
    .I0(_0918_[14]),
    .I1(_0915_[15]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1704_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2159_ (
    .I0(_0949_[15]),
    .I1(_0952_[14]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1704_[0])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2160_ (
    .I0(\channels.self [16]),
    .I1(_1145_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1753_[3]),
    .O(_0159_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2161_ (
    .I0(_1702_[0]),
    .I1(_1702_[1]),
    .I2(_1145_[2]),
    .O(_1753_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2162_ (
    .I0(_0918_[15]),
    .I1(_0915_[16]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1702_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2163_ (
    .I0(_0949_[16]),
    .I1(_0952_[15]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1702_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2164_ (
    .I0(\channels.self [17]),
    .I1(_1145_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1711_[3]),
    .O(_0160_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2165_ (
    .I0(_1175_[0]),
    .I1(_1175_[1]),
    .I2(_1145_[2]),
    .O(_1711_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2166_ (
    .I0(_0918_[16]),
    .I1(_0915_[17]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1175_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2167_ (
    .I0(_0949_[17]),
    .I1(_0952_[16]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1175_[1])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2168_ (
    .I0(\channels.self [19]),
    .I1(_1145_[2]),
    .I2(_1706_[2]),
    .O(_0162_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2169_ (
    .I0(_1159_[0]),
    .I1(_1159_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1706_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2170_ (
    .I0(_0918_[18]),
    .I1(_0915_[19]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1159_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2171_ (
    .I0(_0949_[19]),
    .I1(_0952_[18]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1159_[0])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2172_ (
    .I0(\channels.self [22]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1754_[3]),
    .O(_0164_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2173_ (
    .I0(_1703_[0]),
    .I1(_1703_[1]),
    .I2(_1167_[2]),
    .O(_1754_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2174_ (
    .I0(_0912_[1]),
    .I1(_0909_[2]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1703_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2175_ (
    .I0(_0943_[2]),
    .I1(_0946_[1]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1703_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2176_ (
    .I0(\channels.self [52]),
    .I1(_1161_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0123_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2177_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [2]),
    .O(_1161_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2178_ (
    .I0(\channels.self [51]),
    .I1(_1162_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0122_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2179_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [1]),
    .O(_1162_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2180_ (
    .I0(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .I1(\host_if.afifo.o_rd_data [0]),
    .I2(\reset_sync.r2 ),
    .I3(_1130_[3]),
    .O(_0090_)
  );
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _2181_ (
    .I0(_0977_[8]),
    .I1(_0974_[8]),
    .I2(_1160_[2]),
    .I3(\channels.control_operators.am ),
    .O(_0204_)
  );
  CC_LUT4 #(
    .INIT(16'hee0f)
  ) _2182_ (
    .I0(_0977_[9]),
    .I1(_0977_[10]),
    .I2(_1128_[2]),
    .I3(\channels.control_operators.am ),
    .O(_1160_[2])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2183_ (
    .I0(_0974_[9]),
    .I1(_0974_[10]),
    .O(_1128_[2])
  );
  CC_LUT4 #(
    .INIT(16'hfcfa)
  ) _2184_ (
    .I0(_0974_[7]),
    .I1(_0977_[7]),
    .I2(_1160_[2]),
    .I3(\channels.control_operators.am ),
    .O(_0203_)
  );
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _2185_ (
    .I0(_0977_[6]),
    .I1(_0974_[6]),
    .I2(_1160_[2]),
    .I3(\channels.control_operators.am ),
    .O(_0202_)
  );
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _2186_ (
    .I0(_0977_[5]),
    .I1(_0974_[5]),
    .I2(_1160_[2]),
    .I3(\channels.control_operators.am ),
    .O(_0201_)
  );
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _2187_ (
    .I0(_0977_[4]),
    .I1(_0974_[4]),
    .I2(_1160_[2]),
    .I3(\channels.control_operators.am ),
    .O(_0200_)
  );
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _2188_ (
    .I0(_0977_[3]),
    .I1(_0974_[3]),
    .I2(_1160_[2]),
    .I3(\channels.control_operators.am ),
    .O(_0199_)
  );
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _2189_ (
    .I0(_0977_[2]),
    .I1(_0974_[2]),
    .I2(_1160_[2]),
    .I3(\channels.control_operators.am ),
    .O(_0198_)
  );
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _2190_ (
    .I0(_0977_[1]),
    .I1(_0974_[1]),
    .I2(_1160_[2]),
    .I3(\channels.control_operators.am ),
    .O(_0197_)
  );
  CC_LUT4 #(
    .INIT(16'hfafc)
  ) _2191_ (
    .I0(_0977_[0]),
    .I1(_0974_[0]),
    .I2(_1160_[2]),
    .I3(\channels.control_operators.am ),
    .O(_0196_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2192_ (
    .I0(\channels.control_operators.operator.phase_generator.key_on_pulse_p [3]),
    .I1(_0999_[9]),
    .O(_0195_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2193_ (
    .I0(\channels.control_operators.operator.phase_generator.key_on_pulse_p [3]),
    .I1(_0999_[8]),
    .O(_0194_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2194_ (
    .I0(\channels.control_operators.operator.phase_generator.key_on_pulse_p [3]),
    .I1(_0999_[7]),
    .O(_0193_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2195_ (
    .I0(\channels.control_operators.operator.phase_generator.key_on_pulse_p [3]),
    .I1(_0999_[6]),
    .O(_0192_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2196_ (
    .I0(\channels.control_operators.operator.phase_generator.key_on_pulse_p [3]),
    .I1(_0999_[5]),
    .O(_0191_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2197_ (
    .I0(\channels.control_operators.operator.phase_generator.key_on_pulse_p [3]),
    .I1(_0999_[4]),
    .O(_0190_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2198_ (
    .I0(\channels.control_operators.operator.phase_generator.key_on_pulse_p [3]),
    .I1(_0999_[3]),
    .O(_0189_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2199_ (
    .I0(\channels.control_operators.operator.phase_generator.key_on_pulse_p [3]),
    .I1(_0999_[2]),
    .O(_0188_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2200_ (
    .I0(\channels.control_operators.operator.phase_generator.key_on_pulse_p [3]),
    .I1(_0999_[1]),
    .O(_0187_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2201_ (
    .I0(\channels.control_operators.operator.phase_generator.key_on_pulse_p [3]),
    .I1(_0999_[0]),
    .O(_0186_)
  );
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2202_ (
    .I0(\channels.ch_abcd_cnt_mem.bankb ),
    .I1(_1755_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1755_[3]),
    .O(_0185_)
  );
  CC_LUT4 #(
    .INIT(16'h000b)
  ) _2203_ (
    .I0(_1153_[0]),
    .I1(_1135_[2]),
    .I2(_1141_[2]),
    .I3(_1153_[2]),
    .O(_1755_[3])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2204_ (
    .I0(_1131_[0]),
    .I1(_1133_[0]),
    .O(_1153_[2])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2205_ (
    .I0(\channels.ch_abcd_cnt_mem.bankb ),
    .I1(\channels.signals [4]),
    .I2(_1133_[0]),
    .O(_1755_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2206_ (
    .I0(_1223_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.tremolo.dam_p1 ),
    .O(_0184_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2207_ (
    .I0(_0996_[3]),
    .I1(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [5]),
    .I2(_0812_[5]),
    .O(_1223_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2208_ (
    .I0(_1756_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.tremolo.dam_p1 ),
    .O(_0183_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2209_ (
    .I0(_0996_[2]),
    .I1(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [4]),
    .I2(_0812_[5]),
    .O(_1756_[0])
  );
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2210_ (
    .I0(\channels.self [0]),
    .I1(_1221_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1221_[3]),
    .O(_0182_)
  );
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _2211_ (
    .I0(_1134_[2]),
    .I1(_1143_[2]),
    .I2(_1187_[2]),
    .I3(_1145_[2]),
    .O(_1221_[3])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2212_ (
    .I0(_1133_[0]),
    .I1(_1144_[2]),
    .O(_1187_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2213_ (
    .I0(_1133_[0]),
    .I1(_0949_[0]),
    .I2(_1134_[2]),
    .I3(_0915_[0]),
    .O(_1221_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2214_ (
    .I0(\channels.self [39]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1757_[3]),
    .O(_0181_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2215_ (
    .I0(_1219_[0]),
    .I1(_1219_[1]),
    .I2(_1167_[2]),
    .O(_1757_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2216_ (
    .I0(_0912_[18]),
    .I1(_0909_[19]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1219_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2217_ (
    .I0(_0943_[19]),
    .I1(_0946_[18]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1219_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2218_ (
    .I0(\channels.self [38]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1222_[3]),
    .O(_0180_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2219_ (
    .I0(_1220_[0]),
    .I1(_1220_[1]),
    .I2(_1167_[2]),
    .O(_1222_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2220_ (
    .I0(_0912_[17]),
    .I1(_0909_[18]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1220_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2221_ (
    .I0(_0943_[18]),
    .I1(_0946_[17]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1220_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2222_ (
    .I0(\channels.self [37]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1189_[3]),
    .O(_0179_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2223_ (
    .I0(_1188_[0]),
    .I1(_1188_[1]),
    .I2(_1167_[2]),
    .O(_1189_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2224_ (
    .I0(_0912_[16]),
    .I1(_0909_[17]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1188_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2225_ (
    .I0(_0943_[17]),
    .I1(_0946_[16]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1188_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2226_ (
    .I0(\channels.self [36]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1758_[3]),
    .O(_0178_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2227_ (
    .I0(_1171_[0]),
    .I1(_1171_[1]),
    .I2(_1167_[2]),
    .O(_1758_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2228_ (
    .I0(_0912_[15]),
    .I1(_0909_[16]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1171_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2229_ (
    .I0(_0943_[16]),
    .I1(_0946_[15]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1171_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2230_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .I1(\host_if.afifo.o_rd_data [1]),
    .I2(\reset_sync.r2 ),
    .I3(_1130_[3]),
    .O(_0091_)
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2231_ (
    .I0(\channels.self [35]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1169_[3]),
    .O(_0177_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2232_ (
    .I0(_1168_[0]),
    .I1(_1168_[1]),
    .I2(_1167_[2]),
    .O(_1169_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2233_ (
    .I0(_0912_[14]),
    .I1(_0909_[15]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1168_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2234_ (
    .I0(_0943_[15]),
    .I1(_0946_[14]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1168_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2235_ (
    .I0(\channels.self [34]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1172_[3]),
    .O(_0176_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2236_ (
    .I0(_1167_[0]),
    .I1(_1167_[1]),
    .I2(_1167_[2]),
    .O(_1172_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2237_ (
    .I0(_0912_[13]),
    .I1(_0909_[14]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1167_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2238_ (
    .I0(_0943_[14]),
    .I1(_0946_[13]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1167_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2239_ (
    .I0(\channels.self [33]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1681_[3]),
    .O(_0175_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2240_ (
    .I0(_1680_[0]),
    .I1(_1680_[1]),
    .I2(_1167_[2]),
    .O(_1681_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2241_ (
    .I0(_0912_[12]),
    .I1(_0909_[13]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1680_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2242_ (
    .I0(_0943_[13]),
    .I1(_0946_[12]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1680_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2243_ (
    .I0(\channels.self [32]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1184_[3]),
    .O(_0174_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2244_ (
    .I0(_1183_[0]),
    .I1(_1183_[1]),
    .I2(_1167_[2]),
    .O(_1184_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2245_ (
    .I0(_0912_[11]),
    .I1(_0909_[12]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1183_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2246_ (
    .I0(_0943_[12]),
    .I1(_0946_[11]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1183_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2247_ (
    .I0(\channels.self [31]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1639_[3]),
    .O(_0173_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2248_ (
    .I0(_1182_[0]),
    .I1(_1182_[1]),
    .I2(_1167_[2]),
    .O(_1639_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2249_ (
    .I0(_0912_[10]),
    .I1(_0909_[11]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1182_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2250_ (
    .I0(_0943_[11]),
    .I1(_0946_[10]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1182_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2251_ (
    .I0(\channels.self [30]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1679_[3]),
    .O(_0172_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2252_ (
    .I0(_1678_[0]),
    .I1(_1678_[1]),
    .I2(_1167_[2]),
    .O(_1679_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2253_ (
    .I0(_0912_[9]),
    .I1(_0909_[10]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1678_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2254_ (
    .I0(_0943_[10]),
    .I1(_0946_[9]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1678_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2255_ (
    .I0(\channels.self [29]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1667_[3]),
    .O(_0171_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2256_ (
    .I0(_1666_[0]),
    .I1(_1666_[1]),
    .I2(_1167_[2]),
    .O(_1667_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2257_ (
    .I0(_0912_[8]),
    .I1(_0909_[9]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1666_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2258_ (
    .I0(_0943_[9]),
    .I1(_0946_[8]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1666_[1])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2259_ (
    .I0(\channels.self [28]),
    .I1(_1167_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1668_[3]),
    .O(_0170_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2260_ (
    .I0(_1665_[0]),
    .I1(_1665_[1]),
    .I2(_1167_[2]),
    .O(_1668_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2261_ (
    .I0(_0912_[7]),
    .I1(_0909_[8]),
    .I2(_1164_[2]),
    .I3(_1134_[2]),
    .O(_1665_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2262_ (
    .I0(_0943_[8]),
    .I1(_0946_[7]),
    .I2(_1166_[2]),
    .I3(_1133_[0]),
    .O(_1665_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2263_ (
    .I0(\channels.self [65]),
    .I1(_1161_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0109_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2264_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I1(_1647_[1]),
    .O(_0983_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2265_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .I1(_1158_[1]),
    .O(_1647_[1])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2266_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [2]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [3]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [0]),
    .O(_1158_[1])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2267_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .I2(_1176_[1]),
    .O(_0983_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2268_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [1]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [0]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [3]),
    .I3(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [2]),
    .O(_1176_[1])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2269_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .I2(_1173_[2]),
    .O(_0983_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0caf)
  ) _2270_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [1]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [0]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [2]),
    .I3(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [3]),
    .O(_1173_[2])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2271_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .I2(_1174_[2]),
    .O(_0983_[3])
  );
  CC_LUT4 #(
    .INIT(16'hcfa0)
  ) _2272_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [1]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [0]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [3]),
    .I3(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [2]),
    .O(_1174_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2273_ (
    .I0(_1197_[0]),
    .I1(_1158_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I3(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .O(_0983_[4])
  );
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _2274_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [1]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [2]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [3]),
    .O(_1197_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2275_ (
    .I0(_1176_[0]),
    .I1(_1176_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I3(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .O(_0983_[5])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2276_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [2]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [3]),
    .O(_1176_[0])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2277_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I1(_1173_[2]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .O(_0983_[6])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2278_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I1(_1174_[2]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .O(_0983_[7])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2279_ (
    .I0(_1660_[0]),
    .I1(_1647_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .O(_0983_[8])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2280_ (
    .I0(_1197_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .O(_1660_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0ac0)
  ) _2281_ (
    .I0(_1176_[0]),
    .I1(_1176_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I3(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .O(_0983_[9])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2282_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I2(_1173_[2]),
    .O(_0983_[10])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2283_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I2(_1174_[2]),
    .O(_0983_[11])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2284_ (
    .I0(_1197_[0]),
    .I1(_1158_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .I3(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .O(_0983_[12])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2285_ (
    .I0(_1176_[0]),
    .I1(_1176_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .I3(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .O(_0983_[13])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2286_ (
    .I0(_1173_[2]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .O(_0983_[14])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2287_ (
    .I0(_1174_[2]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .O(_0983_[15])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2288_ (
    .I0(_1660_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .O(_0983_[16])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2289_ (
    .I0(_1176_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .O(_0983_[17])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2290_ (
    .I0(_1638_[0]),
    .I1(_0961_[3]),
    .O(_0101_)
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2291_ (
    .I0(\channels.self [18]),
    .I1(_1145_[2]),
    .I2(_1650_[2]),
    .O(_0161_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2292_ (
    .I0(_1649_[0]),
    .I1(_1649_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1650_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2293_ (
    .I0(_0918_[17]),
    .I1(_0915_[18]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1649_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2294_ (
    .I0(_0949_[18]),
    .I1(_0952_[17]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1649_[0])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2295_ (
    .I0(\channels.self [13]),
    .I1(_1145_[2]),
    .I2(_1662_[2]),
    .O(_0156_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2296_ (
    .I0(_1661_[0]),
    .I1(_1661_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1662_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2297_ (
    .I0(_0918_[12]),
    .I1(_0915_[13]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1661_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2298_ (
    .I0(_0949_[13]),
    .I1(_0952_[12]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1661_[0])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2299_ (
    .I0(\channels.self [12]),
    .I1(_1145_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1656_[3]),
    .O(_0155_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2300_ (
    .I0(_1654_[0]),
    .I1(_1654_[1]),
    .I2(_1145_[2]),
    .O(_1656_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2301_ (
    .I0(_0918_[11]),
    .I1(_0915_[12]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1654_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2302_ (
    .I0(_0949_[12]),
    .I1(_0952_[11]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1654_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2303_ (
    .I0(\channels.self [63]),
    .I1(_1657_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0107_)
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2304_ (
    .I0(\channels.self [5]),
    .I1(_1145_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1759_[3]),
    .O(_0148_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2305_ (
    .I0(_1651_[0]),
    .I1(_1651_[1]),
    .I2(_1145_[2]),
    .O(_1759_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2306_ (
    .I0(_0918_[4]),
    .I1(_0915_[5]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1651_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2307_ (
    .I0(_0949_[5]),
    .I1(_0952_[4]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1651_[1])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2308_ (
    .I0(\channels.self [4]),
    .I1(_1145_[2]),
    .I2(_1655_[2]),
    .O(_0147_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2309_ (
    .I0(_1652_[0]),
    .I1(_1652_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1655_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2310_ (
    .I0(_0918_[3]),
    .I1(_0915_[4]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1652_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2311_ (
    .I0(_0949_[4]),
    .I1(_0952_[3]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1652_[0])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2312_ (
    .I0(\channels.self [3]),
    .I1(_1145_[2]),
    .I2(_1659_[2]),
    .O(_0146_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2313_ (
    .I0(_1648_[0]),
    .I1(_1648_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1659_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2314_ (
    .I0(_0918_[2]),
    .I1(_0915_[3]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1648_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2315_ (
    .I0(_0949_[3]),
    .I1(_0952_[2]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1648_[0])
  );
  CC_LUT4 #(
    .INIT(16'h000e)
  ) _2316_ (
    .I0(\channels.self [2]),
    .I1(_1145_[2]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1792_[3]),
    .O(_0145_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2317_ (
    .I0(_1658_[0]),
    .I1(_1658_[1]),
    .I2(_1145_[2]),
    .O(_1792_[3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2318_ (
    .I0(_0918_[1]),
    .I1(_0915_[2]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1658_[0])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2319_ (
    .I0(_0949_[2]),
    .I1(_0952_[1]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1658_[1])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2320_ (
    .I0(\channels.self [1]),
    .I1(_1145_[2]),
    .I2(_1180_[2]),
    .O(_0144_)
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _2321_ (
    .I0(_1177_[0]),
    .I1(_1177_[1]),
    .I2(_1145_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_1180_[2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2322_ (
    .I0(_0918_[0]),
    .I1(_0915_[1]),
    .I2(_1143_[2]),
    .I3(_1134_[2]),
    .O(_1177_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2323_ (
    .I0(_0949_[1]),
    .I1(_0952_[0]),
    .I2(_1144_[2]),
    .I3(_1133_[0]),
    .O(_1177_[0])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2324_ (
    .I0(_1181_[0]),
    .I1(\channels.control_operators.sample_clk_en ),
    .O(_0143_)
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _2325_ (
    .I0(_1153_[3]),
    .I1(\channels.self [43]),
    .I2(_1154_[2]),
    .I3(_0924_[3]),
    .O(_1181_[0])
  );
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _2326_ (
    .I0(_1153_[0]),
    .I1(_1134_[2]),
    .I2(_1153_[2]),
    .I3(_1153_[3]),
    .O(_1154_[2])
  );
  CC_LUT3 #(
    .INIT(8'h07)
  ) _2327_ (
    .I0(_1132_[0]),
    .I1(_1152_[1]),
    .I2(_1141_[2]),
    .O(_1153_[3])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2328_ (
    .I0(_1794_[0]),
    .I1(\channels.control_operators.sample_clk_en ),
    .O(_0142_)
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _2329_ (
    .I0(_1153_[3]),
    .I1(\channels.self [42]),
    .I2(_1154_[2]),
    .I3(_0924_[2]),
    .O(_1794_[0])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2330_ (
    .I0(_1653_[0]),
    .I1(\channels.control_operators.sample_clk_en ),
    .O(_0141_)
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _2331_ (
    .I0(_1153_[3]),
    .I1(\channels.self [41]),
    .I2(_1154_[2]),
    .I3(_0924_[1]),
    .O(_1653_[0])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2332_ (
    .I0(_1170_[0]),
    .I1(\channels.control_operators.sample_clk_en ),
    .O(_0140_)
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _2333_ (
    .I0(_1153_[3]),
    .I1(\channels.self [40]),
    .I2(_1154_[2]),
    .I3(_0924_[0]),
    .O(_1170_[0])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2334_ (
    .I0(_1292_),
    .I1(\channels.control_operators.fnum [8]),
    .I2(\channels.control_operators.fnum [9]),
    .O(_1636_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2335_ (
    .I0(\channels.control_operators.fnum [6]),
    .I1(\channels.control_operators.fnum [7]),
    .O(_1292_)
  );
  CC_LUT3 #(
    .INIT(8'h07)
  ) _2336_ (
    .I0(\channels.control_operators.sample_clk_en ),
    .I1(_1179_[1]),
    .I2(\channels.control_operators.delay_counter ),
    .O(_0139_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2337_ (
    .I0(\channels.self [64]),
    .I1(_1162_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0108_)
  );
  CC_LUT4 #(
    .INIT(16'h00f8)
  ) _2338_ (
    .I0(_1663_[0]),
    .I1(_0921_[4]),
    .I2(_1771_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_0138_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2339_ (
    .I0(_1148_[0]),
    .I1(\channels.self [48]),
    .O(_1771_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _2340_ (
    .I0(_1148_[0]),
    .I1(\channels.self [47]),
    .I2(_1760_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_0137_)
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _2341_ (
    .I0(_1195_[0]),
    .I1(_0921_[3]),
    .I2(_1131_[1]),
    .I3(_1193_[3]),
    .O(_1760_[2])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _2342_ (
    .I0(_1148_[0]),
    .I1(\channels.self [46]),
    .I2(_1194_[2]),
    .I3(\channels.control_operators.sample_clk_en ),
    .O(_0136_)
  );
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _2343_ (
    .I0(_1153_[0]),
    .I1(_0921_[2]),
    .I2(_1193_[2]),
    .I3(_1193_[3]),
    .O(_1194_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2344_ (
    .I0(\reset_sync.r2 ),
    .I1(_1130_[3]),
    .O(_0106_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2345_ (
    .I0(_1638_[0]),
    .I1(_0961_[7]),
    .O(_0105_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2346_ (
    .I0(_1638_[0]),
    .I1(_0961_[5]),
    .O(_0103_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2347_ (
    .I0(_0819_[0]),
    .I1(_0821_[31]),
    .O(_0205_)
  );
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2348_ (
    .I0(\channels.control_operators.block [1]),
    .I1(_1151_[1]),
    .I2(\channels.control_operators.ksr ),
    .O(_0819_[0])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2349_ (
    .I0(\channels.control_operators.fnum [9]),
    .I1(\channels.control_operators.fnum [8]),
    .I2(\channels.control_operators.nts ),
    .O(_1151_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2350_ (
    .I0(_0819_[1]),
    .I1(_0821_[31]),
    .O(_0206_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2351_ (
    .I0(\channels.control_operators.block [2]),
    .I1(\channels.control_operators.block [0]),
    .I2(\channels.control_operators.ksr ),
    .O(_0819_[1])
  );
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2352_ (
    .I0(_0982_[0]),
    .I1(_0821_[31]),
    .O(_0207_)
  );
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2353_ (
    .I0(_0982_[1]),
    .I1(_0821_[31]),
    .O(_0208_)
  );
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2354_ (
    .I0(_0982_[3]),
    .I1(_0821_[31]),
    .O(_0210_)
  );
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2355_ (
    .I0(_0982_[2]),
    .I1(_0821_[31]),
    .O(_0209_)
  );
  CC_LUT4 #(
    .INIT(16'h000b)
  ) _2356_ (
    .I0(\channels.control_operators.ops_done_pulse ),
    .I1(_1744_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1744_[3]),
    .O(_0211_)
  );
  CC_LUT4 #(
    .INIT(16'h008f)
  ) _2357_ (
    .I0(_1153_[0]),
    .I1(\channels.ch_abcd_cnt_mem.bankb ),
    .I2(_1135_[2]),
    .I3(_1743_[3]),
    .O(_1744_[3])
  );
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2358_ (
    .I0(\channels.state [3]),
    .I1(\channels.state [0]),
    .I2(\channels.signals [4]),
    .O(_1743_[3])
  );
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _2359_ (
    .I0(\channels.state [2]),
    .I1(\channels.state [0]),
    .I2(\channels.state [1]),
    .I3(\channels.state [3]),
    .O(_1744_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0110)
  ) _2360_ (
    .I0(\channels.control_operators.sample_clk_en ),
    .I1(\channels.state [3]),
    .I2(\channels.state [0]),
    .I3(\channels.state [1]),
    .O(_0212_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2361_ (
    .I0(\channels.control_operators.sample_clk_en ),
    .I1(_1131_[0]),
    .I2(_1133_[0]),
    .I3(\channels.ch_abcd_cnt_mem.bankb ),
    .O(_0214_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2362_ (
    .I0(_1675_[0]),
    .I1(_0993_[0]),
    .O(_0215_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2363_ (
    .I0(_1675_[0]),
    .I1(_0993_[1]),
    .O(_0216_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2364_ (
    .I0(_1675_[0]),
    .I1(_0993_[2]),
    .O(_0217_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2365_ (
    .I0(_1675_[0]),
    .I1(_0993_[3]),
    .O(_0218_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2366_ (
    .I0(_1675_[0]),
    .I1(_0993_[5]),
    .O(_0220_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2367_ (
    .I0(_1675_[0]),
    .I1(_0993_[7]),
    .O(_0222_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2368_ (
    .I0(_1675_[0]),
    .I1(_0993_[8]),
    .O(_0223_)
  );
  CC_LUT3 #(
    .INIT(8'h01)
  ) _2369_ (
    .I0(_1745_[0]),
    .I1(\channels.signals [4]),
    .I2(\channels.control_operators.sample_clk_en ),
    .O(_0120_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2370_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .I2(_1162_[3]),
    .O(_1745_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2371_ (
    .I0(\channels.self [75]),
    .I1(_1192_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0119_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2372_ (
    .I0(_1675_[0]),
    .I1(_0993_[10]),
    .O(_0225_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2373_ (
    .I0(_1675_[0]),
    .I1(_0993_[11]),
    .O(_0226_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2374_ (
    .I0(_1675_[0]),
    .I1(_0993_[12]),
    .O(_0227_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2375_ (
    .I0(_1638_[0]),
    .I1(_0961_[0]),
    .O(_0098_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2376_ (
    .I0(_1675_[0]),
    .I1(_0993_[13]),
    .O(_0228_)
  );
  CC_LUT4 #(
    .INIT(16'h030a)
  ) _2377_ (
    .I0(\channels.self [20]),
    .I1(_1747_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1747_[3]),
    .O(_0229_)
  );
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _2378_ (
    .I0(_1134_[2]),
    .I1(_1164_[2]),
    .I2(_1746_[2]),
    .I3(_1167_[2]),
    .O(_1747_[3])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2379_ (
    .I0(_1133_[0]),
    .I1(_1166_[2]),
    .O(_1746_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2380_ (
    .I0(_1133_[0]),
    .I1(_0943_[0]),
    .I2(_1134_[2]),
    .I3(_0909_[0]),
    .O(_1747_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2381_ (
    .I0(_1677_[0]),
    .I1(_0990_[0]),
    .O(_0230_)
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2382_ (
    .I0(\channels.control_operators.opl3_reg_wr [14]),
    .I1(\host_if.afifo.o_rd_data [6]),
    .I2(\reset_sync.r2 ),
    .I3(_1129_[3]),
    .O(_0087_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2383_ (
    .I0(\channels.self [66]),
    .I1(_1664_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0110_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2384_ (
    .I0(_1638_[0]),
    .I1(_0961_[1]),
    .O(_0099_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2385_ (
    .I0(\channels.self [54]),
    .I1(_1186_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1156_[3]),
    .O(_0125_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2386_ (
    .I0(\channels.signals [4]),
    .I1(\channels.operator_mem_out [4]),
    .O(_1186_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2387_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(\host_if.afifo.o_rd_data [4]),
    .I2(\reset_sync.r2 ),
    .I3(_1129_[3]),
    .O(_0085_)
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2388_ (
    .I0(\channels.control_operators.opl3_reg_wr [13]),
    .I1(\host_if.afifo.o_rd_data [5]),
    .I2(\reset_sync.r2 ),
    .I3(_1129_[3]),
    .O(_0086_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2389_ (
    .I0(\channels.self [67]),
    .I1(_1186_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0111_)
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2390_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .I1(\host_if.afifo.o_rd_data [7]),
    .I2(\reset_sync.r2 ),
    .I3(_1130_[3]),
    .O(_0097_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2391_ (
    .I0(\channels.self [68]),
    .I1(_1196_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0112_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2392_ (
    .I0(_1185_[0]),
    .I1(\channels.self [0]),
    .I2(_1185_[2]),
    .O(_0235_)
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _2393_ (
    .I0(_0886_[19]),
    .I1(_0885_[19]),
    .I2(_0884_[19]),
    .O(_1185_[0])
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _2394_ (
    .I0(_0896_[4]),
    .I1(_0895_[4]),
    .I2(_0894_[4]),
    .O(_1185_[2])
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2395_ (
    .I0(_1185_[0]),
    .I1(\channels.self [1]),
    .I2(_1185_[2]),
    .O(_0236_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2396_ (
    .I0(_1185_[0]),
    .I1(\channels.self [2]),
    .I2(_1185_[2]),
    .O(_0237_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2397_ (
    .I0(_1185_[0]),
    .I1(\channels.self [3]),
    .I2(_1185_[2]),
    .O(_0238_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2398_ (
    .I0(_1185_[0]),
    .I1(\channels.self [4]),
    .I2(_1185_[2]),
    .O(_0239_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2399_ (
    .I0(_1185_[0]),
    .I1(\channels.self [5]),
    .I2(_1185_[2]),
    .O(_0240_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2400_ (
    .I0(_1185_[0]),
    .I1(\channels.self [6]),
    .I2(_1185_[2]),
    .O(_0241_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2401_ (
    .I0(_1185_[0]),
    .I1(\channels.self [7]),
    .I2(_1185_[2]),
    .O(_0242_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2402_ (
    .I0(_1185_[0]),
    .I1(\channels.self [8]),
    .I2(_1185_[2]),
    .O(_0243_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2403_ (
    .I0(_1185_[0]),
    .I1(\channels.self [9]),
    .I2(_1185_[2]),
    .O(_0244_)
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2404_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [3]),
    .I1(\host_if.afifo.o_rd_data [3]),
    .I2(\reset_sync.r2 ),
    .I3(_1129_[3]),
    .O(_0084_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2405_ (
    .I0(_1185_[0]),
    .I1(\channels.self [11]),
    .I2(_1185_[2]),
    .O(_0246_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2406_ (
    .I0(_1185_[0]),
    .I1(\channels.self [10]),
    .I2(_1185_[2]),
    .O(_0245_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2407_ (
    .I0(_1414_[0]),
    .I1(\channels.self [20]),
    .I2(_1414_[2]),
    .O(_0251_)
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2408_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .I1(\host_if.afifo.o_rd_data [5]),
    .I2(\reset_sync.r2 ),
    .I3(_1130_[3]),
    .O(_0095_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2409_ (
    .I0(_1638_[0]),
    .I1(_0961_[6]),
    .O(_0104_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2410_ (
    .I0(_1638_[0]),
    .I1(_0961_[4]),
    .O(_0102_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2411_ (
    .I0(\channels.control_operators.fnum [6]),
    .I1(\channels.control_operators.fnum [7]),
    .O(_0307_)
  );
  CC_LUT4 #(
    .INIT(16'h3ca0)
  ) _2412_ (
    .I0(\channels.control_operators.fnum [8]),
    .I1(\channels.control_operators.fnum [7]),
    .I2(\channels.control_operators.fnum [6]),
    .I3(\channels.control_operators.fnum [9]),
    .O(_0000_[1])
  );
  CC_LUT4 #(
    .INIT(16'h7f50)
  ) _2413_ (
    .I0(\channels.control_operators.fnum [8]),
    .I1(\channels.control_operators.fnum [6]),
    .I2(\channels.control_operators.fnum [7]),
    .I3(\channels.control_operators.fnum [9]),
    .O(_0000_[3])
  );
  CC_LUT3 #(
    .INIT(8'h7c)
  ) _2414_ (
    .I0(_1292_),
    .I1(\channels.control_operators.fnum [8]),
    .I2(\channels.control_operators.fnum [9]),
    .O(_1636_[2])
  );
  CC_LUT2 #(
    .INIT(4'he)
  ) _2415_ (
    .I0(\channels.control_operators.fnum [6]),
    .I1(\channels.control_operators.fnum [7]),
    .O(_1636_[1])
  );
  CC_LUT3 #(
    .INIT(8'hf4)
  ) _2416_ (
    .I0(_1636_[0]),
    .I1(_1636_[1]),
    .I2(_1636_[2]),
    .O(_0000_[5])
  );
  CC_LUT4 #(
    .INIT(16'hf8ff)
  ) _2417_ (
    .I0(_0902_[0]),
    .I1(_1627_[1]),
    .I2(_1634_[2]),
    .I3(_1634_[3]),
    .O(\channels.operator_out_mem.addrb [0])
  );
  CC_LUT4 #(
    .INIT(16'hfac0)
  ) _2418_ (
    .I0(_1627_[2]),
    .I1(_1626_[1]),
    .I2(_1633_[2]),
    .I3(\channels.self [40]),
    .O(_1634_[2])
  );
  CC_LUT3 #(
    .INIT(8'hb0)
  ) _2419_ (
    .I0(_0905_[0]),
    .I1(_1626_[1]),
    .I2(_1626_[0]),
    .O(_1633_[2])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2420_ (
    .I0(\channels.state [0]),
    .I1(_1132_[0]),
    .I2(\channels.state [1]),
    .O(_1626_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2421_ (
    .I0(\channels.cnt ),
    .I1(\channels.self [76]),
    .O(_1626_[1])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _2422_ (
    .I0(\channels.state [1]),
    .I1(\channels.state [3]),
    .I2(\channels.state [2]),
    .I3(\channels.state [0]),
    .O(_1627_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2423_ (
    .I0(\channels.self [44]),
    .I1(_1625_[1]),
    .I2(_1625_[2]),
    .I3(_0927_[0]),
    .O(_1634_[3])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2424_ (
    .I0(\channels.state [0]),
    .I1(\channels.state [1]),
    .I2(_1132_[0]),
    .O(_1625_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2425_ (
    .I0(\channels.state [2]),
    .I1(\channels.state [0]),
    .I2(\channels.state [3]),
    .I3(\channels.state [1]),
    .O(_1625_[1])
  );
  CC_LUT4 #(
    .INIT(16'hccca)
  ) _2426_ (
    .I0(\channels.state [0]),
    .I1(\channels.state [3]),
    .I2(\channels.state [2]),
    .I3(\channels.state [1]),
    .O(_1627_[1])
  );
  CC_LUT3 #(
    .INIT(8'hbf)
  ) _2427_ (
    .I0(_1632_[0]),
    .I1(_1632_[1]),
    .I2(_1632_[2]),
    .O(\channels.operator_out_mem.addrb [1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2428_ (
    .I0(\channels.self [41]),
    .I1(_0905_[1]),
    .I2(_1626_[1]),
    .I3(_1626_[0]),
    .O(_1632_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2429_ (
    .I0(\channels.self [45]),
    .I1(_1625_[1]),
    .I2(_1625_[2]),
    .I3(_0927_[1]),
    .O(_1632_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2430_ (
    .I0(_0902_[1]),
    .I1(_1627_[1]),
    .I2(_1627_[2]),
    .I3(_0930_[0]),
    .O(_1632_[2])
  );
  CC_LUT3 #(
    .INIT(8'hbf)
  ) _2431_ (
    .I0(_1635_[0]),
    .I1(_1635_[1]),
    .I2(_1635_[2]),
    .O(\channels.operator_out_mem.addrb [2])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2432_ (
    .I0(\channels.self [42]),
    .I1(_0905_[2]),
    .I2(_1626_[1]),
    .I3(_1626_[0]),
    .O(_1635_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2433_ (
    .I0(\channels.self [46]),
    .I1(_1625_[1]),
    .I2(_1625_[2]),
    .I3(_0927_[2]),
    .O(_1635_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2434_ (
    .I0(_0902_[2]),
    .I1(_1627_[1]),
    .I2(_1627_[2]),
    .I3(_0930_[1]),
    .O(_1635_[2])
  );
  CC_LUT3 #(
    .INIT(8'hbf)
  ) _2435_ (
    .I0(_1629_[0]),
    .I1(_1629_[1]),
    .I2(_1629_[2]),
    .O(\channels.operator_out_mem.addrb [3])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2436_ (
    .I0(\channels.self [43]),
    .I1(_0905_[3]),
    .I2(_1626_[1]),
    .I3(_1626_[0]),
    .O(_1629_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2437_ (
    .I0(\channels.self [47]),
    .I1(_1625_[1]),
    .I2(_1625_[2]),
    .I3(_0927_[3]),
    .O(_1629_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2438_ (
    .I0(_0902_[3]),
    .I1(_1627_[1]),
    .I2(_1627_[2]),
    .I3(_0930_[2]),
    .O(_1629_[2])
  );
  CC_LUT3 #(
    .INIT(8'hbf)
  ) _2439_ (
    .I0(_1628_[0]),
    .I1(_1628_[1]),
    .I2(_1628_[2]),
    .O(\channels.operator_out_mem.addrb [4])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2440_ (
    .I0(_1626_[0]),
    .I1(_1626_[1]),
    .I2(_0905_[4]),
    .O(_1628_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2441_ (
    .I0(\channels.self [48]),
    .I1(_1625_[1]),
    .I2(_1625_[2]),
    .I3(_0927_[4]),
    .O(_1628_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2442_ (
    .I0(_0902_[4]),
    .I1(_1627_[1]),
    .I2(_1627_[2]),
    .I3(_0930_[3]),
    .O(_1628_[2])
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2443_ (
    .I0(\channels.control_operators.sample_clk_en ),
    .I1(_1179_[1]),
    .I2(\channels.control_operators.state [0]),
    .O(\channels.control_operators.next_state [0])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2444_ (
    .I0(_1631_[0]),
    .I1(_1631_[1]),
    .I2(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [1])
  );
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _2445_ (
    .I0(_0806_[1]),
    .I1(_1262_[1]),
    .I2(_1624_[2]),
    .O(_1631_[0])
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _2446_ (
    .I0(_0806_[1]),
    .I1(_1261_[0]),
    .I2(_1247_[2]),
    .I3(_1247_[0]),
    .O(_1624_[2])
  );
  CC_LUT2 #(
    .INIT(4'h9)
  ) _2447_ (
    .I0(_1258_[0]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[1])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2448_ (
    .I0(_1623_[1]),
    .I1(_1631_[0]),
    .I2(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [2])
  );
  CC_LUT4 #(
    .INIT(16'he0ee)
  ) _2449_ (
    .I0(_1622_[0]),
    .I1(_1247_[0]),
    .I2(_1262_[1]),
    .I3(_0806_[2]),
    .O(_1623_[1])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2450_ (
    .I0(_1247_[1]),
    .I1(_0806_[2]),
    .I2(_1247_[2]),
    .O(_1622_[0])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2451_ (
    .I0(_1623_[0]),
    .I1(_1623_[1]),
    .I2(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [3])
  );
  CC_LUT4 #(
    .INIT(16'he0ee)
  ) _2452_ (
    .I0(_1620_[0]),
    .I1(_1247_[0]),
    .I2(_1262_[1]),
    .I3(_0806_[3]),
    .O(_1623_[0])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2453_ (
    .I0(_1247_[1]),
    .I1(_0806_[3]),
    .I2(_1247_[2]),
    .O(_1620_[0])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2454_ (
    .I0(_1619_[1]),
    .I1(_1623_[0]),
    .I2(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [4])
  );
  CC_LUT4 #(
    .INIT(16'he0ee)
  ) _2455_ (
    .I0(_1618_[0]),
    .I1(_1247_[0]),
    .I2(_1262_[1]),
    .I3(_0806_[4]),
    .O(_1619_[1])
  );
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2456_ (
    .I0(_0806_[4]),
    .I1(_1261_[0]),
    .I2(_1247_[2]),
    .O(_1618_[0])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2457_ (
    .I0(_1619_[0]),
    .I1(_1619_[1]),
    .I2(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [5])
  );
  CC_LUT4 #(
    .INIT(16'he0ee)
  ) _2458_ (
    .I0(_1616_[0]),
    .I1(_1247_[0]),
    .I2(_1262_[1]),
    .I3(_0806_[5]),
    .O(_1619_[0])
  );
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2459_ (
    .I0(_0806_[5]),
    .I1(_1261_[0]),
    .I2(_1247_[2]),
    .O(_1616_[0])
  );
  CC_LUT2 #(
    .INIT(4'h9)
  ) _2460_ (
    .I0(_1615_[0]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[5])
  );
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _2461_ (
    .I0(_1621_[1]),
    .I1(_1619_[0]),
    .I2(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [6])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2462_ (
    .I0(_1614_[1]),
    .I1(_1621_[1]),
    .I2(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [7])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2463_ (
    .I0(_1614_[0]),
    .I1(_1614_[1]),
    .I2(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [8])
  );
  CC_LUT4 #(
    .INIT(16'h3f05)
  ) _2464_ (
    .I0(_1247_[0]),
    .I1(_1262_[1]),
    .I2(_1613_[2]),
    .I3(_0806_[8]),
    .O(_1614_[0])
  );
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2465_ (
    .I0(_0806_[8]),
    .I1(_1261_[0]),
    .I2(_1247_[2]),
    .O(_1613_[2])
  );
  CC_LUT2 #(
    .INIT(4'h9)
  ) _2466_ (
    .I0(_1611_[0]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[8])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2467_ (
    .I0(_1610_[1]),
    .I1(_1614_[0]),
    .I2(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [9])
  );
  CC_LUT4 #(
    .INIT(16'h3f05)
  ) _2468_ (
    .I0(_1247_[0]),
    .I1(_1262_[1]),
    .I2(_1609_[2]),
    .I3(_0806_[9]),
    .O(_1610_[1])
  );
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2469_ (
    .I0(_0806_[9]),
    .I1(_1261_[0]),
    .I2(_1247_[2]),
    .O(_1609_[2])
  );
  CC_LUT2 #(
    .INIT(4'h9)
  ) _2470_ (
    .I0(_1608_[0]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[9])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2471_ (
    .I0(_1607_[1]),
    .I1(_1610_[1]),
    .I2(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [10])
  );
  CC_LUT4 #(
    .INIT(16'h3f05)
  ) _2472_ (
    .I0(_1247_[0]),
    .I1(_1262_[1]),
    .I2(_1606_[2]),
    .I3(_0806_[10]),
    .O(_1607_[1])
  );
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2473_ (
    .I0(_0806_[10]),
    .I1(_1261_[0]),
    .I2(_1247_[2]),
    .O(_1606_[2])
  );
  CC_LUT2 #(
    .INIT(4'h9)
  ) _2474_ (
    .I0(_1605_[0]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[10])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2475_ (
    .I0(_1607_[0]),
    .I1(_1607_[1]),
    .I2(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [11])
  );
  CC_LUT4 #(
    .INIT(16'h3f05)
  ) _2476_ (
    .I0(_1247_[0]),
    .I1(_1262_[1]),
    .I2(_1604_[2]),
    .I3(_0806_[11]),
    .O(_1607_[0])
  );
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2477_ (
    .I0(_0806_[11]),
    .I1(_1261_[0]),
    .I2(_1247_[2]),
    .O(_1604_[2])
  );
  CC_LUT3 #(
    .INIT(8'h87)
  ) _2478_ (
    .I0(_1208_[0]),
    .I1(_1211_[3]),
    .I2(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[11])
  );
  CC_LUT4 #(
    .INIT(16'hee0f)
  ) _2479_ (
    .I0(_1612_[0]),
    .I1(_1612_[1]),
    .I2(_1607_[0]),
    .I3(_1607_[2]),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [12])
  );
  CC_LUT4 #(
    .INIT(16'h050c)
  ) _2480_ (
    .I0(_1261_[0]),
    .I1(_1262_[1]),
    .I2(_1247_[2]),
    .I3(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_1612_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2481_ (
    .I0(_1247_[0]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_1612_[1])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2482_ (
    .I0(_1485_[0]),
    .I1(\channels.control_operators.op_num [2]),
    .I2(_1485_[2]),
    .O(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2483_ (
    .I0(_1269_[2]),
    .I1(_0832_[4]),
    .O(_1485_[2])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2484_ (
    .I0(_0958_[0]),
    .I1(_0955_[1]),
    .I2(_1484_[2]),
    .O(_1485_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2485_ (
    .I0(_1412_[1]),
    .I1(_0829_[4]),
    .O(_1484_[2])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2486_ (
    .I0(_1224_[2]),
    .I1(_1263_[2]),
    .I2(_1265_[1]),
    .O(_1412_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2487_ (
    .I0(_1601_[0]),
    .I1(_1601_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0365_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2488_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20] [7]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21] [7]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1601_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2489_ (
    .I0(_1599_[0]),
    .I1(_1599_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0340_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2490_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20] [7]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21] [7]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1599_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2491_ (
    .I0(_1603_[0]),
    .I1(_1603_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0364_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2492_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20] [5]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21] [5]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1603_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2493_ (
    .I0(_1598_[0]),
    .I1(_1598_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0339_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2494_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20] [5]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21] [5]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1598_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2495_ (
    .I0(_1596_[0]),
    .I1(_1596_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0363_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2496_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20] [4]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21] [4]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1596_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2497_ (
    .I0(_1602_[0]),
    .I1(_1602_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0338_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2498_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20] [4]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21] [4]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1602_[1])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2499_ (
    .I0(_1595_[0]),
    .I1(_1595_[1]),
    .I2(_1535_[2]),
    .O(_0490_)
  );
  CC_LUT4 #(
    .INIT(16'hb000)
  ) _2500_ (
    .I0(_1266_[0]),
    .I1(_1274_[0]),
    .I2(_1272_[2]),
    .I3(_1415_[3]),
    .O(_1535_[2])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2501_ (
    .I0(_1268_[0]),
    .I1(_1274_[1]),
    .I2(_1277_[2]),
    .O(_1415_[3])
  );
  CC_LUT4 #(
    .INIT(16'hf1ff)
  ) _2502_ (
    .I0(_1265_[1]),
    .I1(_1267_[1]),
    .I2(_1224_[2]),
    .I3(_1263_[2]),
    .O(_1277_[2])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2503_ (
    .I0(_1600_[0]),
    .I1(_1600_[1]),
    .I2(_1535_[2]),
    .O(_0475_)
  );
  CC_LUT4 #(
    .INIT(16'hc355)
  ) _2504_ (
    .I0(_1597_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [0]),
    .I2(_0812_[5]),
    .I3(\channels.control_operators.operator.envelope_generator.tremolo.dam_p1 ),
    .O(_0279_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2505_ (
    .I0(_0996_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [2]),
    .I2(_0812_[5]),
    .O(_1597_[0])
  );
  CC_LUT4 #(
    .INIT(16'hc355)
  ) _2506_ (
    .I0(_1593_[0]),
    .I1(_0812_[5]),
    .I2(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [1]),
    .I3(\channels.control_operators.operator.envelope_generator.tremolo.dam_p1 ),
    .O(_0280_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2507_ (
    .I0(_0996_[1]),
    .I1(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [3]),
    .I2(_0812_[5]),
    .O(_1593_[0])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2508_ (
    .I0(_1597_[0]),
    .I1(_1756_[0]),
    .I2(\channels.control_operators.operator.envelope_generator.tremolo.dam_p1 ),
    .O(_0281_)
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2509_ (
    .I0(_1593_[0]),
    .I1(_1223_[0]),
    .I2(\channels.control_operators.operator.envelope_generator.tremolo.dam_p1 ),
    .O(_0282_)
  );
  CC_LUT4 #(
    .INIT(16'hcacc)
  ) _2510_ (
    .I0(_0955_[0]),
    .I1(\channels.control_operators.op_num [1]),
    .I2(_1485_[2]),
    .I3(_1484_[2]),
    .O(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1])
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2511_ (
    .I0(\channels.control_operators.op_num [3]),
    .I1(_0832_[4]),
    .I2(_1591_[2]),
    .O(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2512_ (
    .I0(_0958_[1]),
    .I1(_0955_[2]),
    .I2(_1485_[2]),
    .I3(_1484_[2]),
    .O(_1591_[2])
  );
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _2513_ (
    .I0(_1589_[0]),
    .I1(\channels.control_operators.op_num [4]),
    .I2(_1485_[2]),
    .O(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2514_ (
    .I0(_0958_[2]),
    .I1(_0955_[3]),
    .I2(_1484_[2]),
    .O(_1589_[0])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2515_ (
    .I0(_1594_[0]),
    .I1(_1594_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0530_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2516_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [0]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1594_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2517_ (
    .I0(_1588_[0]),
    .I1(_1588_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0500_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2518_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [0]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1588_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2519_ (
    .I0(_1586_[0]),
    .I1(_1586_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0531_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2520_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [1]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1586_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2521_ (
    .I0(_1592_[0]),
    .I1(_1592_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0501_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2522_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [1]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1592_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2523_ (
    .I0(_1585_[0]),
    .I1(_1585_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0532_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2524_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [2]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1585_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2525_ (
    .I0(_1583_[0]),
    .I1(_1583_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0502_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2526_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [2]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1583_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2527_ (
    .I0(_1590_[0]),
    .I1(_1590_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0533_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2528_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [3]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [3]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1590_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2529_ (
    .I0(_1582_[0]),
    .I1(_1582_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0503_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2530_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [3]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [3]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1582_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2531_ (
    .I0(_1580_[0]),
    .I1(_1580_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0534_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2532_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [4]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [4]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1580_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2533_ (
    .I0(_1587_[0]),
    .I1(_1587_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0504_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2534_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [4]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [4]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1587_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2535_ (
    .I0(_1579_[0]),
    .I1(_1579_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0535_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2536_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [5]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [5]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1579_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2537_ (
    .I0(_1577_[0]),
    .I1(_1577_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0505_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2538_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [5]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [5]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1577_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2539_ (
    .I0(_1584_[0]),
    .I1(_1584_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0536_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2540_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [6]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [6]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1584_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2541_ (
    .I0(_1576_[0]),
    .I1(_1576_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0506_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2542_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [6]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [6]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1576_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2543_ (
    .I0(_1574_[0]),
    .I1(_1574_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0537_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2544_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [7]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [7]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1574_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2545_ (
    .I0(_1581_[0]),
    .I1(_1581_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0507_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2546_ (
    .I0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [7]),
    .I1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [7]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1581_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2547_ (
    .I0(_1573_[0]),
    .I1(_1573_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0418_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2548_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [0]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1573_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2549_ (
    .I0(_1571_[0]),
    .I1(_1571_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0388_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2550_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [0]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1571_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2551_ (
    .I0(_1578_[0]),
    .I1(_1578_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0419_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2552_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [1]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1578_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2553_ (
    .I0(_1570_[0]),
    .I1(_1570_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0389_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2554_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [1]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1570_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2555_ (
    .I0(_1568_[0]),
    .I1(_1568_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0420_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2556_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [2]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1568_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2557_ (
    .I0(_1575_[0]),
    .I1(_1575_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0390_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2558_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [2]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1575_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2559_ (
    .I0(_1567_[0]),
    .I1(_1567_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0421_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2560_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [3]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [3]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1567_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2561_ (
    .I0(_1565_[0]),
    .I1(_1565_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0391_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2562_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [3]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [3]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1565_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2563_ (
    .I0(_1572_[0]),
    .I1(_1572_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0726_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2564_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [0]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1572_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2565_ (
    .I0(_1564_[0]),
    .I1(_1564_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0696_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2566_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [0]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1564_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2567_ (
    .I0(_1562_[0]),
    .I1(_1562_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0727_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2568_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [1]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1562_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2569_ (
    .I0(_1569_[0]),
    .I1(_1569_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0697_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2570_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [1]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1569_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2571_ (
    .I0(_1561_[0]),
    .I1(_1561_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0728_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2572_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [2]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1561_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2573_ (
    .I0(_1559_[0]),
    .I1(_1559_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0698_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2574_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [2]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1559_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2575_ (
    .I0(_1566_[0]),
    .I1(_1566_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0729_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2576_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [3]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [3]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1566_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2577_ (
    .I0(_1558_[0]),
    .I1(_1558_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0699_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2578_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [3]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [3]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1558_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2579_ (
    .I0(_1556_[0]),
    .I1(_1556_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0730_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2580_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [4]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [4]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1556_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2581_ (
    .I0(_1563_[0]),
    .I1(_1563_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0700_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2582_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [4]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [4]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1563_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2583_ (
    .I0(_1555_[0]),
    .I1(_1555_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0731_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2584_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [5]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [5]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1555_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2585_ (
    .I0(_1554_[0]),
    .I1(_1554_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0701_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2586_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [5]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [5]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1554_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2587_ (
    .I0(_1560_[0]),
    .I1(_1560_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0732_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2588_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [6]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [6]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1560_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2589_ (
    .I0(_1553_[0]),
    .I1(_1553_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0702_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2590_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [6]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [6]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1553_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2591_ (
    .I0(_1551_[0]),
    .I1(_1551_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0733_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2592_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [7]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [7]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1551_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2593_ (
    .I0(_1557_[0]),
    .I1(_1557_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0703_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2594_ (
    .I0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [7]),
    .I1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [7]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1557_[1])
  );
  CC_LUT4 #(
    .INIT(16'h4fff)
  ) _2595_ (
    .I0(_1266_[0]),
    .I1(_1274_[0]),
    .I2(_1272_[2]),
    .I3(_1547_[3]),
    .O(\channels.control_operators.fnum_low_mem.addrb [0])
  );
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _2596_ (
    .I0(_1268_[0]),
    .I1(_1274_[1]),
    .I2(_1546_[2]),
    .O(_1547_[3])
  );
  CC_LUT3 #(
    .INIT(8'h01)
  ) _2597_ (
    .I0(_1541_[2]),
    .I1(_1275_[0]),
    .I2(_1412_[0]),
    .O(_1546_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0503)
  ) _2598_ (
    .I0(\channels.connection_sel [0]),
    .I1(\channels.connection_sel [3]),
    .I2(_1276_[0]),
    .I3(_0862_[5]),
    .O(_1541_[2])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2599_ (
    .I0(_1263_[0]),
    .I1(_1270_[2]),
    .O(_1412_[0])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _2600_ (
    .I0(_1274_[0]),
    .I1(_1266_[0]),
    .I2(_1543_[2]),
    .O(\channels.control_operators.fnum_low_mem.addrb [1])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2601_ (
    .I0(_1272_[0]),
    .I1(_1542_[1]),
    .I2(_1277_[2]),
    .O(_1543_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _2602_ (
    .I0(_1270_[2]),
    .I1(_1263_[1]),
    .I2(_1541_[2]),
    .I3(_1272_[2]),
    .O(_1542_[1])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2603_ (
    .I0(_1545_[0]),
    .I1(_1545_[1]),
    .I2(_1535_[2]),
    .O(_0459_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2604_ (
    .I0(_1761_[0]),
    .I1(_1761_[1]),
    .I2(_1535_[2]),
    .O(_0448_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2605_ (
    .I0(_1552_[0]),
    .I1(_1552_[1]),
    .I2(_1535_[2]),
    .O(_0460_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2606_ (
    .I0(_1550_[0]),
    .I1(_1550_[1]),
    .I2(_1535_[2]),
    .O(_0449_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2607_ (
    .I0(_1544_[0]),
    .I1(_1544_[1]),
    .I2(_1535_[2]),
    .O(_0485_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2608_ (
    .I0(_1540_[0]),
    .I1(_1540_[1]),
    .I2(_1535_[2]),
    .O(_0470_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2609_ (
    .I0(_1539_[0]),
    .I1(_1539_[1]),
    .I2(_1535_[2]),
    .O(_0486_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2610_ (
    .I0(_1762_[0]),
    .I1(_1762_[1]),
    .I2(_1535_[2]),
    .O(_0471_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2611_ (
    .I0(_1549_[0]),
    .I1(_1549_[1]),
    .I2(_1535_[2]),
    .O(_0487_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2612_ (
    .I0(_1548_[0]),
    .I1(_1548_[1]),
    .I2(_1535_[2]),
    .O(_0472_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2613_ (
    .I0(_1538_[0]),
    .I1(_1538_[1]),
    .I2(_1535_[2]),
    .O(_0488_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2614_ (
    .I0(_1536_[0]),
    .I1(_1536_[1]),
    .I2(_1535_[2]),
    .O(_0473_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2615_ (
    .I0(_1535_[0]),
    .I1(_1535_[1]),
    .I2(_1535_[2]),
    .O(_0489_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2616_ (
    .I0(_1763_[0]),
    .I1(_1763_[1]),
    .I2(_1535_[2]),
    .O(_0474_)
  );
  CC_LUT4 #(
    .INIT(16'h4fff)
  ) _2617_ (
    .I0(\channels.connection_sel [2]),
    .I1(_1274_[0]),
    .I2(_1272_[2]),
    .I3(_1547_[3]),
    .O(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _2618_ (
    .I0(_1274_[0]),
    .I1(\channels.connection_sel [2]),
    .I2(_1543_[2]),
    .O(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1])
  );
  CC_LUT4 #(
    .INIT(16'hefff)
  ) _2619_ (
    .I0(_1412_[0]),
    .I1(_1412_[1]),
    .I2(_1412_[2]),
    .I3(_1276_[1]),
    .O(_1413_[0])
  );
  CC_LUT3 #(
    .INIT(8'h1f)
  ) _2620_ (
    .I0(_1266_[1]),
    .I1(_1263_[1]),
    .I2(_1270_[2]),
    .O(_1412_[2])
  );
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2621_ (
    .I0(_1274_[0]),
    .I1(_1413_[0]),
    .O(\channels.control_operators.cnt1_channel_mem_rd_address [0])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2622_ (
    .I0(_1764_[0]),
    .I1(_1764_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0781_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2623_ (
    .I0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20] [0]),
    .I1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1764_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2624_ (
    .I0(_1537_[0]),
    .I1(_1537_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0756_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2625_ (
    .I0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20] [0]),
    .I1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1537_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2626_ (
    .I0(_1533_[0]),
    .I1(_1533_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0782_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2627_ (
    .I0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20] [1]),
    .I1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1533_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2628_ (
    .I0(_1765_[0]),
    .I1(_1765_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0757_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2629_ (
    .I0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20] [1]),
    .I1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1765_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2630_ (
    .I0(_1534_[0]),
    .I1(_1534_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0783_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2631_ (
    .I0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20] [2]),
    .I1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1534_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2632_ (
    .I0(_1531_[0]),
    .I1(_1531_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0758_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2633_ (
    .I0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20] [2]),
    .I1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1531_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _2634_ (
    .I0(_1766_[0]),
    .I1(_1766_[1]),
    .I2(_1526_[1]),
    .I3(_1241_[2]),
    .O(_1047_[9])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2635_ (
    .I0(_1527_[1]),
    .I1(_1239_[2]),
    .O(_1766_[0])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2636_ (
    .I0(_0967_[4]),
    .I1(_0967_[5]),
    .I2(_1238_[2]),
    .O(_1527_[1])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2637_ (
    .I0(_1525_[0]),
    .I1(_1525_[1]),
    .I2(_1239_[2]),
    .O(_1526_[1])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2638_ (
    .I0(_0967_[8]),
    .I1(_0967_[9]),
    .I2(_1238_[2]),
    .O(_1525_[1])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2639_ (
    .I0(_0967_[6]),
    .I1(_0967_[7]),
    .I2(_1238_[2]),
    .O(_1525_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2640_ (
    .I0(_0967_[2]),
    .I1(_0967_[3]),
    .I2(_1239_[2]),
    .I3(_1238_[2]),
    .O(_1766_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0fee)
  ) _2641_ (
    .I0(_1532_[0]),
    .I1(_1532_[1]),
    .I2(_1241_[0]),
    .I3(_1241_[2]),
    .O(_1047_[10])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2642_ (
    .I0(_1529_[1]),
    .I1(_1239_[2]),
    .O(_1532_[0])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2643_ (
    .I0(_0967_[5]),
    .I1(_0967_[6]),
    .I2(_1238_[2]),
    .O(_1529_[1])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2644_ (
    .I0(_1240_[0]),
    .I1(_1240_[1]),
    .I2(_1239_[2]),
    .O(_1241_[0])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2645_ (
    .I0(_0967_[9]),
    .I1(_0967_[10]),
    .I2(_1238_[2]),
    .O(_1240_[1])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2646_ (
    .I0(_0967_[7]),
    .I1(_0967_[8]),
    .I2(_1238_[2]),
    .O(_1240_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _2647_ (
    .I0(_0967_[3]),
    .I1(_0967_[4]),
    .I2(_1239_[2]),
    .I3(_1238_[2]),
    .O(_1532_[1])
  );
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _2648_ (
    .I0(_1528_[1]),
    .I1(_1530_[1]),
    .I2(_1241_[2]),
    .O(_1047_[11])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2649_ (
    .I0(_1525_[0]),
    .I1(_1527_[1]),
    .I2(_1239_[2]),
    .O(_1530_[1])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2650_ (
    .I0(_1521_[1]),
    .I1(_1525_[1]),
    .I2(_1239_[2]),
    .O(_1528_[1])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2651_ (
    .I0(_0967_[10]),
    .I1(_0967_[11]),
    .I2(_1238_[2]),
    .O(_1521_[1])
  );
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _2652_ (
    .I0(_1523_[1]),
    .I1(_1767_[1]),
    .I2(_1241_[2]),
    .O(_1047_[12])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2653_ (
    .I0(_1240_[0]),
    .I1(_1529_[1]),
    .I2(_1239_[2]),
    .O(_1767_[1])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2654_ (
    .I0(_1239_[0]),
    .I1(_1240_[1]),
    .I2(_1239_[2]),
    .O(_1523_[1])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2655_ (
    .I0(_0967_[11]),
    .I1(_0967_[12]),
    .I2(_1238_[2]),
    .O(_1239_[0])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2656_ (
    .I0(_1522_[1]),
    .I1(_1526_[1]),
    .I2(_1241_[2]),
    .O(_1047_[13])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2657_ (
    .I0(_1521_[0]),
    .I1(_1521_[1]),
    .I2(_1239_[2]),
    .O(_1522_[1])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2658_ (
    .I0(_0967_[12]),
    .I1(_0967_[13]),
    .I2(_1238_[2]),
    .O(_1521_[0])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2659_ (
    .I0(_1528_[0]),
    .I1(_1528_[1]),
    .I2(_1241_[2]),
    .O(_1047_[15])
  );
  CC_LUT3 #(
    .INIT(8'h5c)
  ) _2660_ (
    .I0(_0967_[13]),
    .I1(_1521_[0]),
    .I2(_1239_[2]),
    .O(_1528_[0])
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _2661_ (
    .I0(_0967_[13]),
    .I1(_1523_[1]),
    .I2(_1241_[2]),
    .O(_1047_[16])
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _2662_ (
    .I0(_0967_[13]),
    .I1(_1522_[1]),
    .I2(_1241_[2]),
    .O(_1047_[17])
  );
  CC_LUT4 #(
    .INIT(16'hccc5)
  ) _2663_ (
    .I0(_1239_[0]),
    .I1(_0967_[13]),
    .I2(_1239_[2]),
    .I3(_1241_[2]),
    .O(_1047_[18])
  );
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _2664_ (
    .I0(_1381_[3]),
    .I1(_1005_[5]),
    .I2(_1768_[2]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p5 [8])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _2665_ (
    .I0(\channels.control_operators.operator.phase_generator.env_p5 [5]),
    .I1(_1002_[5]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .I3(_1381_[3]),
    .O(_1768_[2])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2666_ (
    .I0(\channels.control_operators.operator.phase_generator.ws_post_opl_p [16]),
    .I1(\channels.control_operators.operator.phase_generator.ws_post_opl_p [17]),
    .O(_1381_[3])
  );
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _2667_ (
    .I0(_1381_[3]),
    .I1(_1005_[6]),
    .I2(_1520_[2]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p5 [9])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _2668_ (
    .I0(\channels.control_operators.operator.phase_generator.env_p5 [6]),
    .I1(_1002_[6]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .I3(_1381_[3]),
    .O(_1520_[2])
  );
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _2669_ (
    .I0(_1381_[3]),
    .I1(_1005_[7]),
    .I2(_1518_[2]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p5 [10])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _2670_ (
    .I0(\channels.control_operators.operator.phase_generator.env_p5 [7]),
    .I1(_1002_[7]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .I3(_1381_[3]),
    .O(_1518_[2])
  );
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _2671_ (
    .I0(_1381_[3]),
    .I1(_1005_[8]),
    .I2(_1524_[2]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p5 [11])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _2672_ (
    .I0(\channels.control_operators.operator.phase_generator.env_p5 [8]),
    .I1(_1002_[8]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .I3(_1381_[3]),
    .O(_1524_[2])
  );
  CC_LUT4 #(
    .INIT(16'h88f0)
  ) _2673_ (
    .I0(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .I1(_1002_[9]),
    .I2(_1005_[9]),
    .I3(_1381_[3]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p5 [12])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2674_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_p4 [10]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ),
    .O(_0296_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2675_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [11]),
    .O(_0297_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2676_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [12]),
    .O(_0298_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2677_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [13]),
    .O(_0299_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2678_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [14]),
    .O(_0300_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2679_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [15]),
    .O(_0301_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2680_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [16]),
    .O(_0302_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2681_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [17]),
    .O(_0294_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2682_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I1(_1769_[1]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [3])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2683_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I1(_1519_[1]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [4])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2684_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I1(_1517_[1]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [5])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2685_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I1(_1514_[1]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [6])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2686_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I1(_1513_[1]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [7])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2687_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I1(_1512_[1]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [8])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2688_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I1(_1770_[1]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [9])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2689_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I1(_1516_[1]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [10])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2690_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I1(_1515_[1]),
    .O(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [11])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2691_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_p4 [10]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [18]),
    .O(\channels.control_operators.operator.phase_generator.log_sine_lut_inst.theta [0])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2692_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_p4 [11]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [18]),
    .O(\channels.control_operators.operator.phase_generator.log_sine_lut_inst.theta [1])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2693_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_p4 [12]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [18]),
    .O(\channels.control_operators.operator.phase_generator.log_sine_lut_inst.theta [2])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2694_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_p4 [13]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [18]),
    .O(\channels.control_operators.operator.phase_generator.log_sine_lut_inst.theta [3])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2695_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_p4 [14]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [18]),
    .O(\channels.control_operators.operator.phase_generator.log_sine_lut_inst.theta [4])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2696_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_p4 [15]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [18]),
    .O(\channels.control_operators.operator.phase_generator.log_sine_lut_inst.theta [5])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2697_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_p4 [16]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [18]),
    .O(\channels.control_operators.operator.phase_generator.log_sine_lut_inst.theta [6])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _2698_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_p4 [17]),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [18]),
    .O(\channels.control_operators.operator.phase_generator.log_sine_lut_inst.theta [7])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2699_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0636_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2700_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0614_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2701_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0637_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2702_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0615_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2703_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0638_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2704_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0616_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2705_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16] [3]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17] [3]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0639_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2706_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16] [3]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17] [3]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0617_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2707_ (
    .I0(_1397_[1]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p0 )
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _2708_ (
    .I0(_1279_[0]),
    .I1(_1279_[1]),
    .I2(\channels.control_operators.op_type [0]),
    .I3(\channels.control_operators.op_type [1]),
    .O(_1281_[2])
  );
  CC_LUT4 #(
    .INIT(16'he000)
  ) _2709_ (
    .I0(_1263_[0]),
    .I1(_1263_[1]),
    .I2(_1263_[2]),
    .I3(_1264_[1]),
    .O(\channels.control_operators.op_type [1])
  );
  CC_LUT4 #(
    .INIT(16'hef00)
  ) _2710_ (
    .I0(_1273_[1]),
    .I1(_1273_[0]),
    .I2(_1277_[2]),
    .I3(_1264_[1]),
    .O(\channels.control_operators.op_type [0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2711_ (
    .I0(\channels.control_operators.operator.hh_edge_detect.in_r0 ),
    .I1(\channels.control_operators.hh ),
    .O(_1279_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2712_ (
    .I0(\channels.control_operators.operator.tom_edge_detect.in_r0 ),
    .I1(\channels.control_operators.operator.tom ),
    .O(_1279_[1])
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2713_ (
    .I0(_1273_[1]),
    .I1(_1271_[2]),
    .I2(_1264_[1]),
    .O(\channels.control_operators.op_type [2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2714_ (
    .I0(\channels.control_operators.operator.sd_edge_detect.in_r0 ),
    .I1(\channels.control_operators.operator.sd ),
    .O(_1278_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2715_ (
    .I0(\channels.control_operators.operator.bd_edge_detect.in_r0 ),
    .I1(\channels.control_operators.bd ),
    .O(_1280_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2716_ (
    .I0(\channels.control_operators.operator.tc_edge_detect.in_r0 ),
    .I1(\channels.control_operators.operator.tc ),
    .O(_1280_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2717_ (
    .I0(\channels.control_operators.operator.kon_mem.dob ),
    .I1(\channels.control_operators.kon ),
    .O(_1278_[3])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2718_ (
    .I0(_1179_[1]),
    .I1(\channels.control_operators.delay_counter ),
    .O(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb )
  );
  CC_LUT4 #(
    .INIT(16'h00f4)
  ) _2719_ (
    .I0(_1397_[1]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .I2(_1401_[2]),
    .I3(_1401_[3]),
    .O(\channels.control_operators.operator.envelope_generator.next_state_p0 [0])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2720_ (
    .I0(_1400_[0]),
    .I1(_1396_[0]),
    .I2(_1396_[2]),
    .O(_1401_[2])
  );
  CC_LUT3 #(
    .INIT(8'h07)
  ) _2721_ (
    .I0(_1395_[0]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .I2(_1395_[2]),
    .O(_1396_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2722_ (
    .I0(\channels.control_operators.kon ),
    .I1(\channels.control_operators.operator.kon_mem.dob ),
    .O(_1395_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2723_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.dob [2]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.dob [1]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.dob [0]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.dob [3]),
    .O(_1395_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2724_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.dob [2]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.dob [3]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.dob [0]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.dob [1]),
    .O(_1400_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2725_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.dob [3]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.dob [1]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.dob [0]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.dob [2]),
    .O(_1396_[0])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2726_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [3]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [4]),
    .I2(_1399_[2]),
    .O(_1401_[3])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2727_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [6]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [7]),
    .I2(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [8]),
    .I3(_1398_[3]),
    .O(_1399_[2])
  );
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _2728_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [0]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [1]),
    .I2(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [2]),
    .I3(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [5]),
    .O(_1398_[3])
  );
  CC_LUT4 #(
    .INIT(16'h8f88)
  ) _2729_ (
    .I0(_1406_[0]),
    .I1(_1406_[1]),
    .I2(_1406_[2]),
    .I3(_1401_[3]),
    .O(\channels.control_operators.operator.envelope_generator.next_state_p0 [1])
  );
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _2730_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .I1(_1397_[1]),
    .I2(_1401_[2]),
    .O(_1406_[2])
  );
  CC_LUT3 #(
    .INIT(8'h4f)
  ) _2731_ (
    .I0(_1395_[0]),
    .I1(_1397_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .O(_1406_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2732_ (
    .I0(_1405_[0]),
    .I1(_1400_[0]),
    .O(_1406_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2733_ (
    .I0(_1404_[0]),
    .I1(_0825_[4]),
    .O(_1405_[0])
  );
  CC_LUT4 #(
    .INIT(16'h4100)
  ) _2734_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [8]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [7]),
    .I2(\channels.control_operators.operator.envelope_generator.sl [3]),
    .I3(_1403_[3]),
    .O(_1404_[0])
  );
  CC_LUT3 #(
    .INIT(8'h90)
  ) _2735_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [6]),
    .I1(\channels.control_operators.operator.envelope_generator.sl [2]),
    .I2(_1402_[2]),
    .O(_1403_[3])
  );
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _2736_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [4]),
    .I1(\channels.control_operators.operator.envelope_generator.sl [0]),
    .I2(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [5]),
    .I3(\channels.control_operators.operator.envelope_generator.sl [1]),
    .O(_1402_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2737_ (
    .I0(_1511_[0]),
    .I1(_1406_[1]),
    .O(\channels.control_operators.operator.envelope_generator.next_state_p0 [2])
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _2738_ (
    .I0(_1405_[0]),
    .I1(_1400_[0]),
    .I2(_1396_[1]),
    .I3(_1396_[0]),
    .O(_1511_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2739_ (
    .I0(\channels.control_operators.op_type [1]),
    .I1(\channels.control_operators.op_type [0]),
    .I2(\channels.control_operators.op_type [2]),
    .I3(\channels.control_operators.egt ),
    .O(_1396_[1])
  );
  CC_LUT3 #(
    .INIT(8'h0d)
  ) _2740_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .I1(_1397_[1]),
    .I2(_1397_[2]),
    .O(\channels.control_operators.operator.envelope_generator.next_state_p0 [3])
  );
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _2741_ (
    .I0(_1396_[0]),
    .I1(_1396_[1]),
    .I2(_1396_[2]),
    .O(_1397_[2])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2742_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0587_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2743_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0560_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2744_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0588_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2745_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0561_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2746_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0589_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2747_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0562_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2748_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [3]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [3]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0590_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2749_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [3]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [3]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0563_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2750_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [4]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [4]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0591_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2751_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [4]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [4]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0564_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2752_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [5]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [5]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0592_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2753_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [5]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [5]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0565_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2754_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [6]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [6]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0593_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2755_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [6]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [6]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0566_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2756_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [7]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [7]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0594_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2757_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [7]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [7]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0567_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2758_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [8]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [8]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0595_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2759_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [8]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [8]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0568_)
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2760_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_p1 [0]),
    .I1(_1495_[1]),
    .I2(_1772_[2]),
    .O(_0284_)
  );
  CC_LUT3 #(
    .INIT(8'he0)
  ) _2761_ (
    .I0(_1493_[2]),
    .I1(_1494_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .O(_1495_[1])
  );
  CC_LUT4 #(
    .INIT(16'hfe00)
  ) _2762_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [17]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [15]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [16]),
    .I3(_1492_[3]),
    .O(_1494_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2763_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.dia [1]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.dia [2]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.dia [3]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.dia [0]),
    .O(_1492_[3])
  );
  CC_LUT4 #(
    .INIT(16'h0110)
  ) _2764_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.dia [0]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.dia [2]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.dia [1]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.dia [3]),
    .O(_1493_[2])
  );
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _2765_ (
    .I0(_1015_[0]),
    .I1(_1494_[1]),
    .I2(_1505_[2]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .O(_1772_[2])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2766_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_add_p1 [0]),
    .I1(\channels.control_operators.operator.envelope_generator.env_add_p1 [9]),
    .I2(_1493_[2]),
    .O(_1505_[2])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2767_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_p1 [1]),
    .I1(_1495_[1]),
    .I2(_1510_[2]),
    .O(_0285_)
  );
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _2768_ (
    .I0(_1015_[1]),
    .I1(_1494_[1]),
    .I2(_1509_[2]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .O(_1510_[2])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2769_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_add_p1 [9]),
    .I1(\channels.control_operators.operator.envelope_generator.env_add_p1 [1]),
    .I2(_1493_[2]),
    .O(_1509_[2])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2770_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_p1 [2]),
    .I1(_1495_[1]),
    .I2(_1503_[2]),
    .O(_0286_)
  );
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _2771_ (
    .I0(_1015_[2]),
    .I1(_1494_[1]),
    .I2(_1501_[2]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .O(_1503_[2])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2772_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_add_p1 [9]),
    .I1(\channels.control_operators.operator.envelope_generator.env_add_p1 [2]),
    .I2(_1493_[2]),
    .O(_1501_[2])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2773_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_p1 [3]),
    .I1(_1495_[1]),
    .I2(_1508_[2]),
    .O(_0287_)
  );
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _2774_ (
    .I0(_1015_[3]),
    .I1(_1494_[1]),
    .I2(_1507_[2]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .O(_1508_[2])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2775_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_add_p1 [9]),
    .I1(\channels.control_operators.operator.envelope_generator.env_add_p1 [3]),
    .I2(_1493_[2]),
    .O(_1507_[2])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2776_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_p1 [4]),
    .I1(_1495_[1]),
    .I2(_1499_[2]),
    .O(_0288_)
  );
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _2777_ (
    .I0(_1015_[4]),
    .I1(_1494_[1]),
    .I2(_1498_[2]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .O(_1499_[2])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2778_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_add_p1 [9]),
    .I1(\channels.control_operators.operator.envelope_generator.env_add_p1 [4]),
    .I2(_1493_[2]),
    .O(_1498_[2])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2779_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_p1 [5]),
    .I1(_1495_[1]),
    .I2(_1506_[2]),
    .O(_0289_)
  );
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _2780_ (
    .I0(_1015_[5]),
    .I1(_1494_[1]),
    .I2(_1504_[2]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .O(_1506_[2])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2781_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_add_p1 [9]),
    .I1(\channels.control_operators.operator.envelope_generator.env_add_p1 [5]),
    .I2(_1493_[2]),
    .O(_1504_[2])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2782_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_p1 [6]),
    .I1(_1495_[1]),
    .I2(_1497_[2]),
    .O(_0290_)
  );
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _2783_ (
    .I0(_1015_[6]),
    .I1(_1494_[1]),
    .I2(_1496_[2]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .O(_1497_[2])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2784_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_add_p1 [9]),
    .I1(\channels.control_operators.operator.envelope_generator.env_add_p1 [6]),
    .I2(_1493_[2]),
    .O(_1496_[2])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2785_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_p1 [7]),
    .I1(_1495_[1]),
    .I2(_1502_[2]),
    .O(_0291_)
  );
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _2786_ (
    .I0(_1015_[7]),
    .I1(_1494_[1]),
    .I2(_1500_[2]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .O(_1502_[2])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2787_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_add_p1 [9]),
    .I1(\channels.control_operators.operator.envelope_generator.env_add_p1 [7]),
    .I2(_1493_[2]),
    .O(_1500_[2])
  );
  CC_LUT3 #(
    .INIT(8'h0e)
  ) _2788_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_p1 [8]),
    .I1(_1495_[1]),
    .I2(_1495_[2]),
    .O(_0292_)
  );
  CC_LUT4 #(
    .INIT(16'hf400)
  ) _2789_ (
    .I0(_1015_[8]),
    .I1(_1494_[1]),
    .I2(_1494_[2]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .O(_1495_[2])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2790_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_add_p1 [9]),
    .I1(\channels.control_operators.operator.envelope_generator.env_add_p1 [8]),
    .I2(_1493_[2]),
    .O(_1494_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2791_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.dia [0]),
    .O(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2792_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.dia [1]),
    .O(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2793_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.dia [2]),
    .O(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2])
  );
  CC_LUT2 #(
    .INIT(4'he)
  ) _2794_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.dia [3]),
    .O(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2795_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [0]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2796_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [1]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2797_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [2]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2798_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [3]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [3])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2799_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [4]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [4])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2800_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [5]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [5])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2801_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [6]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [6])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2802_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [7]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [7])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2803_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [8]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [8])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2804_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [9]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [9])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2805_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [10]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [10])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2806_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [11]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [11])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2807_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [12]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [12])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2808_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [13]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [13])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2809_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [14]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [14])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2810_ (
    .I0(\channels.control_operators.block [1]),
    .I1(\channels.control_operators.ksr ),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.rate_tmp2_p0 [2])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2811_ (
    .I0(\channels.control_operators.ksr ),
    .I1(\channels.control_operators.block [2]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.rate_tmp2_p0 [3])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2812_ (
    .I0(_1491_[0]),
    .I1(_1491_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0422_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2813_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [4]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [4]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1491_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2814_ (
    .I0(_1773_[0]),
    .I1(_1773_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0392_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2815_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [4]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [4]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1773_[1])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _2816_ (
    .I0(\channels.control_operators.operator.envelope_generator.next_state_p0 [1]),
    .I1(\channels.control_operators.ar_dr_mem.dob [0]),
    .I2(_1410_[2]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [0])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2817_ (
    .I0(\channels.control_operators.operator.envelope_generator.next_state_p0 [3]),
    .I1(\channels.control_operators.operator.envelope_generator.rr [0]),
    .I2(\channels.control_operators.operator.envelope_generator.next_state_p0 [0]),
    .I3(\channels.control_operators.ar [0]),
    .O(_1410_[2])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2818_ (
    .I0(_1490_[0]),
    .I1(_1490_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0423_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2819_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [5]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [5]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1490_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2820_ (
    .I0(_1774_[0]),
    .I1(_1774_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0393_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2821_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [5]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [5]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1774_[1])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _2822_ (
    .I0(\channels.control_operators.operator.envelope_generator.next_state_p0 [1]),
    .I1(\channels.control_operators.ar_dr_mem.dob [1]),
    .I2(_1409_[2]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [1])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2823_ (
    .I0(\channels.control_operators.operator.envelope_generator.next_state_p0 [3]),
    .I1(\channels.control_operators.operator.envelope_generator.rr [1]),
    .I2(\channels.control_operators.operator.envelope_generator.next_state_p0 [0]),
    .I3(\channels.control_operators.ar [1]),
    .O(_1409_[2])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2824_ (
    .I0(_1489_[0]),
    .I1(_1489_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0424_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2825_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [6]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [6]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1489_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2826_ (
    .I0(_1775_[0]),
    .I1(_1775_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0394_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2827_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [6]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [6]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1775_[1])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _2828_ (
    .I0(\channels.control_operators.operator.envelope_generator.next_state_p0 [1]),
    .I1(\channels.control_operators.ar_dr_mem.dob [2]),
    .I2(_1408_[2]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [2])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2829_ (
    .I0(\channels.control_operators.operator.envelope_generator.next_state_p0 [3]),
    .I1(\channels.control_operators.operator.envelope_generator.rr [2]),
    .I2(\channels.control_operators.operator.envelope_generator.next_state_p0 [0]),
    .I3(\channels.control_operators.ar [2]),
    .O(_1408_[2])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2830_ (
    .I0(_1486_[0]),
    .I1(_1486_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0425_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2831_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [7]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [7]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1486_[1])
  );
  CC_LUT3 #(
    .INIT(8'h3a)
  ) _2832_ (
    .I0(_1776_[0]),
    .I1(_1776_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .O(_0395_)
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2833_ (
    .I0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [7]),
    .I1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [7]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_1776_[1])
  );
  CC_LUT3 #(
    .INIT(8'h8f)
  ) _2834_ (
    .I0(\channels.control_operators.operator.envelope_generator.next_state_p0 [1]),
    .I1(\channels.control_operators.ar_dr_mem.dob [3]),
    .I2(_1407_[2]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [3])
  );
  CC_LUT4 #(
    .INIT(16'h0777)
  ) _2835_ (
    .I0(\channels.control_operators.operator.envelope_generator.next_state_p0 [3]),
    .I1(\channels.control_operators.operator.envelope_generator.rr [3]),
    .I2(\channels.control_operators.operator.envelope_generator.next_state_p0 [0]),
    .I3(\channels.control_operators.ar [3]),
    .O(_1407_[2])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2836_ (
    .I0(_1481_[0]),
    .I1(_1481_[1]),
    .I2(_1444_[2]),
    .O(_0005_)
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _2837_ (
    .I0(_1479_[0]),
    .I1(_1479_[1]),
    .I2(_1442_[2]),
    .O(_0031_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2838_ (
    .I0(_1777_[0]),
    .I1(_1777_[1]),
    .I2(_1444_[2]),
    .O(_0016_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2839_ (
    .I0(_1488_[0]),
    .I1(_1488_[1]),
    .I2(_1442_[2]),
    .O(_0042_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2840_ (
    .I0(_1487_[0]),
    .I1(_1487_[1]),
    .I2(_1444_[2]),
    .O(_0023_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2841_ (
    .I0(_1478_[0]),
    .I1(_1478_[1]),
    .I2(_1442_[2]),
    .O(_0049_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2842_ (
    .I0(_1476_[0]),
    .I1(_1476_[1]),
    .I2(_1444_[2]),
    .O(_0024_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2843_ (
    .I0(_1474_[0]),
    .I1(_1474_[1]),
    .I2(_1442_[2]),
    .O(_0050_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2844_ (
    .I0(_1778_[0]),
    .I1(_1778_[1]),
    .I2(_1444_[2]),
    .O(_0025_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2845_ (
    .I0(_1483_[0]),
    .I1(_1483_[1]),
    .I2(_1442_[2]),
    .O(_0051_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2846_ (
    .I0(_1482_[0]),
    .I1(_1482_[1]),
    .I2(_1444_[2]),
    .O(_0026_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2847_ (
    .I0(_1473_[0]),
    .I1(_1473_[1]),
    .I2(_1442_[2]),
    .O(_0052_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2848_ (
    .I0(_1471_[0]),
    .I1(_1471_[1]),
    .I2(_1444_[2]),
    .O(_0027_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2849_ (
    .I0(_1469_[0]),
    .I1(_1469_[1]),
    .I2(_1442_[2]),
    .O(_0053_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2850_ (
    .I0(_1779_[0]),
    .I1(_1779_[1]),
    .I2(_1444_[2]),
    .O(_0028_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2851_ (
    .I0(_1480_[0]),
    .I1(_1480_[1]),
    .I2(_1442_[2]),
    .O(_0054_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2852_ (
    .I0(_1477_[0]),
    .I1(_1477_[1]),
    .I2(_1444_[2]),
    .O(_0029_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2853_ (
    .I0(_1468_[0]),
    .I1(_1468_[1]),
    .I2(_1442_[2]),
    .O(_0055_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2854_ (
    .I0(_1466_[0]),
    .I1(_1466_[1]),
    .I2(_1444_[2]),
    .O(_0030_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2855_ (
    .I0(_1464_[0]),
    .I1(_1464_[1]),
    .I2(_1442_[2]),
    .O(_0056_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2856_ (
    .I0(_1780_[0]),
    .I1(_1780_[1]),
    .I2(_1444_[2]),
    .O(_0006_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2857_ (
    .I0(_1475_[0]),
    .I1(_1475_[1]),
    .I2(_1442_[2]),
    .O(_0032_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2858_ (
    .I0(_1472_[0]),
    .I1(_1472_[1]),
    .I2(_1444_[2]),
    .O(_0007_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2859_ (
    .I0(_1463_[0]),
    .I1(_1463_[1]),
    .I2(_1442_[2]),
    .O(_0033_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2860_ (
    .I0(_1461_[0]),
    .I1(_1461_[1]),
    .I2(_1444_[2]),
    .O(_0008_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2861_ (
    .I0(_1459_[0]),
    .I1(_1459_[1]),
    .I2(_1442_[2]),
    .O(_0034_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2862_ (
    .I0(_1781_[0]),
    .I1(_1781_[1]),
    .I2(_1444_[2]),
    .O(_0009_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2863_ (
    .I0(_1470_[0]),
    .I1(_1470_[1]),
    .I2(_1442_[2]),
    .O(_0035_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2864_ (
    .I0(_1467_[0]),
    .I1(_1467_[1]),
    .I2(_1444_[2]),
    .O(_0010_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2865_ (
    .I0(_1458_[0]),
    .I1(_1458_[1]),
    .I2(_1442_[2]),
    .O(_0036_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2866_ (
    .I0(_1456_[0]),
    .I1(_1456_[1]),
    .I2(_1444_[2]),
    .O(_0011_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2867_ (
    .I0(_1454_[0]),
    .I1(_1454_[1]),
    .I2(_1442_[2]),
    .O(_0037_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2868_ (
    .I0(_1782_[0]),
    .I1(_1782_[1]),
    .I2(_1444_[2]),
    .O(_0012_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2869_ (
    .I0(_1465_[0]),
    .I1(_1465_[1]),
    .I2(_1442_[2]),
    .O(_0038_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2870_ (
    .I0(_1462_[0]),
    .I1(_1462_[1]),
    .I2(_1444_[2]),
    .O(_0013_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2871_ (
    .I0(_1453_[0]),
    .I1(_1453_[1]),
    .I2(_1442_[2]),
    .O(_0039_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2872_ (
    .I0(_1451_[0]),
    .I1(_1451_[1]),
    .I2(_1444_[2]),
    .O(_0014_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2873_ (
    .I0(_1449_[0]),
    .I1(_1449_[1]),
    .I2(_1442_[2]),
    .O(_0040_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2874_ (
    .I0(_1783_[0]),
    .I1(_1783_[1]),
    .I2(_1444_[2]),
    .O(_0015_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2875_ (
    .I0(_1460_[0]),
    .I1(_1460_[1]),
    .I2(_1442_[2]),
    .O(_0041_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2876_ (
    .I0(_1457_[0]),
    .I1(_1457_[1]),
    .I2(_1444_[2]),
    .O(_0017_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2877_ (
    .I0(_1448_[0]),
    .I1(_1448_[1]),
    .I2(_1442_[2]),
    .O(_0043_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2878_ (
    .I0(_1447_[0]),
    .I1(_1447_[1]),
    .I2(_1444_[2]),
    .O(_0018_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2879_ (
    .I0(_1446_[0]),
    .I1(_1446_[1]),
    .I2(_1442_[2]),
    .O(_0044_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2880_ (
    .I0(_1784_[0]),
    .I1(_1784_[1]),
    .I2(_1444_[2]),
    .O(_0019_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2881_ (
    .I0(_1455_[0]),
    .I1(_1455_[1]),
    .I2(_1442_[2]),
    .O(_0045_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2882_ (
    .I0(_1452_[0]),
    .I1(_1452_[1]),
    .I2(_1444_[2]),
    .O(_0020_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2883_ (
    .I0(_1445_[0]),
    .I1(_1445_[1]),
    .I2(_1442_[2]),
    .O(_0046_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2884_ (
    .I0(_1444_[0]),
    .I1(_1444_[1]),
    .I2(_1444_[2]),
    .O(_0021_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2885_ (
    .I0(_1442_[0]),
    .I1(_1442_[1]),
    .I2(_1442_[2]),
    .O(_0047_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2886_ (
    .I0(_1785_[0]),
    .I1(_1785_[1]),
    .I2(_1444_[2]),
    .O(_0022_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2887_ (
    .I0(_1450_[0]),
    .I1(_1450_[1]),
    .I2(_1442_[2]),
    .O(_0048_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2888_ (
    .I0(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[16] ),
    .I1(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[17] ),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0677_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2889_ (
    .I0(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[16] ),
    .I1(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[17] ),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0658_)
  );
  CC_LUT4 #(
    .INIT(16'hf444)
  ) _2890_ (
    .I0(_1430_[0]),
    .I1(\channels.self [40]),
    .I2(_1430_[2]),
    .I3(_0905_[0]),
    .O(\channels.ch_abcd_cnt_mem.addrb [0])
  );
  CC_LUT4 #(
    .INIT(16'hfe40)
  ) _2891_ (
    .I0(\channels.state [1]),
    .I1(\channels.state [2]),
    .I2(\channels.state [0]),
    .I3(\channels.state [3]),
    .O(_1430_[2])
  );
  CC_LUT4 #(
    .INIT(16'hf1ff)
  ) _2892_ (
    .I0(\channels.state [0]),
    .I1(\channels.state [2]),
    .I2(\channels.state [3]),
    .I3(\channels.state [1]),
    .O(_1430_[0])
  );
  CC_LUT4 #(
    .INIT(16'hf444)
  ) _2893_ (
    .I0(_1430_[0]),
    .I1(\channels.self [41]),
    .I2(_1430_[2]),
    .I3(_0905_[1]),
    .O(\channels.ch_abcd_cnt_mem.addrb [1])
  );
  CC_LUT4 #(
    .INIT(16'hf444)
  ) _2894_ (
    .I0(_1430_[0]),
    .I1(\channels.self [43]),
    .I2(_1430_[2]),
    .I3(_0905_[3]),
    .O(\channels.ch_abcd_cnt_mem.addrb [3])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2895_ (
    .I0(_1439_[0]),
    .I1(_1439_[1]),
    .I2(_1431_[2]),
    .O(_0310_)
  );
  CC_LUT4 #(
    .INIT(16'h0bbb)
  ) _2896_ (
    .I0(_1430_[0]),
    .I1(\channels.self [42]),
    .I2(_1430_[2]),
    .I3(_0905_[2]),
    .O(_1431_[2])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2897_ (
    .I0(_1436_[0]),
    .I1(_1436_[1]),
    .I2(_1431_[2]),
    .O(_0324_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2898_ (
    .I0(_1786_[0]),
    .I1(_1786_[1]),
    .I2(_1431_[2]),
    .O(_0314_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2899_ (
    .I0(_1443_[0]),
    .I1(_1443_[1]),
    .I2(_1431_[2]),
    .O(_0328_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2900_ (
    .I0(_1441_[0]),
    .I1(_1441_[1]),
    .I2(_1431_[2]),
    .O(_0313_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2901_ (
    .I0(_1435_[0]),
    .I1(_1435_[1]),
    .I2(_1431_[2]),
    .O(_0327_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2902_ (
    .I0(_1433_[0]),
    .I1(_1433_[1]),
    .I2(_1431_[2]),
    .O(_0312_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2903_ (
    .I0(_1431_[0]),
    .I1(_1431_[1]),
    .I2(_1431_[2]),
    .O(_0326_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2904_ (
    .I0(_1787_[0]),
    .I1(_1787_[1]),
    .I2(_1431_[2]),
    .O(_0311_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2905_ (
    .I0(_1440_[0]),
    .I1(_1440_[1]),
    .I2(_1431_[2]),
    .O(_0325_)
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2906_ (
    .I0(_1438_[0]),
    .I1(_1438_[1]),
    .I2(_1275_[2]),
    .O(_0004_)
  );
  CC_LUT4 #(
    .INIT(16'h0a0c)
  ) _2907_ (
    .I0(\channels.self [71]),
    .I1(_1429_[1]),
    .I2(\channels.control_operators.sample_clk_en ),
    .I3(_1162_[3]),
    .O(_0115_)
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _2908_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .I1(_1427_[1]),
    .I2(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .O(_0002_[0])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2909_ (
    .I0(_1425_[0]),
    .I1(_1425_[1]),
    .I2(_1416_[2]),
    .O(_1427_[1])
  );
  CC_LUT4 #(
    .INIT(16'hb000)
  ) _2910_ (
    .I0(\channels.connection_sel [2]),
    .I1(_1274_[0]),
    .I2(_1272_[2]),
    .I3(_1415_[3]),
    .O(_1416_[2])
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _2911_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .I1(_1437_[1]),
    .I2(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .O(_0002_[1])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2912_ (
    .I0(_1434_[0]),
    .I1(_1434_[1]),
    .I2(_1416_[2]),
    .O(_1437_[1])
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _2913_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .I1(_1424_[1]),
    .I2(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .O(_0002_[2])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2914_ (
    .I0(_1422_[0]),
    .I1(_1422_[1]),
    .I2(_1416_[2]),
    .O(_1424_[1])
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _2915_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .I1(_1421_[1]),
    .I2(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .O(_0002_[3])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2916_ (
    .I0(_1420_[0]),
    .I1(_1420_[1]),
    .I2(_1416_[2]),
    .O(_1421_[1])
  );
  CC_LUT3 #(
    .INIT(8'hca)
  ) _2917_ (
    .I0(_1432_[0]),
    .I1(_1432_[1]),
    .I2(_1275_[2]),
    .O(_0003_)
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _2918_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .I1(_1428_[1]),
    .I2(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .O(_0001_[0])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2919_ (
    .I0(_1419_[0]),
    .I1(_1419_[1]),
    .I2(_1416_[2]),
    .O(_1428_[1])
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _2920_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .I1(_1418_[1]),
    .I2(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .O(_0001_[1])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2921_ (
    .I0(_1417_[0]),
    .I1(_1417_[1]),
    .I2(_1416_[2]),
    .O(_1418_[1])
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _2922_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .I1(_1788_[1]),
    .I2(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .O(_0001_[2])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2923_ (
    .I0(_1426_[0]),
    .I1(_1426_[1]),
    .I2(_1416_[2]),
    .O(_1788_[1])
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _2924_ (
    .I0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .I1(_1423_[1]),
    .I2(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .O(_0001_[3])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2925_ (
    .I0(_1416_[0]),
    .I1(_1416_[1]),
    .I2(_1416_[2]),
    .O(_1423_[1])
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2926_ (
    .I0(_1414_[0]),
    .I1(\channels.self [23]),
    .I2(_1414_[2]),
    .O(_0254_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2927_ (
    .I0(_1414_[0]),
    .I1(\channels.self [22]),
    .I2(_1414_[2]),
    .O(_0253_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2928_ (
    .I0(_1414_[0]),
    .I1(\channels.self [21]),
    .I2(_1414_[2]),
    .O(_0252_)
  );
  CC_LUT3 #(
    .INIT(8'h0b)
  ) _2929_ (
    .I0(\channels.self [15]),
    .I1(_1185_[0]),
    .I2(_1185_[2]),
    .O(_0250_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2930_ (
    .I0(_1185_[0]),
    .I1(\channels.self [14]),
    .I2(_1185_[2]),
    .O(_0249_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2931_ (
    .I0(_1185_[0]),
    .I1(\channels.self [13]),
    .I2(_1185_[2]),
    .O(_0248_)
  );
  CC_LUT3 #(
    .INIT(8'hf8)
  ) _2932_ (
    .I0(_1185_[0]),
    .I1(\channels.self [12]),
    .I2(_1185_[2]),
    .O(_0247_)
  );
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _2933_ (
    .I0(\host_if.afifo.rd_wgray [1]),
    .I1(\host_if.afifo.rgray [1]),
    .I2(\host_if.afifo.rd_wgray [6]),
    .I3(\host_if.afifo.rd_addr [6]),
    .O(_1237_[3])
  );
  CC_LUT4 #(
    .INIT(16'hac00)
  ) _2934_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.self [6]),
    .I1(\reset_sync.r2 ),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .I3(_1677_[0]),
    .O(_0061_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2935_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(_1411_[1]),
    .I2(_1293_[1]),
    .I3(\channels.control_operators.opl3_reg_wr [17]),
    .O(_0063_)
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2936_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [0]),
    .I1(\channels.ch_abcd_cnt_mem.addra [1]),
    .I2(\channels.ch_abcd_cnt_mem.addra [2]),
    .I3(\channels.ch_abcd_cnt_mem.addra [3]),
    .O(_1293_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _2937_ (
    .I0(\channels.control_operators.opl3_reg_wr [15]),
    .I1(\channels.control_operators.opl3_reg_wr [14]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I3(\channels.control_operators.opl3_reg_wr [13]),
    .O(_1411_[1])
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2938_ (
    .I0(_1387_[2]),
    .I1(_1297_[2]),
    .I2(\channels.ch_abcd_cnt_mem.addra [2]),
    .I3(\channels.ch_abcd_cnt_mem.addra [3]),
    .O(_0062_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2939_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(_1342_[0]),
    .I2(\channels.control_operators.opl3_reg_wr [17]),
    .O(_1387_[2])
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _2940_ (
    .I0(\channels.control_operators.opl3_reg_wr [14]),
    .I1(\channels.control_operators.opl3_reg_wr [15]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I3(\channels.control_operators.opl3_reg_wr [13]),
    .O(_1342_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2941_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [1]),
    .I1(\channels.ch_abcd_cnt_mem.addra [0]),
    .O(_1297_[2])
  );
  CC_LUT2 #(
    .INIT(4'hb)
  ) _2942_ (
    .I0(_1413_[0]),
    .I1(_1276_[0]),
    .O(_0060_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2943_ (
    .I0(_1305_[1]),
    .I1(_1411_[1]),
    .I2(\channels.ch_abcd_cnt_mem.banka ),
    .I3(\channels.control_operators.opl3_reg_wr [17]),
    .O(_0064_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2944_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [3]),
    .I1(\channels.ch_abcd_cnt_mem.addra [2]),
    .I2(_1297_[2]),
    .O(_1305_[1])
  );
  CC_LUT4 #(
    .INIT(16'hfffe)
  ) _2945_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [0]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [1]),
    .I2(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [2]),
    .I3(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [3]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_sr.in )
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _2946_ (
    .I0(_1411_[1]),
    .I1(_1311_[1]),
    .I2(\channels.ch_abcd_cnt_mem.banka ),
    .I3(\channels.control_operators.opl3_reg_wr [17]),
    .O(_0065_)
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2947_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [0]),
    .I1(\channels.ch_abcd_cnt_mem.addra [1]),
    .I2(\channels.ch_abcd_cnt_mem.addra [3]),
    .I3(\channels.ch_abcd_cnt_mem.addra [2]),
    .O(_1311_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2948_ (
    .I0(_1394_[0]),
    .I1(\channels.control_operators.modulation_out_p1 [0]),
    .O(_1046_[0])
  );
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _2949_ (
    .I0(_1228_[0]),
    .I1(_1230_[3]),
    .I2(_1235_[2]),
    .I3(_1234_[0]),
    .O(_1236_[0])
  );
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _2950_ (
    .I0(_1227_[0]),
    .I1(_1233_[1]),
    .I2(_1227_[1]),
    .I3(_1233_[0]),
    .O(_1235_[2])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2951_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(_1228_[3]),
    .I2(\channels.control_operators.op_num_p [6]),
    .O(_1233_[0])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _2952_ (
    .I0(\channels.control_operators.op_num_p [7]),
    .I1(\channels.control_operators.op_num_p [9]),
    .I2(\channels.control_operators.op_num_p [8]),
    .O(_1228_[3])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _2953_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(\channels.control_operators.op_num_p [5]),
    .I2(_1228_[3]),
    .O(_1233_[1])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2954_ (
    .I0(\channels.control_operators.connection_sel_p1 [1]),
    .I1(\channels.control_operators.connection_sel_p1 [4]),
    .I2(\channels.control_operators.bank_num_p1 ),
    .O(_1227_[1])
  );
  CC_LUT3 #(
    .INIT(8'h53)
  ) _2955_ (
    .I0(\channels.control_operators.connection_sel_p1 [3]),
    .I1(\channels.control_operators.connection_sel_p1 [0]),
    .I2(\channels.control_operators.bank_num_p1 ),
    .O(_1227_[0])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2956_ (
    .I0(_1228_[3]),
    .I1(\channels.control_operators.op_num_p [5]),
    .I2(\channels.control_operators.op_num_p [6]),
    .O(_1230_[3])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2957_ (
    .I0(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob ),
    .I1(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob ),
    .I2(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .O(_1234_[0])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2958_ (
    .I0(\channels.control_operators.connection_sel_p1 [2]),
    .I1(\channels.control_operators.connection_sel_p1 [5]),
    .I2(\channels.control_operators.bank_num_p1 ),
    .O(_1228_[0])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _2959_ (
    .I0(_1233_[0]),
    .I1(_1233_[1]),
    .I2(_1233_[2]),
    .I3(_1233_[3]),
    .O(_1234_[2])
  );
  CC_LUT4 #(
    .INIT(16'h004f)
  ) _2960_ (
    .I0(\channels.control_operators.bank_num_p1 ),
    .I1(\channels.control_operators.ryt_p1 ),
    .I2(_1230_[2]),
    .I3(_1230_[3]),
    .O(_1233_[3])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2961_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(\channels.control_operators.op_num_p [7]),
    .I2(\channels.control_operators.op_num_p [8]),
    .I3(\channels.control_operators.op_num_p [9]),
    .O(_1230_[2])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _2962_ (
    .I0(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob [0]),
    .I1(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob [0]),
    .I2(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .O(_1234_[3])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2963_ (
    .I0(_1228_[0]),
    .I1(\channels.control_operators.op_num_p [5]),
    .I2(\channels.control_operators.op_num_p [6]),
    .I3(_1228_[3]),
    .O(_1229_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2964_ (
    .I0(_1394_[0]),
    .I1(\channels.control_operators.modulation_out_p1 [1]),
    .O(_1046_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2965_ (
    .I0(_1394_[0]),
    .I1(\channels.control_operators.modulation_out_p1 [2]),
    .O(_1046_[2])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2966_ (
    .I0(_1394_[0]),
    .I1(\channels.control_operators.modulation_out_p1 [3]),
    .O(_1046_[3])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2967_ (
    .I0(_1394_[0]),
    .I1(\channels.control_operators.modulation_out_p1 [4]),
    .O(_1046_[4])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2968_ (
    .I0(_1394_[0]),
    .I1(\channels.control_operators.modulation_out_p1 [5]),
    .O(_1046_[5])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2969_ (
    .I0(_1394_[0]),
    .I1(\channels.control_operators.modulation_out_p1 [6]),
    .O(_1046_[6])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2970_ (
    .I0(_1394_[0]),
    .I1(\channels.control_operators.modulation_out_p1 [7]),
    .O(_1046_[7])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2971_ (
    .I0(_1394_[0]),
    .I1(\channels.control_operators.modulation_out_p1 [8]),
    .O(_1046_[8])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2972_ (
    .I0(_1394_[0]),
    .I1(\channels.control_operators.modulation_out_p1 [9]),
    .O(_1046_[9])
  );
  CC_LUT2 #(
    .INIT(4'he)
  ) _2973_ (
    .I0(\host_if.address_p1 [0]),
    .I1(\host_if.address_p1 [1]),
    .O(\host_if.dout [7])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2974_ (
    .I0(\host_if.wr_p2 ),
    .I1(_1393_[1]),
    .O(_0078_)
  );
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _2975_ (
    .I0(_1392_[0]),
    .I1(_1392_[1]),
    .I2(_1392_[2]),
    .I3(\host_if.wr_p1 ),
    .O(_1393_[1])
  );
  CC_LUT3 #(
    .INIT(8'h90)
  ) _2976_ (
    .I0(\host_if.afifo.wr_rgray [2]),
    .I1(\host_if.afifo.wgray [2]),
    .I2(_1391_[2]),
    .O(_1392_[0])
  );
  CC_LUT4 #(
    .INIT(16'h1428)
  ) _2977_ (
    .I0(\host_if.afifo.wgray [5]),
    .I1(\host_if.afifo.wgray [6]),
    .I2(\host_if.afifo.wr_rgray [6]),
    .I3(\host_if.afifo.wr_rgray [5]),
    .O(_1391_[2])
  );
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _2978_ (
    .I0(\host_if.afifo.wr_rgray [3]),
    .I1(\host_if.afifo.wgray [3]),
    .I2(\host_if.afifo.wr_rgray [4]),
    .I3(\host_if.afifo.wgray [4]),
    .O(_1392_[1])
  );
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _2979_ (
    .I0(\host_if.afifo.wr_rgray [0]),
    .I1(\host_if.afifo.wgray [0]),
    .I2(\host_if.afifo.wr_rgray [1]),
    .I3(\host_if.afifo.wgray [1]),
    .O(_1392_[2])
  );
  CC_LUT2 #(
    .INIT(4'h1)
  ) _2980_ (
    .I0(\host_if.wr_p1_n ),
    .I1(\host_if.cs_p1_n ),
    .O(\host_if.wr_p1 )
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2981_ (
    .I0(\channels.ch_abcd_cnt_mem.bankb ),
    .I1(_1390_[1]),
    .O(\channels.operator_out_mem.bankgen[0].genblk1.mem_bank.reb )
  );
  CC_LUT4 #(
    .INIT(16'haffc)
  ) _2982_ (
    .I0(\channels.state [3]),
    .I1(\channels.state [2]),
    .I2(\channels.state [1]),
    .I3(\channels.state [0]),
    .O(_1390_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2983_ (
    .I0(_1390_[1]),
    .I1(\channels.ch_abcd_cnt_mem.bankb ),
    .O(\channels.operator_out_mem.bankgen[1].genblk1.mem_bank.reb )
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2984_ (
    .I0(\channels.control_operators.operator.feedback_mem.wea ),
    .I1(\channels.control_operators.operator.feedback_mem.banka ),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.wea )
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2985_ (
    .I0(\channels.control_operators.op_num_p [31]),
    .I1(\channels.control_operators.op_num_p [32]),
    .I2(\channels.control_operators.op_num_p [33]),
    .I3(_1389_[3]),
    .O(_0283_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2986_ (
    .I0(\channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.wea ),
    .I1(\channels.control_operators.op_num_p [30]),
    .I2(\channels.control_operators.op_num_p [34]),
    .O(_1389_[3])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2987_ (
    .I0(_0862_[5]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .O(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb )
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2988_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .I1(_0862_[5]),
    .O(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb )
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2989_ (
    .I0(\channels.control_operators.operator.feedback_mem.banka ),
    .I1(\channels.control_operators.operator.feedback_mem.wea ),
    .O(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.wea )
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2990_ (
    .I0(_1352_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p [2]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.wea )
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _2991_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.wea ),
    .O(_1352_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2992_ (
    .I0(_1357_[0]),
    .I1(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p [2]),
    .O(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.wea )
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2993_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.wea ),
    .O(_1357_[0])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _2994_ (
    .I0(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .I1(_1266_[1]),
    .I2(_1270_[2]),
    .O(_0293_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2995_ (
    .I0(_1387_[2]),
    .I1(_1316_[1]),
    .O(_0306_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _2996_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [2]),
    .I1(\channels.ch_abcd_cnt_mem.addra [3]),
    .I2(\channels.ch_abcd_cnt_mem.addra [0]),
    .I3(\channels.ch_abcd_cnt_mem.addra [1]),
    .O(_1316_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _2997_ (
    .I0(_1387_[2]),
    .I1(_1314_[1]),
    .O(_0305_)
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _2998_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [0]),
    .I1(\channels.ch_abcd_cnt_mem.addra [2]),
    .I2(\channels.ch_abcd_cnt_mem.addra [3]),
    .I3(\channels.ch_abcd_cnt_mem.addra [1]),
    .O(_1314_[1])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _2999_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [2]),
    .I1(\channels.ch_abcd_cnt_mem.addra [3]),
    .I2(_1387_[2]),
    .I3(_1297_[2]),
    .O(_0304_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3000_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(_1306_[1]),
    .I2(_1342_[0]),
    .I3(\channels.control_operators.opl3_reg_wr [17]),
    .O(_0303_)
  );
  CC_LUT4 #(
    .INIT(16'h0001)
  ) _3001_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [0]),
    .I1(\channels.ch_abcd_cnt_mem.addra [1]),
    .I2(\channels.ch_abcd_cnt_mem.addra [2]),
    .I3(\channels.ch_abcd_cnt_mem.addra [3]),
    .O(_1306_[1])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3002_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ),
    .I1(\channels.control_operators.operator.phase_generator.final_phase_p4 [18]),
    .O(_0295_)
  );
  CC_LUT3 #(
    .INIT(8'hbf)
  ) _3003_ (
    .I0(_1381_[3]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I2(_1386_[2]),
    .O(\channels.control_operators.operator.phase_generator.exp_lut_inst.in [0])
  );
  CC_LUT3 #(
    .INIT(8'hbf)
  ) _3004_ (
    .I0(_1381_[3]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I2(_1384_[2]),
    .O(\channels.control_operators.operator.phase_generator.exp_lut_inst.in [1])
  );
  CC_LUT3 #(
    .INIT(8'hbf)
  ) _3005_ (
    .I0(_1381_[3]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .I2(_1383_[2]),
    .O(\channels.control_operators.operator.phase_generator.exp_lut_inst.in [2])
  );
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _3006_ (
    .I0(_1005_[0]),
    .I1(_1381_[3]),
    .I2(_1789_[2]),
    .O(\channels.control_operators.operator.phase_generator.exp_lut_inst.in [3])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3007_ (
    .I0(\channels.control_operators.operator.phase_generator.env_p5 [0]),
    .I1(_1002_[0]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .I3(_1381_[3]),
    .O(_1789_[2])
  );
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _3008_ (
    .I0(_1005_[1]),
    .I1(_1381_[3]),
    .I2(_1388_[2]),
    .O(\channels.control_operators.operator.phase_generator.exp_lut_inst.in [4])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3009_ (
    .I0(\channels.control_operators.operator.phase_generator.env_p5 [1]),
    .I1(_1002_[1]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .I3(_1381_[3]),
    .O(_1388_[2])
  );
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _3010_ (
    .I0(_1005_[2]),
    .I1(_1381_[3]),
    .I2(_1382_[2]),
    .O(\channels.control_operators.operator.phase_generator.exp_lut_inst.in [5])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3011_ (
    .I0(\channels.control_operators.operator.phase_generator.env_p5 [2]),
    .I1(_1002_[2]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .I3(_1381_[3]),
    .O(_1382_[2])
  );
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _3012_ (
    .I0(_1005_[3]),
    .I1(_1381_[3]),
    .I2(_1790_[2]),
    .O(\channels.control_operators.operator.phase_generator.exp_lut_inst.in [6])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3013_ (
    .I0(\channels.control_operators.operator.phase_generator.env_p5 [3]),
    .I1(_1002_[3]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .I3(_1381_[3]),
    .O(_1790_[2])
  );
  CC_LUT3 #(
    .INIT(8'hd0)
  ) _3014_ (
    .I0(_1005_[4]),
    .I1(_1381_[3]),
    .I2(_1385_[2]),
    .O(\channels.control_operators.operator.phase_generator.exp_lut_inst.in [7])
  );
  CC_LUT4 #(
    .INIT(16'h35ff)
  ) _3015_ (
    .I0(\channels.control_operators.operator.phase_generator.env_p5 [4]),
    .I1(_1002_[4]),
    .I2(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .I3(_1381_[3]),
    .O(_1385_[2])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3016_ (
    .I0(_1380_[0]),
    .I1(_1305_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0797_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3017_ (
    .I0(_1378_[1]),
    .I1(\channels.ch_abcd_cnt_mem.banka ),
    .O(_1380_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0e00)
  ) _3018_ (
    .I0(_0871_[2]),
    .I1(_1377_[1]),
    .I2(_1377_[2]),
    .I3(\channels.control_operators.opl3_reg_wr [17]),
    .O(_1378_[1])
  );
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _3019_ (
    .I0(_1308_[2]),
    .I1(\channels.control_operators.opl3_reg_wr [15]),
    .I2(\channels.control_operators.opl3_reg_wr [14]),
    .I3(_0843_[7]),
    .O(_1377_[2])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3020_ (
    .I0(_1305_[1]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I2(\channels.control_operators.opl3_reg_wr [13]),
    .O(_1308_[2])
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3021_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [3]),
    .I1(_1299_[3]),
    .I2(\channels.control_operators.opl3_reg_wr [14]),
    .I3(_1300_[3]),
    .O(_1377_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0100)
  ) _3022_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [0]),
    .I1(\channels.ch_abcd_cnt_mem.addra [1]),
    .I2(\channels.ch_abcd_cnt_mem.addra [2]),
    .I3(\channels.control_operators.opl3_reg_wr [15]),
    .O(_1300_[3])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3023_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(\channels.control_operators.opl3_reg_wr [13]),
    .O(_1299_[3])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3024_ (
    .I0(_1380_[0]),
    .I1(_1331_[1]),
    .O(_0796_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3025_ (
    .I0(_1311_[1]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_1331_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3026_ (
    .I0(_1380_[0]),
    .I1(_1330_[1]),
    .O(_0794_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3027_ (
    .I0(_1316_[1]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_1330_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3028_ (
    .I0(_1380_[0]),
    .I1(_1338_[1]),
    .O(_0793_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3029_ (
    .I0(_1314_[1]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_1338_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3030_ (
    .I0(_1380_[0]),
    .I1(_1334_[1]),
    .O(_0792_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3031_ (
    .I0(_1298_[1]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_1334_[1])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3032_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [2]),
    .I1(\channels.ch_abcd_cnt_mem.addra [3]),
    .I2(_1297_[2]),
    .O(_1298_[1])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3033_ (
    .I0(_1380_[0]),
    .I1(_1306_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0791_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3034_ (
    .I0(_1380_[0]),
    .I1(_1329_[1]),
    .O(_0790_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3035_ (
    .I0(_1326_[1]),
    .I1(\channels.ch_abcd_cnt_mem.addra [0]),
    .I2(\channels.ch_abcd_cnt_mem.addra [1]),
    .O(_1329_[1])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3036_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(\channels.ch_abcd_cnt_mem.addra [2]),
    .I2(\channels.ch_abcd_cnt_mem.addra [3]),
    .O(_1326_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3037_ (
    .I0(_1380_[0]),
    .I1(_1328_[1]),
    .O(_0789_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3038_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [0]),
    .I1(_1326_[1]),
    .I2(\channels.ch_abcd_cnt_mem.addra [1]),
    .O(_1328_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3039_ (
    .I0(_1380_[0]),
    .I1(_1327_[1]),
    .O(_0788_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3040_ (
    .I0(_1297_[2]),
    .I1(_1326_[1]),
    .O(_1327_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3041_ (
    .I0(_1380_[0]),
    .I1(_1336_[1]),
    .O(_0787_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3042_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [0]),
    .I1(\channels.ch_abcd_cnt_mem.addra [1]),
    .I2(_1326_[1]),
    .O(_1336_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3043_ (
    .I0(_1380_[0]),
    .I1(_1333_[1]),
    .O(_0786_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3044_ (
    .I0(_1324_[1]),
    .I1(\channels.ch_abcd_cnt_mem.addra [0]),
    .I2(\channels.ch_abcd_cnt_mem.addra [1]),
    .O(_1333_[1])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3045_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [2]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I2(\channels.ch_abcd_cnt_mem.addra [3]),
    .O(_1324_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3046_ (
    .I0(_1380_[0]),
    .I1(_1332_[1]),
    .O(_0785_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3047_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [0]),
    .I1(_1324_[1]),
    .I2(\channels.ch_abcd_cnt_mem.addra [1]),
    .O(_1332_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3048_ (
    .I0(_1380_[0]),
    .I1(_1325_[1]),
    .O(_0805_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3049_ (
    .I0(_1297_[2]),
    .I1(_1324_[1]),
    .O(_1325_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3050_ (
    .I0(_1380_[0]),
    .I1(_1294_[1]),
    .O(_0804_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3051_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1293_[1]),
    .O(_1294_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3052_ (
    .I0(_1380_[0]),
    .I1(_1322_[1]),
    .O(_0803_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3053_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1303_[1]),
    .O(_1322_[1])
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3054_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [3]),
    .I1(\channels.ch_abcd_cnt_mem.addra [1]),
    .I2(\channels.ch_abcd_cnt_mem.addra [2]),
    .I3(\channels.ch_abcd_cnt_mem.addra [0]),
    .O(_1303_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3055_ (
    .I0(_1380_[0]),
    .I1(_1323_[1]),
    .O(_0802_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3056_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1304_[1]),
    .O(_1323_[1])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3057_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [0]),
    .I1(\channels.ch_abcd_cnt_mem.addra [3]),
    .I2(\channels.ch_abcd_cnt_mem.addra [2]),
    .I3(\channels.ch_abcd_cnt_mem.addra [1]),
    .O(_1304_[1])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3058_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1305_[1]),
    .I2(_1380_[0]),
    .O(_0801_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3059_ (
    .I0(_1380_[0]),
    .I1(_1312_[1]),
    .O(_0800_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3060_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1311_[1]),
    .O(_1312_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3061_ (
    .I0(_1380_[0]),
    .I1(_1317_[1]),
    .O(_0799_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3062_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1316_[1]),
    .O(_1317_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3063_ (
    .I0(_1380_[0]),
    .I1(_1315_[1]),
    .O(_0798_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3064_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1314_[1]),
    .O(_1315_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3065_ (
    .I0(_1380_[0]),
    .I1(_1313_[1]),
    .O(_0795_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3066_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1298_[1]),
    .O(_1313_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3067_ (
    .I0(_1380_[0]),
    .I1(_1307_[2]),
    .O(_0784_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3068_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1306_[1]),
    .O(_1307_[2])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3069_ (
    .I0(\channels.control_operators.is_new ),
    .I1(\channels.control_operators.operator.phase_generator.ws [2]),
    .O(\channels.control_operators.operator.phase_generator.ws_post_opl_p0 [2])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3070_ (
    .I0(_1341_[0]),
    .I1(_1313_[1]),
    .O(_0377_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3071_ (
    .I0(_1310_[1]),
    .I1(\channels.ch_abcd_cnt_mem.banka ),
    .O(_1341_[0])
  );
  CC_LUT4 #(
    .INIT(16'h0d00)
  ) _3072_ (
    .I0(_0881_[7]),
    .I1(_1309_[1]),
    .I2(_1309_[2]),
    .I3(\channels.control_operators.opl3_reg_wr [17]),
    .O(_1310_[1])
  );
  CC_LUT4 #(
    .INIT(16'h00ef)
  ) _3073_ (
    .I0(\channels.control_operators.opl3_reg_wr [15]),
    .I1(\channels.control_operators.opl3_reg_wr [14]),
    .I2(_1308_[2]),
    .I3(_0858_[6]),
    .O(_1309_[2])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3074_ (
    .I0(\channels.control_operators.opl3_reg_wr [15]),
    .I1(\channels.control_operators.opl3_reg_wr [14]),
    .I2(_1307_[2]),
    .I3(\channels.control_operators.opl3_reg_wr [13]),
    .O(_1309_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3075_ (
    .I0(_1372_[0]),
    .I1(_1329_[1]),
    .O(_0402_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3076_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(_1320_[0]),
    .O(_1372_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3077_ (
    .I0(_1319_[0]),
    .I1(_1319_[1]),
    .O(_1320_[0])
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _3078_ (
    .I0(_1318_[1]),
    .I1(_1308_[2]),
    .I2(_0852_[6]),
    .I3(\channels.control_operators.opl3_reg_wr [17]),
    .O(_1319_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3079_ (
    .I0(\channels.control_operators.opl3_reg_wr [15]),
    .I1(\channels.control_operators.opl3_reg_wr [14]),
    .O(_1318_[1])
  );
  CC_LUT4 #(
    .INIT(16'h7f00)
  ) _3080_ (
    .I0(_1307_[2]),
    .I1(_1318_[1]),
    .I2(\channels.control_operators.opl3_reg_wr [13]),
    .I3(_0875_[7]),
    .O(_1319_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3081_ (
    .I0(_1341_[0]),
    .I1(_1317_[1]),
    .O(_0381_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3082_ (
    .I0(_1341_[0]),
    .I1(_1312_[1]),
    .O(_0382_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3083_ (
    .I0(_1372_[0]),
    .I1(_1306_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0403_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3084_ (
    .I0(_1341_[0]),
    .I1(_1315_[1]),
    .O(_0380_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3085_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1305_[1]),
    .I2(_1341_[0]),
    .O(_0383_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3086_ (
    .I0(_1341_[0]),
    .I1(_1307_[2]),
    .O(_0366_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3087_ (
    .I0(_1379_[0]),
    .I1(_1305_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0772_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3088_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(_1378_[1]),
    .O(_1379_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3089_ (
    .I0(_1379_[0]),
    .I1(_1331_[1]),
    .O(_0771_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3090_ (
    .I0(_1379_[0]),
    .I1(_1330_[1]),
    .O(_0769_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3091_ (
    .I0(_1379_[0]),
    .I1(_1338_[1]),
    .O(_0768_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3092_ (
    .I0(_1379_[0]),
    .I1(_1334_[1]),
    .O(_0767_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3093_ (
    .I0(_1379_[0]),
    .I1(_1306_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0766_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3094_ (
    .I0(_1379_[0]),
    .I1(_1329_[1]),
    .O(_0765_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3095_ (
    .I0(_1379_[0]),
    .I1(_1328_[1]),
    .O(_0764_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3096_ (
    .I0(_1379_[0]),
    .I1(_1327_[1]),
    .O(_0763_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3097_ (
    .I0(_1379_[0]),
    .I1(_1336_[1]),
    .O(_0762_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3098_ (
    .I0(_1379_[0]),
    .I1(_1333_[1]),
    .O(_0761_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3099_ (
    .I0(_1379_[0]),
    .I1(_1332_[1]),
    .O(_0760_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3100_ (
    .I0(_1379_[0]),
    .I1(_1325_[1]),
    .O(_0780_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3101_ (
    .I0(_1379_[0]),
    .I1(_1294_[1]),
    .O(_0779_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3102_ (
    .I0(_1379_[0]),
    .I1(_1322_[1]),
    .O(_0778_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3103_ (
    .I0(_1372_[0]),
    .I1(_1307_[2]),
    .O(_0396_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3104_ (
    .I0(_1372_[0]),
    .I1(_1313_[1]),
    .O(_0407_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3105_ (
    .I0(_1379_[0]),
    .I1(_1323_[1]),
    .O(_0777_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3106_ (
    .I0(_1372_[0]),
    .I1(_1315_[1]),
    .O(_0410_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3107_ (
    .I0(_1372_[0]),
    .I1(_1317_[1]),
    .O(_0411_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3108_ (
    .I0(_1372_[0]),
    .I1(_1312_[1]),
    .O(_0412_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3109_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1305_[1]),
    .I2(_1372_[0]),
    .O(_0413_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3110_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1305_[1]),
    .I2(_1379_[0]),
    .O(_0776_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3111_ (
    .I0(_1372_[0]),
    .I1(_1323_[1]),
    .O(_0414_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3112_ (
    .I0(_1372_[0]),
    .I1(_1322_[1]),
    .O(_0415_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3113_ (
    .I0(_1372_[0]),
    .I1(_1294_[1]),
    .O(_0416_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3114_ (
    .I0(_1372_[0]),
    .I1(_1325_[1]),
    .O(_0417_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3115_ (
    .I0(_1372_[0]),
    .I1(_1332_[1]),
    .O(_0397_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3116_ (
    .I0(_1372_[0]),
    .I1(_1333_[1]),
    .O(_0398_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3117_ (
    .I0(_1372_[0]),
    .I1(_1336_[1]),
    .O(_0399_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3118_ (
    .I0(_1372_[0]),
    .I1(_1327_[1]),
    .O(_0400_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3119_ (
    .I0(_1372_[0]),
    .I1(_1328_[1]),
    .O(_0401_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3120_ (
    .I0(_1379_[0]),
    .I1(_1312_[1]),
    .O(_0775_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3121_ (
    .I0(_1379_[0]),
    .I1(_1317_[1]),
    .O(_0774_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3122_ (
    .I0(_1379_[0]),
    .I1(_1315_[1]),
    .O(_0773_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3123_ (
    .I0(_1379_[0]),
    .I1(_1313_[1]),
    .O(_0770_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3124_ (
    .I0(_1379_[0]),
    .I1(_1307_[2]),
    .O(_0759_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3125_ (
    .I0(_1372_[0]),
    .I1(_1334_[1]),
    .O(_0404_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3126_ (
    .I0(_1376_[0]),
    .I1(_1305_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0747_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3127_ (
    .I0(_1374_[1]),
    .I1(\channels.ch_abcd_cnt_mem.banka ),
    .I2(\channels.control_operators.opl3_reg_wr [17]),
    .O(_1376_[0])
  );
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _3128_ (
    .I0(_1373_[0]),
    .I1(_1305_[1]),
    .I2(_0847_[7]),
    .I3(\channels.control_operators.opl3_reg_wr [15]),
    .O(_1374_[1])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3129_ (
    .I0(\channels.control_operators.opl3_reg_wr [14]),
    .I1(\channels.control_operators.opl3_reg_wr [13]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_1373_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3130_ (
    .I0(_1376_[0]),
    .I1(_1331_[1]),
    .O(_0746_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3131_ (
    .I0(_1376_[0]),
    .I1(_1330_[1]),
    .O(_0744_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3132_ (
    .I0(_1376_[0]),
    .I1(_1338_[1]),
    .O(_0743_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3133_ (
    .I0(_1376_[0]),
    .I1(_1334_[1]),
    .O(_0742_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3134_ (
    .I0(_1376_[0]),
    .I1(_1306_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0741_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3135_ (
    .I0(_1376_[0]),
    .I1(_1329_[1]),
    .O(_0740_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3136_ (
    .I0(_1376_[0]),
    .I1(_1328_[1]),
    .O(_0739_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3137_ (
    .I0(_1376_[0]),
    .I1(_1327_[1]),
    .O(_0738_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3138_ (
    .I0(_1376_[0]),
    .I1(_1336_[1]),
    .O(_0737_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3139_ (
    .I0(_1376_[0]),
    .I1(_1333_[1]),
    .O(_0736_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3140_ (
    .I0(_1376_[0]),
    .I1(_1332_[1]),
    .O(_0735_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3141_ (
    .I0(_1376_[0]),
    .I1(_1325_[1]),
    .O(_0755_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3142_ (
    .I0(_1376_[0]),
    .I1(_1294_[1]),
    .O(_0754_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3143_ (
    .I0(_1376_[0]),
    .I1(_1322_[1]),
    .O(_0753_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3144_ (
    .I0(_1376_[0]),
    .I1(_1323_[1]),
    .O(_0752_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3145_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1305_[1]),
    .I2(_1376_[0]),
    .O(_0751_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3146_ (
    .I0(_1376_[0]),
    .I1(_1312_[1]),
    .O(_0750_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3147_ (
    .I0(_1376_[0]),
    .I1(_1317_[1]),
    .O(_0749_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3148_ (
    .I0(_1376_[0]),
    .I1(_1315_[1]),
    .O(_0748_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3149_ (
    .I0(_1376_[0]),
    .I1(_1313_[1]),
    .O(_0745_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3150_ (
    .I0(_1376_[0]),
    .I1(_1307_[2]),
    .O(_0734_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3151_ (
    .I0(_1375_[0]),
    .I1(_1305_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0717_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3152_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(_1374_[1]),
    .I2(\channels.control_operators.opl3_reg_wr [17]),
    .O(_1375_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3153_ (
    .I0(_1375_[0]),
    .I1(_1331_[1]),
    .O(_0716_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3154_ (
    .I0(_1375_[0]),
    .I1(_1330_[1]),
    .O(_0714_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3155_ (
    .I0(_1375_[0]),
    .I1(_1338_[1]),
    .O(_0713_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3156_ (
    .I0(_1375_[0]),
    .I1(_1334_[1]),
    .O(_0712_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3157_ (
    .I0(_1375_[0]),
    .I1(_1306_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0711_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3158_ (
    .I0(_1375_[0]),
    .I1(_1329_[1]),
    .O(_0710_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3159_ (
    .I0(_1375_[0]),
    .I1(_1328_[1]),
    .O(_0709_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3160_ (
    .I0(_1375_[0]),
    .I1(_1327_[1]),
    .O(_0708_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3161_ (
    .I0(_1375_[0]),
    .I1(_1336_[1]),
    .O(_0707_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3162_ (
    .I0(_1375_[0]),
    .I1(_1333_[1]),
    .O(_0706_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3163_ (
    .I0(_1375_[0]),
    .I1(_1332_[1]),
    .O(_0705_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3164_ (
    .I0(_1375_[0]),
    .I1(_1325_[1]),
    .O(_0725_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3165_ (
    .I0(_1375_[0]),
    .I1(_1294_[1]),
    .O(_0724_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3166_ (
    .I0(_1375_[0]),
    .I1(_1322_[1]),
    .O(_0723_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3167_ (
    .I0(_1375_[0]),
    .I1(_1323_[1]),
    .O(_0722_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3168_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1305_[1]),
    .I2(_1375_[0]),
    .O(_0721_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3169_ (
    .I0(_1375_[0]),
    .I1(_1312_[1]),
    .O(_0720_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3170_ (
    .I0(_1375_[0]),
    .I1(_1317_[1]),
    .O(_0719_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3171_ (
    .I0(_1375_[0]),
    .I1(_1315_[1]),
    .O(_0718_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3172_ (
    .I0(_1375_[0]),
    .I1(_1313_[1]),
    .O(_0715_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3173_ (
    .I0(_1375_[0]),
    .I1(_1307_[2]),
    .O(_0704_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3174_ (
    .I0(_1230_[2]),
    .I1(_1370_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .O(_0686_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3175_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .I1(\channels.control_operators.bank_num_p1 ),
    .O(_1370_[1])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3176_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(_1370_[1]),
    .I2(_1230_[2]),
    .O(_0685_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3177_ (
    .I0(_1231_[0]),
    .I1(_1370_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0684_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3178_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(_1370_[1]),
    .I2(_1231_[0]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0683_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3179_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(_1370_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(_1231_[0]),
    .O(_0682_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3180_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.op_num_p [6]),
    .I2(_1231_[0]),
    .I3(_1370_[1]),
    .O(_0681_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3181_ (
    .I0(_1230_[3]),
    .I1(_1370_[1]),
    .O(_0680_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3182_ (
    .I0(_1233_[0]),
    .I1(_1370_[1]),
    .O(_0679_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3183_ (
    .I0(_1233_[1]),
    .I1(_1370_[1]),
    .O(_0695_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3184_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.op_num_p [6]),
    .I2(_1228_[3]),
    .I3(_1370_[1]),
    .O(_0694_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3185_ (
    .I0(_1227_[3]),
    .I1(_1370_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0693_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3186_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(_1370_[1]),
    .I2(_1227_[3]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0692_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3187_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(_1370_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(_1227_[3]),
    .O(_0691_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3188_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.op_num_p [6]),
    .I2(_1227_[3]),
    .I3(_1370_[1]),
    .O(_0690_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3189_ (
    .I0(_1232_[1]),
    .I1(_1370_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0689_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3190_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(_1370_[1]),
    .I2(_1232_[1]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0688_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3191_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(_1370_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(_1232_[1]),
    .O(_0687_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3192_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.op_num_p [6]),
    .I2(_1232_[1]),
    .I3(_1370_[1]),
    .O(_0678_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3193_ (
    .I0(_1372_[0]),
    .I1(_1305_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0409_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3194_ (
    .I0(_1230_[2]),
    .I1(_1358_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .O(_0667_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3195_ (
    .I0(\channels.control_operators.bank_num_p1 ),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .O(_1358_[1])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3196_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(_1358_[1]),
    .I2(_1230_[2]),
    .O(_0666_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3197_ (
    .I0(_1231_[0]),
    .I1(_1358_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0665_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3198_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(_1358_[1]),
    .I2(_1231_[0]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0664_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3199_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(_1358_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(_1231_[0]),
    .O(_0663_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3200_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.op_num_p [6]),
    .I2(_1231_[0]),
    .I3(_1358_[1]),
    .O(_0662_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3201_ (
    .I0(_1230_[3]),
    .I1(_1358_[1]),
    .O(_0661_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3202_ (
    .I0(_1233_[0]),
    .I1(_1358_[1]),
    .O(_0660_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3203_ (
    .I0(_1233_[1]),
    .I1(_1358_[1]),
    .O(_0676_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3204_ (
    .I0(_1372_[0]),
    .I1(_1330_[1]),
    .O(_0406_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3205_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.op_num_p [6]),
    .I2(_1228_[3]),
    .I3(_1358_[1]),
    .O(_0675_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3206_ (
    .I0(_1227_[3]),
    .I1(_1358_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0674_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3207_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(_1358_[1]),
    .I2(_1227_[3]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0673_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3208_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(_1358_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(_1227_[3]),
    .O(_0672_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3209_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.op_num_p [6]),
    .I2(_1227_[3]),
    .I3(_1358_[1]),
    .O(_0671_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3210_ (
    .I0(_1232_[1]),
    .I1(_1358_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0670_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3211_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(_1358_[1]),
    .I2(_1232_[1]),
    .I3(\channels.control_operators.op_num_p [6]),
    .O(_0669_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3212_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(_1358_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(_1232_[1]),
    .O(_0668_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3213_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.op_num_p [6]),
    .I2(_1232_[1]),
    .I3(_1358_[1]),
    .O(_0659_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3214_ (
    .I0(_1372_[0]),
    .I1(_1338_[1]),
    .O(_0405_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3215_ (
    .I0(_1372_[0]),
    .I1(_1331_[1]),
    .O(_0408_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3216_ (
    .I0(_1369_[1]),
    .I1(_1371_[0]),
    .O(_0648_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3217_ (
    .I0(_1359_[0]),
    .I1(_1363_[2]),
    .I2(_1359_[1]),
    .I3(_1359_[2]),
    .O(_1369_[1])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3218_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.self [1]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .I3(_1360_[3]),
    .O(_1363_[2])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3219_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.self [2]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .O(_1360_[3])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3220_ (
    .I0(\channels.control_operators.op_num_p [9]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.self [5]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .O(_1359_[0])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3221_ (
    .I0(\channels.control_operators.op_num_p [7]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.self [3]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .O(_1359_[1])
  );
  CC_LUT3 #(
    .INIT(8'h35)
  ) _3222_ (
    .I0(\channels.control_operators.op_num_p [8]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.self [4]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .O(_1359_[2])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _3223_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.self [6]),
    .I1(_1370_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .O(_1371_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3224_ (
    .I0(_1368_[1]),
    .I1(_1371_[0]),
    .O(_0647_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3225_ (
    .I0(_1359_[0]),
    .I1(_1361_[2]),
    .I2(_1359_[1]),
    .I3(_1359_[2]),
    .O(_1368_[1])
  );
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _3226_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.self [1]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .I3(_1360_[3]),
    .O(_1361_[2])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3227_ (
    .I0(_1371_[0]),
    .I1(_1366_[2]),
    .I2(_1367_[1]),
    .O(_0646_)
  );
  CC_LUT4 #(
    .INIT(16'h0c0a)
  ) _3228_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.self [1]),
    .I2(_1360_[3]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .O(_1366_[2])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3229_ (
    .I0(_1359_[1]),
    .I1(_1359_[2]),
    .I2(_1359_[0]),
    .O(_1367_[1])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3230_ (
    .I0(_1371_[0]),
    .I1(_1367_[1]),
    .I2(_1364_[2]),
    .O(_0645_)
  );
  CC_LUT4 #(
    .INIT(16'h0305)
  ) _3231_ (
    .I0(\channels.control_operators.op_num_p [5]),
    .I1(\channels.control_operators.operator.envelope_generator.state_mem.self [1]),
    .I2(_1360_[3]),
    .I3(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .O(_1364_[2])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3232_ (
    .I0(_1363_[2]),
    .I1(_1371_[0]),
    .I2(_1367_[1]),
    .O(_0644_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3233_ (
    .I0(_1371_[0]),
    .I1(_1361_[2]),
    .I2(_1367_[1]),
    .O(_0643_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3234_ (
    .I0(_1371_[0]),
    .I1(_1366_[2]),
    .I2(_1365_[1]),
    .O(_0642_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3235_ (
    .I0(_1359_[2]),
    .I1(_1359_[1]),
    .I2(_1359_[0]),
    .O(_1365_[1])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3236_ (
    .I0(_1371_[0]),
    .I1(_1364_[2]),
    .I2(_1365_[1]),
    .O(_0641_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3237_ (
    .I0(_1363_[2]),
    .I1(_1371_[0]),
    .I2(_1365_[1]),
    .O(_0657_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3238_ (
    .I0(_1371_[0]),
    .I1(_1361_[2]),
    .I2(_1365_[1]),
    .O(_0656_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3239_ (
    .I0(_1371_[0]),
    .I1(_1366_[2]),
    .I2(_1362_[1]),
    .O(_0655_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3240_ (
    .I0(_1359_[1]),
    .I1(_1359_[0]),
    .I2(_1359_[2]),
    .O(_1362_[1])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3241_ (
    .I0(_1371_[0]),
    .I1(_1364_[2]),
    .I2(_1362_[1]),
    .O(_0654_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3242_ (
    .I0(_1363_[2]),
    .I1(_1371_[0]),
    .I2(_1362_[1]),
    .O(_0653_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3243_ (
    .I0(_1371_[0]),
    .I1(_1361_[2]),
    .I2(_1362_[1]),
    .O(_0652_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3244_ (
    .I0(_1371_[0]),
    .I1(_1366_[2]),
    .I2(_1361_[1]),
    .O(_0651_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3245_ (
    .I0(_1359_[0]),
    .I1(_1359_[1]),
    .I2(_1359_[2]),
    .O(_1361_[1])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3246_ (
    .I0(_1371_[0]),
    .I1(_1364_[2]),
    .I2(_1361_[1]),
    .O(_0650_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3247_ (
    .I0(_1363_[2]),
    .I1(_1371_[0]),
    .I2(_1361_[1]),
    .O(_0649_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3248_ (
    .I0(_1371_[0]),
    .I1(_1361_[2]),
    .I2(_1361_[1]),
    .O(_0640_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3249_ (
    .I0(_1361_[0]),
    .I1(_1369_[1]),
    .O(_0626_)
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _3250_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.self [6]),
    .I1(_1358_[1]),
    .I2(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .O(_1361_[0])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3251_ (
    .I0(_1361_[0]),
    .I1(_1368_[1]),
    .O(_0625_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3252_ (
    .I0(_1361_[0]),
    .I1(_1367_[1]),
    .I2(_1366_[2]),
    .O(_0624_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3253_ (
    .I0(_1361_[0]),
    .I1(_1364_[2]),
    .I2(_1367_[1]),
    .O(_0623_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3254_ (
    .I0(_1361_[0]),
    .I1(_1367_[1]),
    .I2(_1363_[2]),
    .O(_0622_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3255_ (
    .I0(_1361_[0]),
    .I1(_1367_[1]),
    .I2(_1361_[2]),
    .O(_0621_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3256_ (
    .I0(_1361_[0]),
    .I1(_1365_[1]),
    .I2(_1366_[2]),
    .O(_0620_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3257_ (
    .I0(_1361_[0]),
    .I1(_1365_[1]),
    .I2(_1364_[2]),
    .O(_0619_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3258_ (
    .I0(_1361_[0]),
    .I1(_1365_[1]),
    .I2(_1363_[2]),
    .O(_0635_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3259_ (
    .I0(_1361_[0]),
    .I1(_1365_[1]),
    .I2(_1361_[2]),
    .O(_0634_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3260_ (
    .I0(_1361_[0]),
    .I1(_1362_[1]),
    .I2(_1366_[2]),
    .O(_0633_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3261_ (
    .I0(_1361_[0]),
    .I1(_1362_[1]),
    .I2(_1364_[2]),
    .O(_0632_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3262_ (
    .I0(_1361_[0]),
    .I1(_1362_[1]),
    .I2(_1363_[2]),
    .O(_0631_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3263_ (
    .I0(_1361_[0]),
    .I1(_1362_[1]),
    .I2(_1361_[2]),
    .O(_0630_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3264_ (
    .I0(_1361_[0]),
    .I1(_1361_[1]),
    .I2(_1366_[2]),
    .O(_0629_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3265_ (
    .I0(_1361_[0]),
    .I1(_1361_[1]),
    .I2(_1364_[2]),
    .O(_0628_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3266_ (
    .I0(_1361_[0]),
    .I1(_1361_[1]),
    .I2(_1363_[2]),
    .O(_0627_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3267_ (
    .I0(_1361_[0]),
    .I1(_1361_[1]),
    .I2(_1361_[2]),
    .O(_0618_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3268_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(_1356_[3]),
    .I2(_1357_[0]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0604_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3269_ (
    .I0(\channels.control_operators.op_num_p [13]),
    .I1(\channels.control_operators.op_num_p [12]),
    .I2(\channels.control_operators.op_num_p [14]),
    .O(_1356_[3])
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3270_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(\channels.control_operators.op_num_p [10]),
    .I2(_1357_[0]),
    .I3(_1356_[3]),
    .O(_0603_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3271_ (
    .I0(_1357_[0]),
    .I1(_1355_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0602_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3272_ (
    .I0(\channels.control_operators.op_num_p [14]),
    .I1(\channels.control_operators.op_num_p [13]),
    .I2(\channels.control_operators.op_num_p [12]),
    .O(_1355_[1])
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3273_ (
    .I0(\channels.control_operators.op_num_p [10]),
    .I1(_1355_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(_1357_[0]),
    .O(_0601_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3274_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(_1355_[1]),
    .I2(_1357_[0]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0600_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3275_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(\channels.control_operators.op_num_p [10]),
    .I2(_1357_[0]),
    .I3(_1355_[1]),
    .O(_0599_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3276_ (
    .I0(_1357_[0]),
    .I1(_1354_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0598_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3277_ (
    .I0(\channels.control_operators.op_num_p [14]),
    .I1(\channels.control_operators.op_num_p [12]),
    .I2(\channels.control_operators.op_num_p [13]),
    .O(_1354_[1])
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3278_ (
    .I0(\channels.control_operators.op_num_p [10]),
    .I1(_1354_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(_1357_[0]),
    .O(_0597_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3279_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(_1354_[1]),
    .I2(_1357_[0]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0613_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3280_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(\channels.control_operators.op_num_p [10]),
    .I2(_1357_[0]),
    .I3(_1354_[1]),
    .O(_0612_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3281_ (
    .I0(_1357_[0]),
    .I1(_1353_[3]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0611_)
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3282_ (
    .I0(\channels.control_operators.op_num_p [14]),
    .I1(\channels.control_operators.op_num_p [13]),
    .I2(\channels.control_operators.op_num_p [12]),
    .O(_1353_[3])
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3283_ (
    .I0(\channels.control_operators.op_num_p [10]),
    .I1(_1353_[3]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(_1357_[0]),
    .O(_0610_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3284_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(_1353_[3]),
    .I2(_1357_[0]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0609_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3285_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(\channels.control_operators.op_num_p [10]),
    .I2(_1357_[0]),
    .I3(_1353_[3]),
    .O(_0608_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3286_ (
    .I0(_1357_[0]),
    .I1(_1352_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0607_)
  );
  CC_LUT3 #(
    .INIT(8'h01)
  ) _3287_ (
    .I0(\channels.control_operators.op_num_p [14]),
    .I1(\channels.control_operators.op_num_p [13]),
    .I2(\channels.control_operators.op_num_p [12]),
    .O(_1352_[1])
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3288_ (
    .I0(\channels.control_operators.op_num_p [10]),
    .I1(_1352_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(_1357_[0]),
    .O(_0606_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3289_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(_1352_[1]),
    .I2(_1357_[0]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0605_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3290_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(\channels.control_operators.op_num_p [10]),
    .I2(_1357_[0]),
    .I3(_1352_[1]),
    .O(_0596_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3291_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(_1356_[3]),
    .I2(_1352_[0]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0577_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3292_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(\channels.control_operators.op_num_p [10]),
    .I2(_1352_[0]),
    .I3(_1356_[3]),
    .O(_0576_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3293_ (
    .I0(_1352_[0]),
    .I1(_1355_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0575_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3294_ (
    .I0(\channels.control_operators.op_num_p [10]),
    .I1(_1355_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(_1352_[0]),
    .O(_0574_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3295_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(_1355_[1]),
    .I2(_1352_[0]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0573_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3296_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(\channels.control_operators.op_num_p [10]),
    .I2(_1352_[0]),
    .I3(_1355_[1]),
    .O(_0572_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3297_ (
    .I0(_1352_[0]),
    .I1(_1354_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0571_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3298_ (
    .I0(\channels.control_operators.op_num_p [10]),
    .I1(_1354_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(_1352_[0]),
    .O(_0570_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3299_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(_1354_[1]),
    .I2(_1352_[0]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0586_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3300_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(\channels.control_operators.op_num_p [10]),
    .I2(_1352_[0]),
    .I3(_1354_[1]),
    .O(_0585_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3301_ (
    .I0(_1352_[0]),
    .I1(_1353_[3]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0584_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3302_ (
    .I0(\channels.control_operators.op_num_p [10]),
    .I1(_1353_[3]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(_1352_[0]),
    .O(_0583_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3303_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(_1353_[3]),
    .I2(_1352_[0]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0582_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3304_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(\channels.control_operators.op_num_p [10]),
    .I2(_1352_[0]),
    .I3(_1353_[3]),
    .O(_0581_)
  );
  CC_LUT4 #(
    .INIT(16'h8000)
  ) _3305_ (
    .I0(_1352_[0]),
    .I1(_1352_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0580_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3306_ (
    .I0(\channels.control_operators.op_num_p [10]),
    .I1(_1352_[1]),
    .I2(\channels.control_operators.op_num_p [11]),
    .I3(_1352_[0]),
    .O(_0579_)
  );
  CC_LUT4 #(
    .INIT(16'h4000)
  ) _3307_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(_1352_[1]),
    .I2(_1352_[0]),
    .I3(\channels.control_operators.op_num_p [10]),
    .O(_0578_)
  );
  CC_LUT4 #(
    .INIT(16'h1000)
  ) _3308_ (
    .I0(\channels.control_operators.op_num_p [11]),
    .I1(\channels.control_operators.op_num_p [10]),
    .I2(_1352_[0]),
    .I3(_1352_[1]),
    .O(_0569_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3309_ (
    .I0(_1351_[0]),
    .I1(_1305_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0551_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3310_ (
    .I0(_1349_[1]),
    .I1(\channels.ch_abcd_cnt_mem.banka ),
    .O(_1351_[0])
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _3311_ (
    .I0(_1305_[1]),
    .I1(_1348_[1]),
    .I2(_0855_[6]),
    .I3(_1348_[3]),
    .O(_1349_[1])
  );
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _3312_ (
    .I0(_1306_[1]),
    .I1(_1347_[1]),
    .I2(_0878_[7]),
    .I3(\channels.control_operators.opl3_reg_wr [17]),
    .O(_1348_[3])
  );
  CC_LUT3 #(
    .INIT(8'h10)
  ) _3313_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(\channels.control_operators.opl3_reg_wr [13]),
    .I2(_1318_[1]),
    .O(_1347_[1])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3314_ (
    .I0(\channels.control_operators.opl3_reg_wr [13]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I2(_1318_[1]),
    .O(_1348_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3315_ (
    .I0(_1351_[0]),
    .I1(_1331_[1]),
    .O(_0550_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3316_ (
    .I0(_1351_[0]),
    .I1(_1330_[1]),
    .O(_0548_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3317_ (
    .I0(_1351_[0]),
    .I1(_1338_[1]),
    .O(_0547_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3318_ (
    .I0(_1351_[0]),
    .I1(_1334_[1]),
    .O(_0546_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3319_ (
    .I0(_1351_[0]),
    .I1(_1306_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0545_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3320_ (
    .I0(_1351_[0]),
    .I1(_1329_[1]),
    .O(_0544_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3321_ (
    .I0(_1351_[0]),
    .I1(_1328_[1]),
    .O(_0543_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3322_ (
    .I0(_1351_[0]),
    .I1(_1327_[1]),
    .O(_0542_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3323_ (
    .I0(_1351_[0]),
    .I1(_1336_[1]),
    .O(_0541_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3324_ (
    .I0(_1351_[0]),
    .I1(_1333_[1]),
    .O(_0540_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3325_ (
    .I0(_1351_[0]),
    .I1(_1332_[1]),
    .O(_0539_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3326_ (
    .I0(_1351_[0]),
    .I1(_1325_[1]),
    .O(_0559_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3327_ (
    .I0(_1351_[0]),
    .I1(_1294_[1]),
    .O(_0558_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3328_ (
    .I0(_1351_[0]),
    .I1(_1322_[1]),
    .O(_0557_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3329_ (
    .I0(_1351_[0]),
    .I1(_1323_[1]),
    .O(_0556_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3330_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1305_[1]),
    .I2(_1351_[0]),
    .O(_0555_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3331_ (
    .I0(_1351_[0]),
    .I1(_1312_[1]),
    .O(_0554_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3332_ (
    .I0(_1351_[0]),
    .I1(_1317_[1]),
    .O(_0553_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3333_ (
    .I0(_1351_[0]),
    .I1(_1315_[1]),
    .O(_0552_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3334_ (
    .I0(_1351_[0]),
    .I1(_1313_[1]),
    .O(_0549_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3335_ (
    .I0(_1351_[0]),
    .I1(_1307_[2]),
    .O(_0538_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3336_ (
    .I0(_1350_[0]),
    .I1(_1305_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0521_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3337_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(_1349_[1]),
    .O(_1350_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3338_ (
    .I0(_1350_[0]),
    .I1(_1331_[1]),
    .O(_0520_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3339_ (
    .I0(_1350_[0]),
    .I1(_1330_[1]),
    .O(_0518_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3340_ (
    .I0(_1350_[0]),
    .I1(_1338_[1]),
    .O(_0517_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3341_ (
    .I0(_1350_[0]),
    .I1(_1334_[1]),
    .O(_0516_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3342_ (
    .I0(_1350_[0]),
    .I1(_1306_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0515_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3343_ (
    .I0(_1350_[0]),
    .I1(_1329_[1]),
    .O(_0514_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3344_ (
    .I0(_1350_[0]),
    .I1(_1328_[1]),
    .O(_0513_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3345_ (
    .I0(_1350_[0]),
    .I1(_1327_[1]),
    .O(_0512_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3346_ (
    .I0(_1350_[0]),
    .I1(_1336_[1]),
    .O(_0511_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3347_ (
    .I0(_1350_[0]),
    .I1(_1333_[1]),
    .O(_0510_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3348_ (
    .I0(_1350_[0]),
    .I1(_1332_[1]),
    .O(_0509_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3349_ (
    .I0(_1350_[0]),
    .I1(_1325_[1]),
    .O(_0529_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3350_ (
    .I0(_1350_[0]),
    .I1(_1294_[1]),
    .O(_0528_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3351_ (
    .I0(_1350_[0]),
    .I1(_1322_[1]),
    .O(_0527_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3352_ (
    .I0(_1350_[0]),
    .I1(_1323_[1]),
    .O(_0526_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3353_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1305_[1]),
    .I2(_1350_[0]),
    .O(_0525_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3354_ (
    .I0(_1350_[0]),
    .I1(_1312_[1]),
    .O(_0524_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3355_ (
    .I0(_1350_[0]),
    .I1(_1317_[1]),
    .O(_0523_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3356_ (
    .I0(_1350_[0]),
    .I1(_1315_[1]),
    .O(_0522_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3357_ (
    .I0(_1350_[0]),
    .I1(_1313_[1]),
    .O(_0519_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3358_ (
    .I0(_1350_[0]),
    .I1(_1307_[2]),
    .O(_0508_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3359_ (
    .I0(_1346_[0]),
    .I1(_1293_[1]),
    .O(_0499_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3360_ (
    .I0(_1344_[1]),
    .I1(\channels.ch_abcd_cnt_mem.banka ),
    .O(_1346_[0])
  );
  CC_LUT4 #(
    .INIT(16'hf800)
  ) _3361_ (
    .I0(_1342_[0]),
    .I1(_1306_[1]),
    .I2(_0865_[3]),
    .I3(_1343_[3]),
    .O(_1344_[1])
  );
  CC_LUT4 #(
    .INIT(16'h8f00)
  ) _3362_ (
    .I0(_1342_[0]),
    .I1(_1293_[1]),
    .I2(_0835_[4]),
    .I3(\channels.control_operators.opl3_reg_wr [17]),
    .O(_1343_[3])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3363_ (
    .I0(_1346_[0]),
    .I1(_1303_[1]),
    .O(_0498_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3364_ (
    .I0(_1346_[0]),
    .I1(_1304_[1]),
    .O(_0497_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3365_ (
    .I0(_1346_[0]),
    .I1(_1305_[1]),
    .O(_0496_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3366_ (
    .I0(_1346_[0]),
    .I1(_1311_[1]),
    .O(_0495_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3367_ (
    .I0(_1341_[0]),
    .I1(_1323_[1]),
    .O(_0384_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3368_ (
    .I0(_1346_[0]),
    .I1(_1316_[1]),
    .O(_0494_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3369_ (
    .I0(_1346_[0]),
    .I1(_1314_[1]),
    .O(_0493_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3370_ (
    .I0(_1346_[0]),
    .I1(_1298_[1]),
    .O(_0492_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3371_ (
    .I0(_1346_[0]),
    .I1(_1306_[1]),
    .O(_0491_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3372_ (
    .I0(_1341_[0]),
    .I1(_1332_[1]),
    .O(_0367_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3373_ (
    .I0(_1341_[0]),
    .I1(_1333_[1]),
    .O(_0368_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3374_ (
    .I0(_1341_[0]),
    .I1(_1336_[1]),
    .O(_0369_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3375_ (
    .I0(_1341_[0]),
    .I1(_1327_[1]),
    .O(_0370_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3376_ (
    .I0(_1341_[0]),
    .I1(_1328_[1]),
    .O(_0371_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3377_ (
    .I0(_1341_[0]),
    .I1(_1329_[1]),
    .O(_0372_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3378_ (
    .I0(_1341_[0]),
    .I1(_1306_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0373_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3379_ (
    .I0(_1341_[0]),
    .I1(_1334_[1]),
    .O(_0374_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3380_ (
    .I0(_1341_[0]),
    .I1(_1338_[1]),
    .O(_0375_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3381_ (
    .I0(_1341_[0]),
    .I1(_1330_[1]),
    .O(_0376_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3382_ (
    .I0(_1345_[0]),
    .I1(_1293_[1]),
    .O(_0484_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3383_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(_1344_[1]),
    .O(_1345_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3384_ (
    .I0(_1341_[0]),
    .I1(_1331_[1]),
    .O(_0378_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3385_ (
    .I0(_1345_[0]),
    .I1(_1303_[1]),
    .O(_0483_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3386_ (
    .I0(_1345_[0]),
    .I1(_1304_[1]),
    .O(_0482_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3387_ (
    .I0(_1345_[0]),
    .I1(_1305_[1]),
    .O(_0481_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3388_ (
    .I0(_1341_[0]),
    .I1(_1305_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0379_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3389_ (
    .I0(_1345_[0]),
    .I1(_1311_[1]),
    .O(_0480_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3390_ (
    .I0(_1345_[0]),
    .I1(_1316_[1]),
    .O(_0479_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3391_ (
    .I0(_1345_[0]),
    .I1(_1314_[1]),
    .O(_0478_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3392_ (
    .I0(_1345_[0]),
    .I1(_1298_[1]),
    .O(_0477_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3393_ (
    .I0(_1345_[0]),
    .I1(_1306_[1]),
    .O(_0476_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3394_ (
    .I0(_1340_[0]),
    .I1(_1293_[1]),
    .O(_0469_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3395_ (
    .I0(_1302_[1]),
    .I1(\channels.ch_abcd_cnt_mem.banka ),
    .O(_1340_[0])
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3396_ (
    .I0(_1301_[0]),
    .I1(_1301_[1]),
    .I2(\channels.control_operators.opl3_reg_wr [17]),
    .O(_1302_[1])
  );
  CC_LUT4 #(
    .INIT(16'hb0bb)
  ) _3397_ (
    .I0(_0839_[4]),
    .I1(_0868_[2]),
    .I2(\channels.control_operators.opl3_reg_wr [14]),
    .I3(_1300_[3]),
    .O(_1301_[0])
  );
  CC_LUT4 #(
    .INIT(16'ha322)
  ) _3398_ (
    .I0(_0868_[2]),
    .I1(_0839_[4]),
    .I2(\channels.ch_abcd_cnt_mem.addra [3]),
    .I3(_1299_[3]),
    .O(_1301_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3399_ (
    .I0(_1340_[0]),
    .I1(_1303_[1]),
    .O(_0468_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3400_ (
    .I0(_1340_[0]),
    .I1(_1304_[1]),
    .O(_0467_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3401_ (
    .I0(_1340_[0]),
    .I1(_1305_[1]),
    .O(_0466_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3402_ (
    .I0(_1340_[0]),
    .I1(_1311_[1]),
    .O(_0465_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3403_ (
    .I0(_1340_[0]),
    .I1(_1316_[1]),
    .O(_0464_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3404_ (
    .I0(_1341_[0]),
    .I1(_1322_[1]),
    .O(_0385_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3405_ (
    .I0(_1341_[0]),
    .I1(_1294_[1]),
    .O(_0386_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3406_ (
    .I0(_1340_[0]),
    .I1(_1314_[1]),
    .O(_0463_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3407_ (
    .I0(_1340_[0]),
    .I1(_1298_[1]),
    .O(_0462_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3408_ (
    .I0(_1341_[0]),
    .I1(_1325_[1]),
    .O(_0387_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3409_ (
    .I0(_1340_[0]),
    .I1(_1306_[1]),
    .O(_0461_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3410_ (
    .I0(\host_if.afifo.next_rd_addr [0]),
    .I1(\host_if.afifo.next_rd_addr [1]),
    .O(_0072_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3411_ (
    .I0(\host_if.afifo.next_rd_addr [1]),
    .I1(\host_if.afifo.next_rd_addr [2]),
    .O(_0073_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3412_ (
    .I0(\host_if.afifo.next_rd_addr [2]),
    .I1(\host_if.afifo.next_rd_addr [3]),
    .O(_0074_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3413_ (
    .I0(\host_if.afifo.next_rd_addr [3]),
    .I1(\host_if.afifo.next_rd_addr [4]),
    .O(_0075_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3414_ (
    .I0(\host_if.afifo.next_rd_addr [4]),
    .I1(\host_if.afifo.next_rd_addr [5]),
    .O(_0076_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3415_ (
    .I0(\host_if.afifo.next_rd_addr [5]),
    .I1(\host_if.afifo.next_rd_addr [6]),
    .O(_0077_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3416_ (
    .I0(\host_if.afifo.next_wr_addr [0]),
    .I1(\host_if.afifo.next_wr_addr [1]),
    .O(_0066_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3417_ (
    .I0(\host_if.afifo.next_wr_addr [1]),
    .I1(\host_if.afifo.next_wr_addr [2]),
    .O(_0067_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3418_ (
    .I0(\host_if.afifo.next_wr_addr [2]),
    .I1(\host_if.afifo.next_wr_addr [3]),
    .O(_0068_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3419_ (
    .I0(\host_if.afifo.next_wr_addr [3]),
    .I1(\host_if.afifo.next_wr_addr [4]),
    .O(_0069_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3420_ (
    .I0(\host_if.afifo.next_wr_addr [4]),
    .I1(\host_if.afifo.next_wr_addr [5]),
    .O(_0070_)
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3421_ (
    .I0(\host_if.afifo.next_wr_addr [5]),
    .I1(\host_if.afifo.next_wr_addr [6]),
    .O(_0071_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3422_ (
    .I0(_1337_[0]),
    .I1(_1293_[1]),
    .O(_0323_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3423_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(_1296_[0]),
    .O(_1337_[0])
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3424_ (
    .I0(_1295_[0]),
    .I1(\channels.control_operators.opl3_reg_wr [15]),
    .I2(\channels.control_operators.opl3_reg_wr [14]),
    .O(_1296_[0])
  );
  CC_LUT4 #(
    .INIT(16'h4f00)
  ) _3425_ (
    .I0(\channels.control_operators.opl3_reg_wr [13]),
    .I1(_1294_[1]),
    .I2(_0892_[4]),
    .I3(\channels.control_operators.opl3_reg_wr [17]),
    .O(_1295_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3426_ (
    .I0(_1337_[0]),
    .I1(_1303_[1]),
    .O(_0322_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3427_ (
    .I0(_1337_[0]),
    .I1(_1304_[1]),
    .O(_0321_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3428_ (
    .I0(_1337_[0]),
    .I1(_1305_[1]),
    .O(_0320_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3429_ (
    .I0(_1337_[0]),
    .I1(_1311_[1]),
    .O(_0319_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3430_ (
    .I0(_1337_[0]),
    .I1(_1316_[1]),
    .O(_0318_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3431_ (
    .I0(_1337_[0]),
    .I1(_1314_[1]),
    .O(_0317_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3432_ (
    .I0(_1337_[0]),
    .I1(_1298_[1]),
    .O(_0316_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3433_ (
    .I0(_1337_[0]),
    .I1(_1306_[1]),
    .O(_0315_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3434_ (
    .I0(_1312_[0]),
    .I1(_1332_[1]),
    .O(_0342_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3435_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(_1310_[1]),
    .O(_1312_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3436_ (
    .I0(_1312_[0]),
    .I1(_1325_[1]),
    .O(_0362_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3437_ (
    .I0(_1312_[0]),
    .I1(_1336_[1]),
    .O(_0344_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3438_ (
    .I0(_1312_[0]),
    .I1(_1333_[1]),
    .O(_0343_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3439_ (
    .I0(_1312_[0]),
    .I1(_1294_[1]),
    .O(_0361_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3440_ (
    .I0(_1335_[0]),
    .I1(_1339_[1]),
    .O(_0079_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3441_ (
    .I0(_1335_[0]),
    .I1(_1335_[1]),
    .O(_0080_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3442_ (
    .I0(_1312_[0]),
    .I1(_1307_[2]),
    .O(_0341_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3443_ (
    .I0(_1312_[0]),
    .I1(_1306_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0348_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3444_ (
    .I0(_1312_[0]),
    .I1(_1334_[1]),
    .O(_0349_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3445_ (
    .I0(_1312_[0]),
    .I1(_1338_[1]),
    .O(_0350_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3446_ (
    .I0(_1312_[0]),
    .I1(_1330_[1]),
    .O(_0351_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3447_ (
    .I0(_1312_[0]),
    .I1(_1328_[1]),
    .O(_0346_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3448_ (
    .I0(_1312_[0]),
    .I1(_1327_[1]),
    .O(_0345_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3449_ (
    .I0(_1312_[0]),
    .I1(_1329_[1]),
    .O(_0347_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3450_ (
    .I0(_1312_[0]),
    .I1(_1331_[1]),
    .O(_0353_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3451_ (
    .I0(_1312_[0]),
    .I1(_1305_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0354_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3452_ (
    .I0(_1321_[0]),
    .I1(_1305_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0439_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3453_ (
    .I0(_1320_[0]),
    .I1(\channels.ch_abcd_cnt_mem.banka ),
    .O(_1321_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3454_ (
    .I0(_1321_[0]),
    .I1(_1331_[1]),
    .O(_0438_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3455_ (
    .I0(_1321_[0]),
    .I1(_1330_[1]),
    .O(_0436_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3456_ (
    .I0(_1321_[0]),
    .I1(_1338_[1]),
    .O(_0435_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3457_ (
    .I0(_1321_[0]),
    .I1(_1334_[1]),
    .O(_0434_)
  );
  CC_LUT3 #(
    .INIT(8'h80)
  ) _3458_ (
    .I0(_1321_[0]),
    .I1(_1306_[1]),
    .I2(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0433_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3459_ (
    .I0(_1321_[0]),
    .I1(_1329_[1]),
    .O(_0432_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3460_ (
    .I0(_1321_[0]),
    .I1(_1328_[1]),
    .O(_0431_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3461_ (
    .I0(_1321_[0]),
    .I1(_1327_[1]),
    .O(_0430_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3462_ (
    .I0(_1321_[0]),
    .I1(_1336_[1]),
    .O(_0429_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3463_ (
    .I0(_1321_[0]),
    .I1(_1333_[1]),
    .O(_0428_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3464_ (
    .I0(_1321_[0]),
    .I1(_1332_[1]),
    .O(_0427_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3465_ (
    .I0(_1321_[0]),
    .I1(_1325_[1]),
    .O(_0447_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3466_ (
    .I0(_1321_[0]),
    .I1(_1294_[1]),
    .O(_0446_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3467_ (
    .I0(_1321_[0]),
    .I1(_1322_[1]),
    .O(_0445_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3468_ (
    .I0(_1321_[0]),
    .I1(_1323_[1]),
    .O(_0444_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3469_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1305_[1]),
    .I2(_1321_[0]),
    .O(_0443_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3470_ (
    .I0(_1321_[0]),
    .I1(_1312_[1]),
    .O(_0442_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3471_ (
    .I0(_1321_[0]),
    .I1(_1317_[1]),
    .O(_0441_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3472_ (
    .I0(_1321_[0]),
    .I1(_1315_[1]),
    .O(_0440_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3473_ (
    .I0(_1321_[0]),
    .I1(_1313_[1]),
    .O(_0437_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3474_ (
    .I0(_1321_[0]),
    .I1(_1307_[2]),
    .O(_0426_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3475_ (
    .I0(_1312_[0]),
    .I1(_1322_[1]),
    .O(_0360_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3476_ (
    .I0(_1312_[0]),
    .I1(_1323_[1]),
    .O(_0359_)
  );
  CC_LUT3 #(
    .INIT(8'h40)
  ) _3477_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .I1(_1305_[1]),
    .I2(_1312_[0]),
    .O(_0358_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3478_ (
    .I0(_1312_[0]),
    .I1(_1317_[1]),
    .O(_0356_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3479_ (
    .I0(_1312_[0]),
    .I1(_1315_[1]),
    .O(_0355_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3480_ (
    .I0(_1298_[0]),
    .I1(_1314_[1]),
    .O(_0331_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3481_ (
    .I0(_1296_[0]),
    .I1(\channels.ch_abcd_cnt_mem.banka ),
    .O(_1298_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3482_ (
    .I0(_1298_[0]),
    .I1(_1316_[1]),
    .O(_0332_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3483_ (
    .I0(_1312_[0]),
    .I1(_1313_[1]),
    .O(_0352_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3484_ (
    .I0(_1298_[0]),
    .I1(_1311_[1]),
    .O(_0333_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3485_ (
    .I0(_1298_[0]),
    .I1(_1305_[1]),
    .O(_0334_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3486_ (
    .I0(_1298_[0]),
    .I1(_1304_[1]),
    .O(_0335_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3487_ (
    .I0(_1298_[0]),
    .I1(_1303_[1]),
    .O(_0336_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3488_ (
    .I0(_1298_[0]),
    .I1(_1293_[1]),
    .O(_0337_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3489_ (
    .I0(_1303_[0]),
    .I1(_1306_[1]),
    .O(_0450_)
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3490_ (
    .I0(\channels.ch_abcd_cnt_mem.banka ),
    .I1(_1302_[1]),
    .O(_1303_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3491_ (
    .I0(_1303_[0]),
    .I1(_1298_[1]),
    .O(_0451_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3492_ (
    .I0(_1303_[0]),
    .I1(_1314_[1]),
    .O(_0452_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3493_ (
    .I0(_1303_[0]),
    .I1(_1316_[1]),
    .O(_0453_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3494_ (
    .I0(_1303_[0]),
    .I1(_1311_[1]),
    .O(_0454_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3495_ (
    .I0(_1303_[0]),
    .I1(_1305_[1]),
    .O(_0455_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3496_ (
    .I0(_1303_[0]),
    .I1(_1304_[1]),
    .O(_0456_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3497_ (
    .I0(_1303_[0]),
    .I1(_1303_[1]),
    .O(_0457_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3498_ (
    .I0(_1303_[0]),
    .I1(_1293_[1]),
    .O(_0458_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3499_ (
    .I0(_1312_[0]),
    .I1(_1312_[1]),
    .O(_0357_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3500_ (
    .I0(_1298_[0]),
    .I1(_1306_[1]),
    .O(_0329_)
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3501_ (
    .I0(_1298_[0]),
    .I1(_1298_[1]),
    .O(_0330_)
  );
  CC_LUT3 #(
    .INIT(8'he8)
  ) _3502_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [2]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [12]),
    .O(_1010_[2])
  );
  CC_LUT3 #(
    .INIT(8'he8)
  ) _3503_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [3]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [13]),
    .O(_1010_[3])
  );
  CC_LUT3 #(
    .INIT(8'he8)
  ) _3504_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [4]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [14]),
    .O(_1010_[4])
  );
  CC_LUT3 #(
    .INIT(8'he8)
  ) _3505_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [5]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [15]),
    .O(_1010_[5])
  );
  CC_LUT3 #(
    .INIT(8'he8)
  ) _3506_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [6]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [16]),
    .O(_1010_[6])
  );
  CC_LUT3 #(
    .INIT(8'he8)
  ) _3507_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [7]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [17]),
    .O(_1010_[7])
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _3508_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [2]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [12]),
    .O(_1011_[2])
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _3509_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [3]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [13]),
    .O(_1011_[3])
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _3510_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [4]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [14]),
    .O(_1011_[4])
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _3511_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [5]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [15]),
    .O(_1011_[5])
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _3512_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [6]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [16]),
    .O(_1011_[6])
  );
  CC_LUT3 #(
    .INIT(8'h96)
  ) _3513_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [7]),
    .I1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .I2(\channels.control_operators.operator.envelope_generator.tl_p [17]),
    .O(_1011_[7])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3514_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [0]),
    .O(_1010_[0])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3515_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [1]),
    .O(_1010_[1])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3516_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [0]),
    .O(_1011_[0])
  );
  CC_LUT2 #(
    .INIT(4'h6)
  ) _3517_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .I1(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [1]),
    .O(_1011_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3518_ (
    .I0(\channels.signals [4]),
    .O(_0278_)
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3519_ (
    .I0(\channels.control_operators.fnum [6]),
    .O(_0308_)
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3520_ (
    .I0(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [0]),
    .O(_0810_[0])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3521_ (
    .I0(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [1]),
    .O(_0810_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3522_ (
    .I0(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .O(_0806_[12])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3523_ (
    .I0(_1292_),
    .O(_0309_)
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3524_ (
    .I0(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .O(\channels.control_operators.operator.envelope_generator.state_mem.next_state [0])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3525_ (
    .I0(\channels.control_operators.opl3_reg_wr [14]),
    .O(_0836_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3526_ (
    .I0(\channels.control_operators.state [0]),
    .O(_0860_[0])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3527_ (
    .I0(\channels.control_operators.next_state [3]),
    .O(_0860_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3528_ (
    .I0(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [5]),
    .O(_0810_[5])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3529_ (
    .I0(\channels.control_operators.opl3_reg_wr [15]),
    .O(_0850_[6])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3530_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .O(_0840_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3531_ (
    .I0(\host_if.afifo.lcl_rd_empty ),
    .O(_0277_)
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3532_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [2]),
    .O(_0850_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3533_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [3]),
    .O(_0844_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3534_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [8]),
    .O(_0823_[4])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3535_ (
    .I0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .O(_0827_[0])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3536_ (
    .I0(\channels.control_operators.op_num [1]),
    .O(_0827_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3537_ (
    .I0(\channels.control_operators.op_num [4]),
    .O(_0827_[4])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3538_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [0]),
    .O(_0814_[0])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3539_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [1]),
    .O(_0814_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3540_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [2]),
    .O(_0814_[2])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3541_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [3]),
    .O(_0814_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3542_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [4]),
    .O(_0814_[4])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3543_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [5]),
    .O(_0814_[5])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3544_ (
    .I0(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [7]),
    .O(_0814_[6])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3545_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [0]),
    .O(_0873_[0])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3546_ (
    .I0(\channels.control_operators.op_num [3]),
    .O(_0827_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3547_ (
    .I0(\channels.self [20]),
    .O(_0887_[0])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3548_ (
    .I0(\channels.self [21]),
    .O(_0887_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3549_ (
    .I0(\channels.self [22]),
    .O(_0887_[2])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3550_ (
    .I0(\channels.self [23]),
    .O(_0887_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3551_ (
    .I0(\channels.self [24]),
    .O(_0887_[4])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3552_ (
    .I0(\channels.self [25]),
    .O(_0887_[5])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3553_ (
    .I0(\channels.self [26]),
    .O(_0887_[6])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3554_ (
    .I0(\channels.self [27]),
    .O(_0887_[7])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3555_ (
    .I0(\channels.self [28]),
    .O(_0887_[8])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3556_ (
    .I0(\channels.self [29]),
    .O(_0887_[9])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3557_ (
    .I0(\channels.self [30]),
    .O(_0887_[10])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3558_ (
    .I0(\channels.self [31]),
    .O(_0887_[11])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3559_ (
    .I0(\channels.self [32]),
    .O(_0887_[12])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3560_ (
    .I0(\channels.self [33]),
    .O(_0887_[13])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3561_ (
    .I0(\channels.self [34]),
    .O(_0887_[14])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3562_ (
    .I0(\channels.self [0]),
    .O(_0883_[0])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3563_ (
    .I0(\channels.self [1]),
    .O(_0883_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3564_ (
    .I0(\channels.self [2]),
    .O(_0883_[2])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3565_ (
    .I0(\channels.self [3]),
    .O(_0883_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3566_ (
    .I0(\channels.self [4]),
    .O(_0883_[4])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3567_ (
    .I0(\channels.self [5]),
    .O(_0883_[5])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3568_ (
    .I0(\channels.self [6]),
    .O(_0883_[6])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3569_ (
    .I0(\channels.self [7]),
    .O(_0883_[7])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3570_ (
    .I0(\channels.self [8]),
    .O(_0883_[8])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3571_ (
    .I0(\channels.self [9]),
    .O(_0883_[9])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3572_ (
    .I0(\channels.self [10]),
    .O(_0883_[10])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3573_ (
    .I0(\channels.self [11]),
    .O(_0883_[11])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3574_ (
    .I0(\channels.self [12]),
    .O(_0883_[12])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3575_ (
    .I0(\channels.self [13]),
    .O(_0883_[13])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3576_ (
    .I0(\channels.self [14]),
    .O(_0883_[14])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3577_ (
    .I0(\channels.control_operators.opl3_reg_wr [13]),
    .O(_0848_[5])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3578_ (
    .I0(\channels.ch_abcd_cnt_mem.addra [1]),
    .O(_0844_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3579_ (
    .I0(\channels.control_operators.op_num [2]),
    .O(_0827_[2])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3580_ (
    .I0(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [4]),
    .O(_0810_[4])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3581_ (
    .I0(_0862_[5]),
    .O(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankb )
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3582_ (
    .I0(\channels.self [19]),
    .O(_0883_[19])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3583_ (
    .I0(\channels.self [39]),
    .O(_0887_[19])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3584_ (
    .I0(\channels.control_operators.next_state [1]),
    .O(_0860_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3585_ (
    .I0(\channels.control_operators.next_state [2]),
    .O(_0860_[2])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3586_ (
    .I0(\channels.control_operators.next_state [4]),
    .O(_0860_[4])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3587_ (
    .I0(\channels.control_operators.next_state [5]),
    .O(_0860_[5])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3588_ (
    .I0(\channels.self [35]),
    .O(_0887_[15])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3589_ (
    .I0(\channels.self [36]),
    .O(_0887_[16])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3590_ (
    .I0(\channels.self [37]),
    .O(_0887_[17])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3591_ (
    .I0(\channels.self [38]),
    .O(_0887_[18])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3592_ (
    .I0(\channels.self [15]),
    .O(_0883_[15])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3593_ (
    .I0(\channels.self [16]),
    .O(_0883_[16])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3594_ (
    .I0(\channels.self [17]),
    .O(_0883_[17])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3595_ (
    .I0(\channels.self [18]),
    .O(_0883_[18])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3596_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [4]),
    .O(_0823_[0])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3597_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [5]),
    .O(_0823_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3598_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [6]),
    .O(_0823_[2])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3599_ (
    .I0(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [7]),
    .O(_0823_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3600_ (
    .I0(_0818_[2]),
    .O(_0819_[2])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3601_ (
    .I0(_0818_[3]),
    .O(_0819_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3602_ (
    .I0(_0818_[4]),
    .O(_0819_[4])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3603_ (
    .I0(_0818_[5]),
    .O(_0819_[5])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3604_ (
    .I0(_0818_[6]),
    .O(_0819_[6])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3605_ (
    .I0(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [2]),
    .O(_0810_[2])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3606_ (
    .I0(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [3]),
    .O(_0810_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3607_ (
    .I0(_1290_),
    .O(_1012_[0])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3608_ (
    .I0(_1289_),
    .O(_1012_[1])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3609_ (
    .I0(_1286_),
    .O(_1012_[2])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3610_ (
    .I0(_1285_),
    .O(_1012_[3])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3611_ (
    .I0(_1283_),
    .O(_1012_[4])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3612_ (
    .I0(_1791_),
    .O(_1012_[5])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3613_ (
    .I0(_1288_),
    .O(_1012_[6])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3614_ (
    .I0(_1287_),
    .O(_1012_[7])
  );
  CC_LUT1 #(
    .INIT(2'h1)
  ) _3615_ (
    .I0(_1282_),
    .O(_1012_[8])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3616_ (
    .I0(_1248_[0]),
    .I1(_1213_[0]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .I3(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .O(_1249_[1])
  );
  CC_LUT3 #(
    .INIT(8'ha3)
  ) _3617_ (
    .I0(_1206_[1]),
    .I1(_1249_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .O(_1250_[1])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _3618_ (
    .I0(_1250_[0]),
    .I1(_1250_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .O(_1251_[1])
  );
  CC_LUT4 #(
    .INIT(16'h0a03)
  ) _3619_ (
    .I0(_1217_[0]),
    .I1(_1251_[1]),
    .I2(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [12]),
    .I3(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11]),
    .O(_1258_[0])
  );
  CC_LUT4 #(
    .INIT(16'hacff)
  ) _3620_ (
    .I0(\channels.connection_sel [0]),
    .I1(\channels.connection_sel [3]),
    .I2(_0862_[5]),
    .I3(_1263_[1]),
    .O(_1268_[2])
  );
  CC_LUT4 #(
    .INIT(16'hb0ff)
  ) _3621_ (
    .I0(_1268_[0]),
    .I1(_1268_[1]),
    .I2(_1268_[2]),
    .I3(_1268_[3]),
    .O(_1276_[3])
  );
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _3622_ (
    .I0(_1266_[0]),
    .I1(_1266_[1]),
    .I2(_1266_[2]),
    .I3(_1266_[3]),
    .O(_1276_[2])
  );
  CC_LUT4 #(
    .INIT(16'h8fff)
  ) _3623_ (
    .I0(_1276_[0]),
    .I1(_1276_[1]),
    .I2(_1276_[2]),
    .I3(_1276_[3]),
    .O(_0276_)
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _3624_ (
    .I0(_1247_[0]),
    .I1(_1247_[1]),
    .I2(_1247_[2]),
    .O(_1284_[3])
  );
  CC_LUT4 #(
    .INIT(16'h3037)
  ) _3625_ (
    .I0(_1247_[2]),
    .I1(_1262_[1]),
    .I2(_0806_[6]),
    .I3(_1284_[3]),
    .O(_1621_[1])
  );
  CC_LUT3 #(
    .INIT(8'hac)
  ) _3626_ (
    .I0(_1247_[0]),
    .I1(_1247_[1]),
    .I2(_1247_[2]),
    .O(_1262_[3])
  );
  CC_LUT4 #(
    .INIT(16'h3037)
  ) _3627_ (
    .I0(_1247_[2]),
    .I1(_1262_[1]),
    .I2(_0806_[7]),
    .I3(_1262_[3]),
    .O(_1614_[1])
  );
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3628_ (
    .I0(_1239_[0]),
    .I1(_0967_[13]),
    .I2(_1239_[2]),
    .O(_1241_[1])
  );
  CC_LUT3 #(
    .INIT(8'hc5)
  ) _3629_ (
    .I0(_1241_[0]),
    .I1(_1241_[1]),
    .I2(_1241_[2]),
    .O(_1047_[14])
  );
  CC_LUT4 #(
    .INIT(16'hca00)
  ) _3630_ (
    .I0(_1280_[0]),
    .I1(_1280_[1]),
    .I2(_1273_[1]),
    .I3(_1264_[0]),
    .O(_1281_[1])
  );
  CC_LUT4 #(
    .INIT(16'h00bf)
  ) _3631_ (
    .I0(\channels.control_operators.op_type [0]),
    .I1(_1278_[1]),
    .I2(\channels.control_operators.op_type [2]),
    .I3(_1278_[3]),
    .O(_1281_[3])
  );
  CC_LUT4 #(
    .INIT(16'h0700)
  ) _3632_ (
    .I0(\channels.control_operators.op_type [0]),
    .I1(_1281_[1]),
    .I2(_1281_[2]),
    .I3(_1281_[3]),
    .O(_1397_[1])
  );
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _3633_ (
    .I0(\host_if.afifo.rd_wgray [4]),
    .I1(\host_if.afifo.rgray [4]),
    .I2(\host_if.afifo.rd_wgray [5]),
    .I3(\host_if.afifo.rgray [5]),
    .O(_1237_[2])
  );
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _3634_ (
    .I0(\host_if.afifo.rd_wgray [0]),
    .I1(\host_if.afifo.rgray [0]),
    .I2(_1237_[2]),
    .I3(_1237_[3]),
    .O(_1291_[0])
  );
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _3635_ (
    .I0(\host_if.afifo.rd_wgray [2]),
    .I1(\host_if.afifo.rgray [2]),
    .I2(\host_if.afifo.rd_wgray [3]),
    .I3(\host_if.afifo.rgray [3]),
    .O(_1291_[1])
  );
  CC_LUT2 #(
    .INIT(4'h8)
  ) _3636_ (
    .I0(_1291_[0]),
    .I1(_1291_[1]),
    .O(\host_if.afifo.lcl_rd_empty )
  );
  CC_LUT4 #(
    .INIT(16'h3500)
  ) _3637_ (
    .I0(_1227_[0]),
    .I1(_1227_[1]),
    .I2(\channels.control_operators.op_num_p [5]),
    .I3(_1227_[3]),
    .O(_1229_[1])
  );
  CC_LUT3 #(
    .INIT(8'h07)
  ) _3638_ (
    .I0(\channels.control_operators.op_num_p [6]),
    .I1(_1229_[1]),
    .I2(_1229_[2]),
    .O(_1234_[1])
  );
  CC_LUT4 #(
    .INIT(16'hd0cc)
  ) _3639_ (
    .I0(_1234_[0]),
    .I1(_1234_[1]),
    .I2(_1234_[2]),
    .I3(_1234_[3]),
    .O(_1236_[1])
  );
  CC_LUT2 #(
    .INIT(4'h4)
  ) _3640_ (
    .I0(_1236_[0]),
    .I1(_1236_[1]),
    .O(_1394_[0])
  );
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _3641_ (
    .I0(_1226_[0]),
    .I1(\channels.control_operators.op_num [1]),
    .I2(_1226_[2]),
    .I3(\channels.control_operators.op_num [4]),
    .O(_1246_[3])
  );
  CC_LUT4 #(
    .INIT(16'h9009)
  ) _3642_ (
    .I0(_1245_[0]),
    .I1(\channels.control_operators.op_num [2]),
    .I2(_1245_[2]),
    .I3(\channels.control_operators.op_num [3]),
    .O(_1246_[2])
  );
  CC_LUT4 #(
    .INIT(16'h9000)
  ) _3643_ (
    .I0(_1246_[0]),
    .I1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .I2(_1246_[2]),
    .I3(_1246_[3]),
    .O(_1335_[0])
  );
  CC_ADDF _3644_ (
    .A(1'h0),
    .B(_0806_[0]),
    .CI(1'h1),
    .CO(_0807_[1]),
    .S(_0809_[0])
  );
  CC_ADDF _3645_ (
    .A(1'h0),
    .B(_0806_[10]),
    .CI(_0807_[10]),
    .CO(_0807_[11]),
    .S(_0809_[10])
  );
  CC_ADDF _3646_ (
    .A(1'h0),
    .B(_0806_[11]),
    .CI(_0807_[11]),
    .CO(_0807_[12]),
    .S(_0809_[11])
  );
  CC_ADDF _3647_ (
    .A(1'h0),
    .B(_0806_[12]),
    .CI(_0807_[12]),
    .CO(_0808_[12]),
    .S(_0809_[12])
  );
  CC_ADDF _3648_ (
    .A(1'h0),
    .B(_0806_[1]),
    .CI(_0807_[1]),
    .CO(_0807_[2]),
    .S(_0809_[1])
  );
  CC_ADDF _3649_ (
    .A(1'h0),
    .B(_0806_[2]),
    .CI(_0807_[2]),
    .CO(_0807_[3]),
    .S(_0809_[2])
  );
  CC_ADDF _3650_ (
    .A(1'h0),
    .B(_0806_[3]),
    .CI(_0807_[3]),
    .CO(_0807_[4]),
    .S(_0809_[3])
  );
  CC_ADDF _3651_ (
    .A(1'h0),
    .B(_0806_[4]),
    .CI(_0807_[4]),
    .CO(_0807_[5]),
    .S(_0809_[4])
  );
  CC_ADDF _3652_ (
    .A(1'h0),
    .B(_0806_[5]),
    .CI(_0807_[5]),
    .CO(_0807_[6]),
    .S(_0809_[5])
  );
  CC_ADDF _3653_ (
    .A(1'h0),
    .B(_0806_[6]),
    .CI(_0807_[6]),
    .CO(_0807_[7]),
    .S(_0809_[6])
  );
  CC_ADDF _3654_ (
    .A(1'h0),
    .B(_0806_[7]),
    .CI(_0807_[7]),
    .CO(_0807_[8]),
    .S(_0809_[7])
  );
  CC_ADDF _3655_ (
    .A(1'h0),
    .B(_0806_[8]),
    .CI(_0807_[8]),
    .CO(_0807_[9]),
    .S(_0809_[8])
  );
  CC_ADDF _3656_ (
    .A(1'h0),
    .B(_0806_[9]),
    .CI(_0807_[9]),
    .CO(_0807_[10]),
    .S(_0809_[9])
  );
  CC_ADDF _3657_ (
    .A(1'h0),
    .B(_0810_[0]),
    .CI(1'h1),
    .CO(_0811_[1]),
    .S(_0813_[0])
  );
  CC_ADDF _3658_ (
    .A(1'h1),
    .B(_0810_[1]),
    .CI(_0811_[1]),
    .CO(_0811_[2]),
    .S(_0813_[1])
  );
  CC_ADDF _3659_ (
    .A(1'h0),
    .B(_0810_[2]),
    .CI(_0811_[2]),
    .CO(_0811_[3]),
    .S(_0813_[2])
  );
  CC_ADDF _3660_ (
    .A(1'h1),
    .B(_0810_[3]),
    .CI(_0811_[3]),
    .CO(_0811_[4]),
    .S(_0813_[3])
  );
  CC_ADDF _3661_ (
    .A(1'h1),
    .B(_0810_[4]),
    .CI(_0811_[4]),
    .CO(_0811_[5]),
    .S(_0813_[4])
  );
  CC_ADDF _3662_ (
    .A(1'h0),
    .B(_0810_[5]),
    .CI(_0811_[5]),
    .CO(_0812_[5]),
    .S(_0813_[5])
  );
  CC_ADDF _3663_ (
    .A(1'h0),
    .B(_0814_[0]),
    .CI(1'h1),
    .CO(_0815_[1]),
    .S(_0817_[0])
  );
  CC_ADDF _3664_ (
    .A(1'h0),
    .B(_0814_[1]),
    .CI(_0815_[1]),
    .CO(_0815_[2]),
    .S(_0817_[1])
  );
  CC_ADDF _3665_ (
    .A(1'h0),
    .B(_0814_[2]),
    .CI(_0815_[2]),
    .CO(_0815_[3]),
    .S(_0817_[2])
  );
  CC_ADDF _3666_ (
    .A(1'h0),
    .B(_0814_[3]),
    .CI(_0815_[3]),
    .CO(_0815_[4]),
    .S(_0817_[3])
  );
  CC_ADDF _3667_ (
    .A(1'h0),
    .B(_0814_[4]),
    .CI(_0815_[4]),
    .CO(_0815_[5]),
    .S(_0817_[4])
  );
  CC_ADDF _3668_ (
    .A(1'h0),
    .B(_0814_[5]),
    .CI(_0815_[5]),
    .CO(_0815_[6]),
    .S(_0817_[5])
  );
  CC_ADDF _3669_ (
    .A(1'h0),
    .B(_0814_[6]),
    .CI(_0815_[6]),
    .CO(_0816_[6]),
    .S(_0817_[6])
  );
  CC_ADDF _3670_ (
    .A(1'h0),
    .B(_0819_[0]),
    .CI(1'h1),
    .CO(_0820_[1]),
    .S(_0822_[0])
  );
  CC_ADDF _3671_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[10]),
    .CO(_0820_[11]),
    .S(_0822_[10])
  );
  CC_ADDF _3672_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[11]),
    .CO(_0820_[12]),
    .S(_0822_[11])
  );
  CC_ADDF _3673_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[12]),
    .CO(_0820_[13]),
    .S(_0822_[12])
  );
  CC_ADDF _3674_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[13]),
    .CO(_0820_[14]),
    .S(_0822_[13])
  );
  CC_ADDF _3675_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[14]),
    .CO(_0820_[15]),
    .S(_0822_[14])
  );
  CC_ADDF _3676_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[15]),
    .CO(_0820_[16]),
    .S(_0822_[15])
  );
  CC_ADDF _3677_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[16]),
    .CO(_0820_[17]),
    .S(_0822_[16])
  );
  CC_ADDF _3678_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[17]),
    .CO(_0820_[18]),
    .S(_0822_[17])
  );
  CC_ADDF _3679_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[18]),
    .CO(_0820_[19]),
    .S(_0822_[18])
  );
  CC_ADDF _3680_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[19]),
    .CO(_0820_[20]),
    .S(_0822_[19])
  );
  CC_ADDF _3681_ (
    .A(1'h0),
    .B(_0819_[1]),
    .CI(_0820_[1]),
    .CO(_0820_[2]),
    .S(_0822_[1])
  );
  CC_ADDF _3682_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[20]),
    .CO(_0820_[21]),
    .S(_0822_[20])
  );
  CC_ADDF _3683_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[21]),
    .CO(_0820_[22]),
    .S(_0822_[21])
  );
  CC_ADDF _3684_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[22]),
    .CO(_0820_[23]),
    .S(_0822_[22])
  );
  CC_ADDF _3685_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[23]),
    .CO(_0820_[24]),
    .S(_0822_[23])
  );
  CC_ADDF _3686_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[24]),
    .CO(_0820_[25]),
    .S(_0822_[24])
  );
  CC_ADDF _3687_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[25]),
    .CO(_0820_[26]),
    .S(_0822_[25])
  );
  CC_ADDF _3688_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[26]),
    .CO(_0820_[27]),
    .S(_0822_[26])
  );
  CC_ADDF _3689_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[27]),
    .CO(_0820_[28]),
    .S(_0822_[27])
  );
  CC_ADDF _3690_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[28]),
    .CO(_0820_[29]),
    .S(_0822_[28])
  );
  CC_ADDF _3691_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[29]),
    .CO(_0820_[30]),
    .S(_0822_[29])
  );
  CC_ADDF _3692_ (
    .A(1'h1),
    .B(_0819_[2]),
    .CI(_0820_[2]),
    .CO(_0820_[3]),
    .S(_0822_[2])
  );
  CC_ADDF _3693_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[30]),
    .CO(_0820_[31]),
    .S(_0822_[30])
  );
  CC_ADDF _3694_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[31]),
    .CO(_0821_[31]),
    .S(_0822_[31])
  );
  CC_ADDF _3695_ (
    .A(1'h1),
    .B(_0819_[3]),
    .CI(_0820_[3]),
    .CO(_0820_[4]),
    .S(_0822_[3])
  );
  CC_ADDF _3696_ (
    .A(1'h1),
    .B(_0819_[4]),
    .CI(_0820_[4]),
    .CO(_0820_[5]),
    .S(_0822_[4])
  );
  CC_ADDF _3697_ (
    .A(1'h1),
    .B(_0819_[5]),
    .CI(_0820_[5]),
    .CO(_0820_[6]),
    .S(_0822_[5])
  );
  CC_ADDF _3698_ (
    .A(1'h0),
    .B(_0819_[6]),
    .CI(_0820_[6]),
    .CO(_0820_[7]),
    .S(_0822_[6])
  );
  CC_ADDF _3699_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[7]),
    .CO(_0820_[8]),
    .S(_0822_[7])
  );
  CC_ADDF _3700_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[8]),
    .CO(_0820_[9]),
    .S(_0822_[8])
  );
  CC_ADDF _3701_ (
    .A(1'h0),
    .B(1'h1),
    .CI(_0820_[9]),
    .CO(_0820_[10]),
    .S(_0822_[9])
  );
  CC_ADDF _3702_ (
    .A(\channels.control_operators.operator.envelope_generator.sl [0]),
    .B(_0823_[0]),
    .CI(1'h1),
    .CO(_0824_[1]),
    .S(_0826_[0])
  );
  CC_ADDF _3703_ (
    .A(\channels.control_operators.operator.envelope_generator.sl [1]),
    .B(_0823_[1]),
    .CI(_0824_[1]),
    .CO(_0824_[2]),
    .S(_0826_[1])
  );
  CC_ADDF _3704_ (
    .A(\channels.control_operators.operator.envelope_generator.sl [2]),
    .B(_0823_[2]),
    .CI(_0824_[2]),
    .CO(_0824_[3]),
    .S(_0826_[2])
  );
  CC_ADDF _3705_ (
    .A(\channels.control_operators.operator.envelope_generator.sl [3]),
    .B(_0823_[3]),
    .CI(_0824_[3]),
    .CO(_0824_[4]),
    .S(_0826_[3])
  );
  CC_ADDF _3706_ (
    .A(1'h0),
    .B(_0823_[4]),
    .CI(_0824_[4]),
    .CO(_0825_[4]),
    .S(_0826_[4])
  );
  CC_ADDF _3707_ (
    .A(1'h0),
    .B(_0827_[0]),
    .CI(1'h1),
    .CO(_0828_[1]),
    .S(_0830_[0])
  );
  CC_ADDF _3708_ (
    .A(1'h0),
    .B(_0827_[1]),
    .CI(_0828_[1]),
    .CO(_0828_[2]),
    .S(_0830_[1])
  );
  CC_ADDF _3709_ (
    .A(1'h1),
    .B(_0827_[2]),
    .CI(_0828_[2]),
    .CO(_0828_[3]),
    .S(_0830_[2])
  );
  CC_ADDF _3710_ (
    .A(1'h1),
    .B(_0827_[3]),
    .CI(_0828_[3]),
    .CO(_0828_[4]),
    .S(_0830_[3])
  );
  CC_ADDF _3711_ (
    .A(1'h0),
    .B(_0827_[4]),
    .CI(_0828_[4]),
    .CO(_0829_[4]),
    .S(_0830_[4])
  );
  CC_ADDF _3712_ (
    .A(1'h0),
    .B(_0827_[0]),
    .CI(1'h1),
    .CO(_0831_[1]),
    .S(_0833_[0])
  );
  CC_ADDF _3713_ (
    .A(1'h1),
    .B(_0827_[1]),
    .CI(_0831_[1]),
    .CO(_0831_[2]),
    .S(_0833_[1])
  );
  CC_ADDF _3714_ (
    .A(1'h1),
    .B(_0827_[2]),
    .CI(_0831_[2]),
    .CO(_0831_[3]),
    .S(_0833_[2])
  );
  CC_ADDF _3715_ (
    .A(1'h0),
    .B(_0827_[3]),
    .CI(_0831_[3]),
    .CO(_0831_[4]),
    .S(_0833_[3])
  );
  CC_ADDF _3716_ (
    .A(1'h0),
    .B(_0827_[4]),
    .CI(_0831_[4]),
    .CO(_0832_[4]),
    .S(_0833_[4])
  );
  CC_ADDF _3717_ (
    .A(\channels.ch_abcd_cnt_mem.addra [3]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_0834_[1]),
    .S(_0837_[0])
  );
  CC_ADDF _3718_ (
    .A(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .B(1'h0),
    .CI(_0834_[1]),
    .CO(_0834_[2]),
    .S(_0837_[1])
  );
  CC_ADDF _3719_ (
    .A(\channels.control_operators.opl3_reg_wr [13]),
    .B(1'h0),
    .CI(_0834_[2]),
    .CO(_0834_[3]),
    .S(_0837_[2])
  );
  CC_ADDF _3720_ (
    .A(\channels.control_operators.opl3_reg_wr [14]),
    .B(1'h1),
    .CI(_0834_[3]),
    .CO(_0834_[4]),
    .S(_0837_[3])
  );
  CC_ADDF _3721_ (
    .A(\channels.control_operators.opl3_reg_wr [15]),
    .B(1'h0),
    .CI(_0834_[4]),
    .CO(_0835_[4]),
    .S(_0837_[4])
  );
  CC_ADDF _3722_ (
    .A(\channels.ch_abcd_cnt_mem.addra [3]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_0838_[1]),
    .S(_0841_[0])
  );
  CC_ADDF _3723_ (
    .A(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .B(1'h1),
    .CI(_0838_[1]),
    .CO(_0838_[2]),
    .S(_0841_[1])
  );
  CC_ADDF _3724_ (
    .A(\channels.control_operators.opl3_reg_wr [13]),
    .B(1'h0),
    .CI(_0838_[2]),
    .CO(_0838_[3]),
    .S(_0841_[2])
  );
  CC_ADDF _3725_ (
    .A(\channels.control_operators.opl3_reg_wr [14]),
    .B(1'h1),
    .CI(_0838_[3]),
    .CO(_0838_[4]),
    .S(_0841_[3])
  );
  CC_ADDF _3726_ (
    .A(\channels.control_operators.opl3_reg_wr [15]),
    .B(1'h0),
    .CI(_0838_[4]),
    .CO(_0839_[4]),
    .S(_0841_[4])
  );
  CC_ADDF _3727_ (
    .A(\channels.ch_abcd_cnt_mem.addra [0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_0842_[1]),
    .S(_0845_[0])
  );
  CC_ADDF _3728_ (
    .A(\channels.ch_abcd_cnt_mem.addra [1]),
    .B(1'h1),
    .CI(_0842_[1]),
    .CO(_0842_[2]),
    .S(_0845_[1])
  );
  CC_ADDF _3729_ (
    .A(\channels.ch_abcd_cnt_mem.addra [2]),
    .B(1'h0),
    .CI(_0842_[2]),
    .CO(_0842_[3]),
    .S(_0845_[2])
  );
  CC_ADDF _3730_ (
    .A(\channels.ch_abcd_cnt_mem.addra [3]),
    .B(1'h1),
    .CI(_0842_[3]),
    .CO(_0842_[4]),
    .S(_0845_[3])
  );
  CC_ADDF _3731_ (
    .A(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .B(1'h0),
    .CI(_0842_[4]),
    .CO(_0842_[5]),
    .S(_0845_[4])
  );
  CC_ADDF _3732_ (
    .A(\channels.control_operators.opl3_reg_wr [13]),
    .B(1'h0),
    .CI(_0842_[5]),
    .CO(_0842_[6]),
    .S(_0845_[5])
  );
  CC_ADDF _3733_ (
    .A(\channels.control_operators.opl3_reg_wr [14]),
    .B(1'h0),
    .CI(_0842_[6]),
    .CO(_0842_[7]),
    .S(_0845_[6])
  );
  CC_ADDF _3734_ (
    .A(\channels.control_operators.opl3_reg_wr [15]),
    .B(1'h0),
    .CI(_0842_[7]),
    .CO(_0843_[7]),
    .S(_0845_[7])
  );
  CC_ADDF _3735_ (
    .A(\channels.ch_abcd_cnt_mem.addra [0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_0846_[1]),
    .S(_0849_[0])
  );
  CC_ADDF _3736_ (
    .A(\channels.ch_abcd_cnt_mem.addra [1]),
    .B(1'h1),
    .CI(_0846_[1]),
    .CO(_0846_[2]),
    .S(_0849_[1])
  );
  CC_ADDF _3737_ (
    .A(\channels.ch_abcd_cnt_mem.addra [2]),
    .B(1'h0),
    .CI(_0846_[2]),
    .CO(_0846_[3]),
    .S(_0849_[2])
  );
  CC_ADDF _3738_ (
    .A(\channels.ch_abcd_cnt_mem.addra [3]),
    .B(1'h1),
    .CI(_0846_[3]),
    .CO(_0846_[4]),
    .S(_0849_[3])
  );
  CC_ADDF _3739_ (
    .A(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .B(1'h0),
    .CI(_0846_[4]),
    .CO(_0846_[5]),
    .S(_0849_[4])
  );
  CC_ADDF _3740_ (
    .A(\channels.control_operators.opl3_reg_wr [13]),
    .B(1'h1),
    .CI(_0846_[5]),
    .CO(_0846_[6]),
    .S(_0849_[5])
  );
  CC_ADDF _3741_ (
    .A(\channels.control_operators.opl3_reg_wr [14]),
    .B(1'h1),
    .CI(_0846_[6]),
    .CO(_0846_[7]),
    .S(_0849_[6])
  );
  CC_ADDF _3742_ (
    .A(\channels.control_operators.opl3_reg_wr [15]),
    .B(1'h0),
    .CI(_0846_[7]),
    .CO(_0847_[7]),
    .S(_0849_[7])
  );
  CC_ADDF _3743_ (
    .A(1'h0),
    .B(_0844_[1]),
    .CI(1'h1),
    .CO(_0851_[1]),
    .S(_0853_[0])
  );
  CC_ADDF _3744_ (
    .A(1'h1),
    .B(_0850_[1]),
    .CI(_0851_[1]),
    .CO(_0851_[2]),
    .S(_0853_[1])
  );
  CC_ADDF _3745_ (
    .A(1'h0),
    .B(_0844_[3]),
    .CI(_0851_[2]),
    .CO(_0851_[3]),
    .S(_0853_[2])
  );
  CC_ADDF _3746_ (
    .A(1'h1),
    .B(_0840_[1]),
    .CI(_0851_[3]),
    .CO(_0851_[4]),
    .S(_0853_[3])
  );
  CC_ADDF _3747_ (
    .A(1'h1),
    .B(_0848_[5]),
    .CI(_0851_[4]),
    .CO(_0851_[5]),
    .S(_0853_[4])
  );
  CC_ADDF _3748_ (
    .A(1'h1),
    .B(_0836_[3]),
    .CI(_0851_[5]),
    .CO(_0851_[6]),
    .S(_0853_[5])
  );
  CC_ADDF _3749_ (
    .A(1'h0),
    .B(_0850_[6]),
    .CI(_0851_[6]),
    .CO(_0852_[6]),
    .S(_0853_[6])
  );
  CC_ADDF _3750_ (
    .A(1'h0),
    .B(_0844_[1]),
    .CI(1'h1),
    .CO(_0854_[1]),
    .S(_0856_[0])
  );
  CC_ADDF _3751_ (
    .A(1'h1),
    .B(_0850_[1]),
    .CI(_0854_[1]),
    .CO(_0854_[2]),
    .S(_0856_[1])
  );
  CC_ADDF _3752_ (
    .A(1'h0),
    .B(_0844_[3]),
    .CI(_0854_[2]),
    .CO(_0854_[3]),
    .S(_0856_[2])
  );
  CC_ADDF _3753_ (
    .A(1'h1),
    .B(_0840_[1]),
    .CI(_0854_[3]),
    .CO(_0854_[4]),
    .S(_0856_[3])
  );
  CC_ADDF _3754_ (
    .A(1'h0),
    .B(_0848_[5]),
    .CI(_0854_[4]),
    .CO(_0854_[5]),
    .S(_0856_[4])
  );
  CC_ADDF _3755_ (
    .A(1'h1),
    .B(_0836_[3]),
    .CI(_0854_[5]),
    .CO(_0854_[6]),
    .S(_0856_[5])
  );
  CC_ADDF _3756_ (
    .A(1'h0),
    .B(_0850_[6]),
    .CI(_0854_[6]),
    .CO(_0855_[6]),
    .S(_0856_[6])
  );
  CC_ADDF _3757_ (
    .A(1'h0),
    .B(_0844_[1]),
    .CI(1'h1),
    .CO(_0857_[1]),
    .S(_0859_[0])
  );
  CC_ADDF _3758_ (
    .A(1'h1),
    .B(_0850_[1]),
    .CI(_0857_[1]),
    .CO(_0857_[2]),
    .S(_0859_[1])
  );
  CC_ADDF _3759_ (
    .A(1'h0),
    .B(_0844_[3]),
    .CI(_0857_[2]),
    .CO(_0857_[3]),
    .S(_0859_[2])
  );
  CC_ADDF _3760_ (
    .A(1'h1),
    .B(_0840_[1]),
    .CI(_0857_[3]),
    .CO(_0857_[4]),
    .S(_0859_[3])
  );
  CC_ADDF _3761_ (
    .A(1'h1),
    .B(_0848_[5]),
    .CI(_0857_[4]),
    .CO(_0857_[5]),
    .S(_0859_[4])
  );
  CC_ADDF _3762_ (
    .A(1'h0),
    .B(_0836_[3]),
    .CI(_0857_[5]),
    .CO(_0857_[6]),
    .S(_0859_[5])
  );
  CC_ADDF _3763_ (
    .A(1'h0),
    .B(_0850_[6]),
    .CI(_0857_[6]),
    .CO(_0858_[6]),
    .S(_0859_[6])
  );
  CC_ADDF _3764_ (
    .A(1'h0),
    .B(_0860_[0]),
    .CI(1'h1),
    .CO(_0861_[1]),
    .S(_0863_[0])
  );
  CC_ADDF _3765_ (
    .A(1'h1),
    .B(_0860_[1]),
    .CI(_0861_[1]),
    .CO(_0861_[2]),
    .S(_0863_[1])
  );
  CC_ADDF _3766_ (
    .A(1'h0),
    .B(_0860_[2]),
    .CI(_0861_[2]),
    .CO(_0861_[3]),
    .S(_0863_[2])
  );
  CC_ADDF _3767_ (
    .A(1'h0),
    .B(_0860_[3]),
    .CI(_0861_[3]),
    .CO(_0861_[4]),
    .S(_0863_[3])
  );
  CC_ADDF _3768_ (
    .A(1'h1),
    .B(_0860_[4]),
    .CI(_0861_[4]),
    .CO(_0861_[5]),
    .S(_0863_[4])
  );
  CC_ADDF _3769_ (
    .A(1'h0),
    .B(_0860_[5]),
    .CI(_0861_[5]),
    .CO(_0862_[5]),
    .S(_0863_[5])
  );
  CC_ADDF _3770_ (
    .A(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_0864_[1]),
    .S(_0866_[0])
  );
  CC_ADDF _3771_ (
    .A(\channels.control_operators.opl3_reg_wr [13]),
    .B(1'h0),
    .CI(_0864_[1]),
    .CO(_0864_[2]),
    .S(_0866_[1])
  );
  CC_ADDF _3772_ (
    .A(\channels.control_operators.opl3_reg_wr [14]),
    .B(1'h1),
    .CI(_0864_[2]),
    .CO(_0864_[3]),
    .S(_0866_[2])
  );
  CC_ADDF _3773_ (
    .A(\channels.control_operators.opl3_reg_wr [15]),
    .B(1'h0),
    .CI(_0864_[3]),
    .CO(_0865_[3]),
    .S(_0866_[3])
  );
  CC_ADDF _3774_ (
    .A(\channels.control_operators.opl3_reg_wr [13]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_0867_[1]),
    .S(_0869_[0])
  );
  CC_ADDF _3775_ (
    .A(\channels.control_operators.opl3_reg_wr [14]),
    .B(1'h1),
    .CI(_0867_[1]),
    .CO(_0867_[2]),
    .S(_0869_[1])
  );
  CC_ADDF _3776_ (
    .A(\channels.control_operators.opl3_reg_wr [15]),
    .B(1'h0),
    .CI(_0867_[2]),
    .CO(_0868_[2]),
    .S(_0869_[2])
  );
  CC_ADDF _3777_ (
    .A(\channels.control_operators.opl3_reg_wr [13]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_0870_[1]),
    .S(_0872_[0])
  );
  CC_ADDF _3778_ (
    .A(\channels.control_operators.opl3_reg_wr [14]),
    .B(1'h0),
    .CI(_0870_[1]),
    .CO(_0870_[2]),
    .S(_0872_[1])
  );
  CC_ADDF _3779_ (
    .A(\channels.control_operators.opl3_reg_wr [15]),
    .B(1'h0),
    .CI(_0870_[2]),
    .CO(_0871_[2]),
    .S(_0872_[2])
  );
  CC_ADDF _3780_ (
    .A(1'h0),
    .B(_0873_[0]),
    .CI(1'h1),
    .CO(_0874_[1]),
    .S(_0876_[0])
  );
  CC_ADDF _3781_ (
    .A(1'h0),
    .B(_0844_[1]),
    .CI(_0874_[1]),
    .CO(_0874_[2]),
    .S(_0876_[1])
  );
  CC_ADDF _3782_ (
    .A(1'h0),
    .B(_0850_[1]),
    .CI(_0874_[2]),
    .CO(_0874_[3]),
    .S(_0876_[2])
  );
  CC_ADDF _3783_ (
    .A(1'h0),
    .B(_0844_[3]),
    .CI(_0874_[3]),
    .CO(_0874_[4]),
    .S(_0876_[3])
  );
  CC_ADDF _3784_ (
    .A(1'h0),
    .B(_0840_[1]),
    .CI(_0874_[4]),
    .CO(_0874_[5]),
    .S(_0876_[4])
  );
  CC_ADDF _3785_ (
    .A(1'h1),
    .B(_0848_[5]),
    .CI(_0874_[5]),
    .CO(_0874_[6]),
    .S(_0876_[5])
  );
  CC_ADDF _3786_ (
    .A(1'h1),
    .B(_0836_[3]),
    .CI(_0874_[6]),
    .CO(_0874_[7]),
    .S(_0876_[6])
  );
  CC_ADDF _3787_ (
    .A(1'h0),
    .B(_0850_[6]),
    .CI(_0874_[7]),
    .CO(_0875_[7]),
    .S(_0876_[7])
  );
  CC_ADDF _3788_ (
    .A(1'h0),
    .B(_0873_[0]),
    .CI(1'h1),
    .CO(_0877_[1]),
    .S(_0879_[0])
  );
  CC_ADDF _3789_ (
    .A(1'h0),
    .B(_0844_[1]),
    .CI(_0877_[1]),
    .CO(_0877_[2]),
    .S(_0879_[1])
  );
  CC_ADDF _3790_ (
    .A(1'h0),
    .B(_0850_[1]),
    .CI(_0877_[2]),
    .CO(_0877_[3]),
    .S(_0879_[2])
  );
  CC_ADDF _3791_ (
    .A(1'h0),
    .B(_0844_[3]),
    .CI(_0877_[3]),
    .CO(_0877_[4]),
    .S(_0879_[3])
  );
  CC_ADDF _3792_ (
    .A(1'h0),
    .B(_0840_[1]),
    .CI(_0877_[4]),
    .CO(_0877_[5]),
    .S(_0879_[4])
  );
  CC_ADDF _3793_ (
    .A(1'h0),
    .B(_0848_[5]),
    .CI(_0877_[5]),
    .CO(_0877_[6]),
    .S(_0879_[5])
  );
  CC_ADDF _3794_ (
    .A(1'h1),
    .B(_0836_[3]),
    .CI(_0877_[6]),
    .CO(_0877_[7]),
    .S(_0879_[6])
  );
  CC_ADDF _3795_ (
    .A(1'h0),
    .B(_0850_[6]),
    .CI(_0877_[7]),
    .CO(_0878_[7]),
    .S(_0879_[7])
  );
  CC_ADDF _3796_ (
    .A(1'h0),
    .B(_0873_[0]),
    .CI(1'h1),
    .CO(_0880_[1]),
    .S(_0882_[0])
  );
  CC_ADDF _3797_ (
    .A(1'h0),
    .B(_0844_[1]),
    .CI(_0880_[1]),
    .CO(_0880_[2]),
    .S(_0882_[1])
  );
  CC_ADDF _3798_ (
    .A(1'h0),
    .B(_0850_[1]),
    .CI(_0880_[2]),
    .CO(_0880_[3]),
    .S(_0882_[2])
  );
  CC_ADDF _3799_ (
    .A(1'h0),
    .B(_0844_[3]),
    .CI(_0880_[3]),
    .CO(_0880_[4]),
    .S(_0882_[3])
  );
  CC_ADDF _3800_ (
    .A(1'h0),
    .B(_0840_[1]),
    .CI(_0880_[4]),
    .CO(_0880_[5]),
    .S(_0882_[4])
  );
  CC_ADDF _3801_ (
    .A(1'h1),
    .B(_0848_[5]),
    .CI(_0880_[5]),
    .CO(_0880_[6]),
    .S(_0882_[5])
  );
  CC_ADDF _3802_ (
    .A(1'h0),
    .B(_0836_[3]),
    .CI(_0880_[6]),
    .CO(_0880_[7]),
    .S(_0882_[6])
  );
  CC_ADDF _3803_ (
    .A(1'h0),
    .B(_0850_[6]),
    .CI(_0880_[7]),
    .CO(_0881_[7]),
    .S(_0882_[7])
  );
  CC_ADDF _3804_ (
    .A(1'h0),
    .B(_0883_[0]),
    .CI(1'h1),
    .CO(_0884_[1]),
    .S(_0886_[0])
  );
  CC_ADDF _3805_ (
    .A(1'h0),
    .B(_0883_[10]),
    .CI(_0884_[10]),
    .CO(_0884_[11]),
    .S(_0886_[10])
  );
  CC_ADDF _3806_ (
    .A(1'h0),
    .B(_0883_[11]),
    .CI(_0884_[11]),
    .CO(_0884_[12]),
    .S(_0886_[11])
  );
  CC_ADDF _3807_ (
    .A(1'h0),
    .B(_0883_[12]),
    .CI(_0884_[12]),
    .CO(_0884_[13]),
    .S(_0886_[12])
  );
  CC_ADDF _3808_ (
    .A(1'h0),
    .B(_0883_[13]),
    .CI(_0884_[13]),
    .CO(_0884_[14]),
    .S(_0886_[13])
  );
  CC_ADDF _3809_ (
    .A(1'h0),
    .B(_0883_[14]),
    .CI(_0884_[14]),
    .CO(_0884_[15]),
    .S(_0886_[14])
  );
  CC_ADDF _3810_ (
    .A(1'h1),
    .B(_0883_[15]),
    .CI(_0884_[15]),
    .CO(_0884_[16]),
    .S(_0886_[15])
  );
  CC_ADDF _3811_ (
    .A(1'h1),
    .B(_0883_[16]),
    .CI(_0884_[16]),
    .CO(_0884_[17]),
    .S(_0886_[16])
  );
  CC_ADDF _3812_ (
    .A(1'h1),
    .B(_0883_[17]),
    .CI(_0884_[17]),
    .CO(_0884_[18]),
    .S(_0886_[17])
  );
  CC_ADDF _3813_ (
    .A(1'h1),
    .B(_0883_[18]),
    .CI(_0884_[18]),
    .CO(_0884_[19]),
    .S(_0886_[18])
  );
  CC_ADDF _3814_ (
    .A(1'h1),
    .B(_0883_[19]),
    .CI(_0884_[19]),
    .CO(_0885_[19]),
    .S(_0886_[19])
  );
  CC_ADDF _3815_ (
    .A(1'h0),
    .B(_0883_[1]),
    .CI(_0884_[1]),
    .CO(_0884_[2]),
    .S(_0886_[1])
  );
  CC_ADDF _3816_ (
    .A(1'h0),
    .B(_0883_[2]),
    .CI(_0884_[2]),
    .CO(_0884_[3]),
    .S(_0886_[2])
  );
  CC_ADDF _3817_ (
    .A(1'h0),
    .B(_0883_[3]),
    .CI(_0884_[3]),
    .CO(_0884_[4]),
    .S(_0886_[3])
  );
  CC_ADDF _3818_ (
    .A(1'h0),
    .B(_0883_[4]),
    .CI(_0884_[4]),
    .CO(_0884_[5]),
    .S(_0886_[4])
  );
  CC_ADDF _3819_ (
    .A(1'h0),
    .B(_0883_[5]),
    .CI(_0884_[5]),
    .CO(_0884_[6]),
    .S(_0886_[5])
  );
  CC_ADDF _3820_ (
    .A(1'h0),
    .B(_0883_[6]),
    .CI(_0884_[6]),
    .CO(_0884_[7]),
    .S(_0886_[6])
  );
  CC_ADDF _3821_ (
    .A(1'h0),
    .B(_0883_[7]),
    .CI(_0884_[7]),
    .CO(_0884_[8]),
    .S(_0886_[7])
  );
  CC_ADDF _3822_ (
    .A(1'h0),
    .B(_0883_[8]),
    .CI(_0884_[8]),
    .CO(_0884_[9]),
    .S(_0886_[8])
  );
  CC_ADDF _3823_ (
    .A(1'h0),
    .B(_0883_[9]),
    .CI(_0884_[9]),
    .CO(_0884_[10]),
    .S(_0886_[9])
  );
  CC_ADDF _3824_ (
    .A(1'h0),
    .B(_0887_[0]),
    .CI(1'h1),
    .CO(_0888_[1]),
    .S(_0890_[0])
  );
  CC_ADDF _3825_ (
    .A(1'h0),
    .B(_0887_[10]),
    .CI(_0888_[10]),
    .CO(_0888_[11]),
    .S(_0890_[10])
  );
  CC_ADDF _3826_ (
    .A(1'h0),
    .B(_0887_[11]),
    .CI(_0888_[11]),
    .CO(_0888_[12]),
    .S(_0890_[11])
  );
  CC_ADDF _3827_ (
    .A(1'h0),
    .B(_0887_[12]),
    .CI(_0888_[12]),
    .CO(_0888_[13]),
    .S(_0890_[12])
  );
  CC_ADDF _3828_ (
    .A(1'h0),
    .B(_0887_[13]),
    .CI(_0888_[13]),
    .CO(_0888_[14]),
    .S(_0890_[13])
  );
  CC_ADDF _3829_ (
    .A(1'h0),
    .B(_0887_[14]),
    .CI(_0888_[14]),
    .CO(_0888_[15]),
    .S(_0890_[14])
  );
  CC_ADDF _3830_ (
    .A(1'h1),
    .B(_0887_[15]),
    .CI(_0888_[15]),
    .CO(_0888_[16]),
    .S(_0890_[15])
  );
  CC_ADDF _3831_ (
    .A(1'h1),
    .B(_0887_[16]),
    .CI(_0888_[16]),
    .CO(_0888_[17]),
    .S(_0890_[16])
  );
  CC_ADDF _3832_ (
    .A(1'h1),
    .B(_0887_[17]),
    .CI(_0888_[17]),
    .CO(_0888_[18]),
    .S(_0890_[17])
  );
  CC_ADDF _3833_ (
    .A(1'h1),
    .B(_0887_[18]),
    .CI(_0888_[18]),
    .CO(_0888_[19]),
    .S(_0890_[18])
  );
  CC_ADDF _3834_ (
    .A(1'h1),
    .B(_0887_[19]),
    .CI(_0888_[19]),
    .CO(_0889_[19]),
    .S(_0890_[19])
  );
  CC_ADDF _3835_ (
    .A(1'h0),
    .B(_0887_[1]),
    .CI(_0888_[1]),
    .CO(_0888_[2]),
    .S(_0890_[1])
  );
  CC_ADDF _3836_ (
    .A(1'h0),
    .B(_0887_[2]),
    .CI(_0888_[2]),
    .CO(_0888_[3]),
    .S(_0890_[2])
  );
  CC_ADDF _3837_ (
    .A(1'h0),
    .B(_0887_[3]),
    .CI(_0888_[3]),
    .CO(_0888_[4]),
    .S(_0890_[3])
  );
  CC_ADDF _3838_ (
    .A(1'h0),
    .B(_0887_[4]),
    .CI(_0888_[4]),
    .CO(_0888_[5]),
    .S(_0890_[4])
  );
  CC_ADDF _3839_ (
    .A(1'h0),
    .B(_0887_[5]),
    .CI(_0888_[5]),
    .CO(_0888_[6]),
    .S(_0890_[5])
  );
  CC_ADDF _3840_ (
    .A(1'h0),
    .B(_0887_[6]),
    .CI(_0888_[6]),
    .CO(_0888_[7]),
    .S(_0890_[6])
  );
  CC_ADDF _3841_ (
    .A(1'h0),
    .B(_0887_[7]),
    .CI(_0888_[7]),
    .CO(_0888_[8]),
    .S(_0890_[7])
  );
  CC_ADDF _3842_ (
    .A(1'h0),
    .B(_0887_[8]),
    .CI(_0888_[8]),
    .CO(_0888_[9]),
    .S(_0890_[8])
  );
  CC_ADDF _3843_ (
    .A(1'h0),
    .B(_0887_[9]),
    .CI(_0888_[9]),
    .CO(_0888_[10]),
    .S(_0890_[9])
  );
  CC_ADDF _3844_ (
    .A(\channels.ch_abcd_cnt_mem.addra [3]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_0891_[1]),
    .S(_0893_[0])
  );
  CC_ADDF _3845_ (
    .A(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .B(1'h1),
    .CI(_0891_[1]),
    .CO(_0891_[2]),
    .S(_0893_[1])
  );
  CC_ADDF _3846_ (
    .A(\channels.control_operators.opl3_reg_wr [13]),
    .B(1'h1),
    .CI(_0891_[2]),
    .CO(_0891_[3]),
    .S(_0893_[2])
  );
  CC_ADDF _3847_ (
    .A(\channels.control_operators.opl3_reg_wr [14]),
    .B(1'h0),
    .CI(_0891_[3]),
    .CO(_0891_[4]),
    .S(_0893_[3])
  );
  CC_ADDF _3848_ (
    .A(\channels.control_operators.opl3_reg_wr [15]),
    .B(1'h0),
    .CI(_0891_[4]),
    .CO(_0892_[4]),
    .S(_0893_[4])
  );
  CC_ADDF _3849_ (
    .A(1'h0),
    .B(_0883_[15]),
    .CI(1'h1),
    .CO(_0894_[1]),
    .S(_0896_[0])
  );
  CC_ADDF _3850_ (
    .A(1'h0),
    .B(_0883_[16]),
    .CI(_0894_[1]),
    .CO(_0894_[2]),
    .S(_0896_[1])
  );
  CC_ADDF _3851_ (
    .A(1'h0),
    .B(_0883_[17]),
    .CI(_0894_[2]),
    .CO(_0894_[3]),
    .S(_0896_[2])
  );
  CC_ADDF _3852_ (
    .A(1'h0),
    .B(_0883_[18]),
    .CI(_0894_[3]),
    .CO(_0894_[4]),
    .S(_0896_[3])
  );
  CC_ADDF _3853_ (
    .A(1'h0),
    .B(_0883_[19]),
    .CI(_0894_[4]),
    .CO(_0895_[4]),
    .S(_0896_[4])
  );
  CC_ADDF _3854_ (
    .A(1'h0),
    .B(_0887_[15]),
    .CI(1'h1),
    .CO(_0897_[1]),
    .S(_0899_[0])
  );
  CC_ADDF _3855_ (
    .A(1'h0),
    .B(_0887_[16]),
    .CI(_0897_[1]),
    .CO(_0897_[2]),
    .S(_0899_[1])
  );
  CC_ADDF _3856_ (
    .A(1'h0),
    .B(_0887_[17]),
    .CI(_0897_[2]),
    .CO(_0897_[3]),
    .S(_0899_[2])
  );
  CC_ADDF _3857_ (
    .A(1'h0),
    .B(_0887_[18]),
    .CI(_0897_[3]),
    .CO(_0897_[4]),
    .S(_0899_[3])
  );
  CC_ADDF _3858_ (
    .A(1'h0),
    .B(_0887_[19]),
    .CI(_0897_[4]),
    .CO(_0898_[4]),
    .S(_0899_[4])
  );
  CC_ADDF _3859_ (
    .A(1'h1),
    .B(\channels.self [44]),
    .CI(1'h0),
    .CO(_0900_[1]),
    .S(_0902_[0])
  );
  CC_ADDF _3860_ (
    .A(1'h1),
    .B(\channels.self [45]),
    .CI(_0900_[1]),
    .CO(_0900_[2]),
    .S(_0902_[1])
  );
  CC_ADDF _3861_ (
    .A(1'h0),
    .B(\channels.self [46]),
    .CI(_0900_[2]),
    .CO(_0900_[3]),
    .S(_0902_[2])
  );
  CC_ADDF _3862_ (
    .A(1'h0),
    .B(\channels.self [47]),
    .CI(_0900_[3]),
    .CO(_0900_[4]),
    .S(_0902_[3])
  );
  CC_ADDF _3863_ (
    .A(1'h0),
    .B(\channels.self [48]),
    .CI(_0900_[4]),
    .CO(_0901_[4]),
    .S(_0902_[4])
  );
  CC_ADDF _3864_ (
    .A(1'h1),
    .B(\channels.self [40]),
    .CI(1'h0),
    .CO(_0903_[1]),
    .S(_0905_[0])
  );
  CC_ADDF _3865_ (
    .A(1'h1),
    .B(\channels.self [41]),
    .CI(_0903_[1]),
    .CO(_0903_[2]),
    .S(_0905_[1])
  );
  CC_ADDF _3866_ (
    .A(1'h0),
    .B(\channels.self [42]),
    .CI(_0903_[2]),
    .CO(_0903_[3]),
    .S(_0905_[2])
  );
  CC_ADDF _3867_ (
    .A(1'h0),
    .B(\channels.self [43]),
    .CI(_0903_[3]),
    .CO(_0903_[4]),
    .S(_0905_[3])
  );
  CC_ADDF _3868_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0903_[4]),
    .CO(_0904_[4]),
    .S(_0905_[4])
  );
  CC_ADDF _3869_ (
    .A(_0906_[0]),
    .B(\channels.self [20]),
    .CI(1'h0),
    .CO(_0907_[1]),
    .S(_0909_[0])
  );
  CC_ADDF _3870_ (
    .A(_0906_[10]),
    .B(\channels.self [30]),
    .CI(_0907_[10]),
    .CO(_0907_[11]),
    .S(_0909_[10])
  );
  CC_ADDF _3871_ (
    .A(_0906_[11]),
    .B(\channels.self [31]),
    .CI(_0907_[11]),
    .CO(_0907_[12]),
    .S(_0909_[11])
  );
  CC_ADDF _3872_ (
    .A(_0906_[12]),
    .B(\channels.self [32]),
    .CI(_0907_[12]),
    .CO(_0907_[13]),
    .S(_0909_[12])
  );
  CC_ADDF _3873_ (
    .A(_0906_[13]),
    .B(\channels.self [33]),
    .CI(_0907_[13]),
    .CO(_0907_[14]),
    .S(_0909_[13])
  );
  CC_ADDF _3874_ (
    .A(_0906_[13]),
    .B(\channels.self [34]),
    .CI(_0907_[14]),
    .CO(_0907_[15]),
    .S(_0909_[14])
  );
  CC_ADDF _3875_ (
    .A(_0906_[13]),
    .B(\channels.self [35]),
    .CI(_0907_[15]),
    .CO(_0907_[16]),
    .S(_0909_[15])
  );
  CC_ADDF _3876_ (
    .A(_0906_[13]),
    .B(\channels.self [36]),
    .CI(_0907_[16]),
    .CO(_0907_[17]),
    .S(_0909_[16])
  );
  CC_ADDF _3877_ (
    .A(_0906_[13]),
    .B(\channels.self [37]),
    .CI(_0907_[17]),
    .CO(_0907_[18]),
    .S(_0909_[17])
  );
  CC_ADDF _3878_ (
    .A(_0906_[13]),
    .B(\channels.self [38]),
    .CI(_0907_[18]),
    .CO(_0907_[19]),
    .S(_0909_[18])
  );
  CC_ADDF _3879_ (
    .A(_0906_[13]),
    .B(\channels.self [39]),
    .CI(_0907_[19]),
    .CO(_0908_[19]),
    .S(_0909_[19])
  );
  CC_ADDF _3880_ (
    .A(_0906_[1]),
    .B(\channels.self [21]),
    .CI(_0907_[1]),
    .CO(_0907_[2]),
    .S(_0909_[1])
  );
  CC_ADDF _3881_ (
    .A(_0906_[2]),
    .B(\channels.self [22]),
    .CI(_0907_[2]),
    .CO(_0907_[3]),
    .S(_0909_[2])
  );
  CC_ADDF _3882_ (
    .A(_0906_[3]),
    .B(\channels.self [23]),
    .CI(_0907_[3]),
    .CO(_0907_[4]),
    .S(_0909_[3])
  );
  CC_ADDF _3883_ (
    .A(_0906_[4]),
    .B(\channels.self [24]),
    .CI(_0907_[4]),
    .CO(_0907_[5]),
    .S(_0909_[4])
  );
  CC_ADDF _3884_ (
    .A(_0906_[5]),
    .B(\channels.self [25]),
    .CI(_0907_[5]),
    .CO(_0907_[6]),
    .S(_0909_[5])
  );
  CC_ADDF _3885_ (
    .A(_0906_[6]),
    .B(\channels.self [26]),
    .CI(_0907_[6]),
    .CO(_0907_[7]),
    .S(_0909_[6])
  );
  CC_ADDF _3886_ (
    .A(_0906_[7]),
    .B(\channels.self [27]),
    .CI(_0907_[7]),
    .CO(_0907_[8]),
    .S(_0909_[7])
  );
  CC_ADDF _3887_ (
    .A(_0906_[8]),
    .B(\channels.self [28]),
    .CI(_0907_[8]),
    .CO(_0907_[9]),
    .S(_0909_[8])
  );
  CC_ADDF _3888_ (
    .A(_0906_[9]),
    .B(\channels.self [29]),
    .CI(_0907_[9]),
    .CO(_0907_[10]),
    .S(_0909_[9])
  );
  CC_ADDF _3889_ (
    .A(_0906_[0]),
    .B(\channels.self [21]),
    .CI(1'h0),
    .CO(_0910_[1]),
    .S(_0912_[0])
  );
  CC_ADDF _3890_ (
    .A(_0906_[10]),
    .B(\channels.self [31]),
    .CI(_0910_[10]),
    .CO(_0910_[11]),
    .S(_0912_[10])
  );
  CC_ADDF _3891_ (
    .A(_0906_[11]),
    .B(\channels.self [32]),
    .CI(_0910_[11]),
    .CO(_0910_[12]),
    .S(_0912_[11])
  );
  CC_ADDF _3892_ (
    .A(_0906_[12]),
    .B(\channels.self [33]),
    .CI(_0910_[12]),
    .CO(_0910_[13]),
    .S(_0912_[12])
  );
  CC_ADDF _3893_ (
    .A(_0906_[13]),
    .B(\channels.self [34]),
    .CI(_0910_[13]),
    .CO(_0910_[14]),
    .S(_0912_[13])
  );
  CC_ADDF _3894_ (
    .A(_0906_[13]),
    .B(\channels.self [35]),
    .CI(_0910_[14]),
    .CO(_0910_[15]),
    .S(_0912_[14])
  );
  CC_ADDF _3895_ (
    .A(_0906_[13]),
    .B(\channels.self [36]),
    .CI(_0910_[15]),
    .CO(_0910_[16]),
    .S(_0912_[15])
  );
  CC_ADDF _3896_ (
    .A(_0906_[13]),
    .B(\channels.self [37]),
    .CI(_0910_[16]),
    .CO(_0910_[17]),
    .S(_0912_[16])
  );
  CC_ADDF _3897_ (
    .A(_0906_[13]),
    .B(\channels.self [38]),
    .CI(_0910_[17]),
    .CO(_0910_[18]),
    .S(_0912_[17])
  );
  CC_ADDF _3898_ (
    .A(_0906_[13]),
    .B(\channels.self [39]),
    .CI(_0910_[18]),
    .CO(_0911_[18]),
    .S(_0912_[18])
  );
  CC_ADDF _3899_ (
    .A(_0906_[1]),
    .B(\channels.self [22]),
    .CI(_0910_[1]),
    .CO(_0910_[2]),
    .S(_0912_[1])
  );
  CC_ADDF _3900_ (
    .A(_0906_[2]),
    .B(\channels.self [23]),
    .CI(_0910_[2]),
    .CO(_0910_[3]),
    .S(_0912_[2])
  );
  CC_ADDF _3901_ (
    .A(_0906_[3]),
    .B(\channels.self [24]),
    .CI(_0910_[3]),
    .CO(_0910_[4]),
    .S(_0912_[3])
  );
  CC_ADDF _3902_ (
    .A(_0906_[4]),
    .B(\channels.self [25]),
    .CI(_0910_[4]),
    .CO(_0910_[5]),
    .S(_0912_[4])
  );
  CC_ADDF _3903_ (
    .A(_0906_[5]),
    .B(\channels.self [26]),
    .CI(_0910_[5]),
    .CO(_0910_[6]),
    .S(_0912_[5])
  );
  CC_ADDF _3904_ (
    .A(_0906_[6]),
    .B(\channels.self [27]),
    .CI(_0910_[6]),
    .CO(_0910_[7]),
    .S(_0912_[6])
  );
  CC_ADDF _3905_ (
    .A(_0906_[7]),
    .B(\channels.self [28]),
    .CI(_0910_[7]),
    .CO(_0910_[8]),
    .S(_0912_[7])
  );
  CC_ADDF _3906_ (
    .A(_0906_[8]),
    .B(\channels.self [29]),
    .CI(_0910_[8]),
    .CO(_0910_[9]),
    .S(_0912_[8])
  );
  CC_ADDF _3907_ (
    .A(_0906_[9]),
    .B(\channels.self [30]),
    .CI(_0910_[9]),
    .CO(_0910_[10]),
    .S(_0912_[9])
  );
  CC_ADDF _3908_ (
    .A(_0906_[0]),
    .B(\channels.self [0]),
    .CI(1'h0),
    .CO(_0913_[1]),
    .S(_0915_[0])
  );
  CC_ADDF _3909_ (
    .A(_0906_[10]),
    .B(\channels.self [10]),
    .CI(_0913_[10]),
    .CO(_0913_[11]),
    .S(_0915_[10])
  );
  CC_ADDF _3910_ (
    .A(_0906_[11]),
    .B(\channels.self [11]),
    .CI(_0913_[11]),
    .CO(_0913_[12]),
    .S(_0915_[11])
  );
  CC_ADDF _3911_ (
    .A(_0906_[12]),
    .B(\channels.self [12]),
    .CI(_0913_[12]),
    .CO(_0913_[13]),
    .S(_0915_[12])
  );
  CC_ADDF _3912_ (
    .A(_0906_[13]),
    .B(\channels.self [13]),
    .CI(_0913_[13]),
    .CO(_0913_[14]),
    .S(_0915_[13])
  );
  CC_ADDF _3913_ (
    .A(_0906_[13]),
    .B(\channels.self [14]),
    .CI(_0913_[14]),
    .CO(_0913_[15]),
    .S(_0915_[14])
  );
  CC_ADDF _3914_ (
    .A(_0906_[13]),
    .B(\channels.self [15]),
    .CI(_0913_[15]),
    .CO(_0913_[16]),
    .S(_0915_[15])
  );
  CC_ADDF _3915_ (
    .A(_0906_[13]),
    .B(\channels.self [16]),
    .CI(_0913_[16]),
    .CO(_0913_[17]),
    .S(_0915_[16])
  );
  CC_ADDF _3916_ (
    .A(_0906_[13]),
    .B(\channels.self [17]),
    .CI(_0913_[17]),
    .CO(_0913_[18]),
    .S(_0915_[17])
  );
  CC_ADDF _3917_ (
    .A(_0906_[13]),
    .B(\channels.self [18]),
    .CI(_0913_[18]),
    .CO(_0913_[19]),
    .S(_0915_[18])
  );
  CC_ADDF _3918_ (
    .A(_0906_[13]),
    .B(\channels.self [19]),
    .CI(_0913_[19]),
    .CO(_0914_[19]),
    .S(_0915_[19])
  );
  CC_ADDF _3919_ (
    .A(_0906_[1]),
    .B(\channels.self [1]),
    .CI(_0913_[1]),
    .CO(_0913_[2]),
    .S(_0915_[1])
  );
  CC_ADDF _3920_ (
    .A(_0906_[2]),
    .B(\channels.self [2]),
    .CI(_0913_[2]),
    .CO(_0913_[3]),
    .S(_0915_[2])
  );
  CC_ADDF _3921_ (
    .A(_0906_[3]),
    .B(\channels.self [3]),
    .CI(_0913_[3]),
    .CO(_0913_[4]),
    .S(_0915_[3])
  );
  CC_ADDF _3922_ (
    .A(_0906_[4]),
    .B(\channels.self [4]),
    .CI(_0913_[4]),
    .CO(_0913_[5]),
    .S(_0915_[4])
  );
  CC_ADDF _3923_ (
    .A(_0906_[5]),
    .B(\channels.self [5]),
    .CI(_0913_[5]),
    .CO(_0913_[6]),
    .S(_0915_[5])
  );
  CC_ADDF _3924_ (
    .A(_0906_[6]),
    .B(\channels.self [6]),
    .CI(_0913_[6]),
    .CO(_0913_[7]),
    .S(_0915_[6])
  );
  CC_ADDF _3925_ (
    .A(_0906_[7]),
    .B(\channels.self [7]),
    .CI(_0913_[7]),
    .CO(_0913_[8]),
    .S(_0915_[7])
  );
  CC_ADDF _3926_ (
    .A(_0906_[8]),
    .B(\channels.self [8]),
    .CI(_0913_[8]),
    .CO(_0913_[9]),
    .S(_0915_[8])
  );
  CC_ADDF _3927_ (
    .A(_0906_[9]),
    .B(\channels.self [9]),
    .CI(_0913_[9]),
    .CO(_0913_[10]),
    .S(_0915_[9])
  );
  CC_ADDF _3928_ (
    .A(_0906_[0]),
    .B(\channels.self [1]),
    .CI(1'h0),
    .CO(_0916_[1]),
    .S(_0918_[0])
  );
  CC_ADDF _3929_ (
    .A(_0906_[10]),
    .B(\channels.self [11]),
    .CI(_0916_[10]),
    .CO(_0916_[11]),
    .S(_0918_[10])
  );
  CC_ADDF _3930_ (
    .A(_0906_[11]),
    .B(\channels.self [12]),
    .CI(_0916_[11]),
    .CO(_0916_[12]),
    .S(_0918_[11])
  );
  CC_ADDF _3931_ (
    .A(_0906_[12]),
    .B(\channels.self [13]),
    .CI(_0916_[12]),
    .CO(_0916_[13]),
    .S(_0918_[12])
  );
  CC_ADDF _3932_ (
    .A(_0906_[13]),
    .B(\channels.self [14]),
    .CI(_0916_[13]),
    .CO(_0916_[14]),
    .S(_0918_[13])
  );
  CC_ADDF _3933_ (
    .A(_0906_[13]),
    .B(\channels.self [15]),
    .CI(_0916_[14]),
    .CO(_0916_[15]),
    .S(_0918_[14])
  );
  CC_ADDF _3934_ (
    .A(_0906_[13]),
    .B(\channels.self [16]),
    .CI(_0916_[15]),
    .CO(_0916_[16]),
    .S(_0918_[15])
  );
  CC_ADDF _3935_ (
    .A(_0906_[13]),
    .B(\channels.self [17]),
    .CI(_0916_[16]),
    .CO(_0916_[17]),
    .S(_0918_[16])
  );
  CC_ADDF _3936_ (
    .A(_0906_[13]),
    .B(\channels.self [18]),
    .CI(_0916_[17]),
    .CO(_0916_[18]),
    .S(_0918_[17])
  );
  CC_ADDF _3937_ (
    .A(_0906_[13]),
    .B(\channels.self [19]),
    .CI(_0916_[18]),
    .CO(_0917_[18]),
    .S(_0918_[18])
  );
  CC_ADDF _3938_ (
    .A(_0906_[1]),
    .B(\channels.self [2]),
    .CI(_0916_[1]),
    .CO(_0916_[2]),
    .S(_0918_[1])
  );
  CC_ADDF _3939_ (
    .A(_0906_[2]),
    .B(\channels.self [3]),
    .CI(_0916_[2]),
    .CO(_0916_[3]),
    .S(_0918_[2])
  );
  CC_ADDF _3940_ (
    .A(_0906_[3]),
    .B(\channels.self [4]),
    .CI(_0916_[3]),
    .CO(_0916_[4]),
    .S(_0918_[3])
  );
  CC_ADDF _3941_ (
    .A(_0906_[4]),
    .B(\channels.self [5]),
    .CI(_0916_[4]),
    .CO(_0916_[5]),
    .S(_0918_[4])
  );
  CC_ADDF _3942_ (
    .A(_0906_[5]),
    .B(\channels.self [6]),
    .CI(_0916_[5]),
    .CO(_0916_[6]),
    .S(_0918_[5])
  );
  CC_ADDF _3943_ (
    .A(_0906_[6]),
    .B(\channels.self [7]),
    .CI(_0916_[6]),
    .CO(_0916_[7]),
    .S(_0918_[6])
  );
  CC_ADDF _3944_ (
    .A(_0906_[7]),
    .B(\channels.self [8]),
    .CI(_0916_[7]),
    .CO(_0916_[8]),
    .S(_0918_[7])
  );
  CC_ADDF _3945_ (
    .A(_0906_[8]),
    .B(\channels.self [9]),
    .CI(_0916_[8]),
    .CO(_0916_[9]),
    .S(_0918_[8])
  );
  CC_ADDF _3946_ (
    .A(_0906_[9]),
    .B(\channels.self [10]),
    .CI(_0916_[9]),
    .CO(_0916_[10]),
    .S(_0918_[9])
  );
  CC_ADDF _3947_ (
    .A(1'h1),
    .B(\channels.self [44]),
    .CI(1'h0),
    .CO(_0919_[1]),
    .S(_0921_[0])
  );
  CC_ADDF _3948_ (
    .A(1'h0),
    .B(\channels.self [45]),
    .CI(_0919_[1]),
    .CO(_0919_[2]),
    .S(_0921_[1])
  );
  CC_ADDF _3949_ (
    .A(1'h0),
    .B(\channels.self [46]),
    .CI(_0919_[2]),
    .CO(_0919_[3]),
    .S(_0921_[2])
  );
  CC_ADDF _3950_ (
    .A(1'h0),
    .B(\channels.self [47]),
    .CI(_0919_[3]),
    .CO(_0919_[4]),
    .S(_0921_[3])
  );
  CC_ADDF _3951_ (
    .A(1'h0),
    .B(\channels.self [48]),
    .CI(_0919_[4]),
    .CO(_0920_[4]),
    .S(_0921_[4])
  );
  CC_ADDF _3952_ (
    .A(1'h1),
    .B(\channels.self [40]),
    .CI(1'h0),
    .CO(_0922_[1]),
    .S(_0924_[0])
  );
  CC_ADDF _3953_ (
    .A(1'h0),
    .B(\channels.self [41]),
    .CI(_0922_[1]),
    .CO(_0922_[2]),
    .S(_0924_[1])
  );
  CC_ADDF _3954_ (
    .A(1'h0),
    .B(\channels.self [42]),
    .CI(_0922_[2]),
    .CO(_0922_[3]),
    .S(_0924_[2])
  );
  CC_ADDF _3955_ (
    .A(1'h0),
    .B(\channels.self [43]),
    .CI(_0922_[3]),
    .CO(_0923_[3]),
    .S(_0924_[3])
  );
  CC_ADDF _3956_ (
    .A(\channels.self [40]),
    .B(1'h1),
    .CI(1'h0),
    .CO(_0925_[1]),
    .S(_0927_[0])
  );
  CC_ADDF _3957_ (
    .A(\channels.self [41]),
    .B(1'h0),
    .CI(_0925_[1]),
    .CO(_0925_[2]),
    .S(_0927_[1])
  );
  CC_ADDF _3958_ (
    .A(\channels.self [42]),
    .B(1'h0),
    .CI(_0925_[2]),
    .CO(_0925_[3]),
    .S(_0927_[2])
  );
  CC_ADDF _3959_ (
    .A(\channels.self [43]),
    .B(1'h1),
    .CI(_0925_[3]),
    .CO(_0925_[4]),
    .S(_0927_[3])
  );
  CC_ADDF _3960_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0925_[4]),
    .CO(_0926_[4]),
    .S(_0927_[4])
  );
  CC_ADDF _3961_ (
    .A(1'h1),
    .B(\channels.self [41]),
    .CI(1'h0),
    .CO(_0928_[1]),
    .S(_0930_[0])
  );
  CC_ADDF _3962_ (
    .A(1'h1),
    .B(\channels.self [42]),
    .CI(_0928_[1]),
    .CO(_0928_[2]),
    .S(_0930_[1])
  );
  CC_ADDF _3963_ (
    .A(1'h0),
    .B(\channels.self [43]),
    .CI(_0928_[2]),
    .CO(_0928_[3]),
    .S(_0930_[2])
  );
  CC_ADDF _3964_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0928_[3]),
    .CO(_0929_[3]),
    .S(_0930_[3])
  );
  CC_ADDF _3965_ (
    .A(\channels.operator_mem_out [0]),
    .B(\channels.self [63]),
    .CI(1'h0),
    .CO(_0931_[1]),
    .S(_0933_[0])
  );
  CC_ADDF _3966_ (
    .A(\channels.operator_mem_out [10]),
    .B(\channels.self [73]),
    .CI(_0931_[10]),
    .CO(_0931_[11]),
    .S(_0933_[10])
  );
  CC_ADDF _3967_ (
    .A(\channels.operator_mem_out [11]),
    .B(\channels.self [74]),
    .CI(_0931_[11]),
    .CO(_0931_[12]),
    .S(_0933_[11])
  );
  CC_ADDF _3968_ (
    .A(\channels.operator_mem_out [12]),
    .B(\channels.self [75]),
    .CI(_0931_[12]),
    .CO(_0931_[13]),
    .S(_0933_[12])
  );
  CC_ADDF _3969_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0931_[13]),
    .CO(_0932_[13]),
    .S(_0933_[13])
  );
  CC_ADDF _3970_ (
    .A(\channels.operator_mem_out [1]),
    .B(\channels.self [64]),
    .CI(_0931_[1]),
    .CO(_0931_[2]),
    .S(_0933_[1])
  );
  CC_ADDF _3971_ (
    .A(\channels.operator_mem_out [2]),
    .B(\channels.self [65]),
    .CI(_0931_[2]),
    .CO(_0931_[3]),
    .S(_0933_[2])
  );
  CC_ADDF _3972_ (
    .A(\channels.operator_mem_out [3]),
    .B(\channels.self [66]),
    .CI(_0931_[3]),
    .CO(_0931_[4]),
    .S(_0933_[3])
  );
  CC_ADDF _3973_ (
    .A(\channels.operator_mem_out [4]),
    .B(\channels.self [67]),
    .CI(_0931_[4]),
    .CO(_0931_[5]),
    .S(_0933_[4])
  );
  CC_ADDF _3974_ (
    .A(\channels.operator_mem_out [5]),
    .B(\channels.self [68]),
    .CI(_0931_[5]),
    .CO(_0931_[6]),
    .S(_0933_[5])
  );
  CC_ADDF _3975_ (
    .A(\channels.operator_mem_out [6]),
    .B(\channels.self [69]),
    .CI(_0931_[6]),
    .CO(_0931_[7]),
    .S(_0933_[6])
  );
  CC_ADDF _3976_ (
    .A(\channels.operator_mem_out [7]),
    .B(\channels.self [70]),
    .CI(_0931_[7]),
    .CO(_0931_[8]),
    .S(_0933_[7])
  );
  CC_ADDF _3977_ (
    .A(\channels.operator_mem_out [8]),
    .B(\channels.self [71]),
    .CI(_0931_[8]),
    .CO(_0931_[9]),
    .S(_0933_[8])
  );
  CC_ADDF _3978_ (
    .A(\channels.operator_mem_out [9]),
    .B(\channels.self [72]),
    .CI(_0931_[9]),
    .CO(_0931_[10]),
    .S(_0933_[9])
  );
  CC_ADDF _3979_ (
    .A(\channels.operator_mem_out [0]),
    .B(\channels.self [50]),
    .CI(1'h0),
    .CO(_0934_[1]),
    .S(_0936_[0])
  );
  CC_ADDF _3980_ (
    .A(\channels.operator_mem_out [10]),
    .B(\channels.self [60]),
    .CI(_0934_[10]),
    .CO(_0934_[11]),
    .S(_0936_[10])
  );
  CC_ADDF _3981_ (
    .A(\channels.operator_mem_out [11]),
    .B(\channels.self [61]),
    .CI(_0934_[11]),
    .CO(_0934_[12]),
    .S(_0936_[11])
  );
  CC_ADDF _3982_ (
    .A(\channels.operator_mem_out [12]),
    .B(\channels.self [62]),
    .CI(_0934_[12]),
    .CO(_0934_[13]),
    .S(_0936_[12])
  );
  CC_ADDF _3983_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0934_[13]),
    .CO(_0935_[13]),
    .S(_0936_[13])
  );
  CC_ADDF _3984_ (
    .A(\channels.operator_mem_out [1]),
    .B(\channels.self [51]),
    .CI(_0934_[1]),
    .CO(_0934_[2]),
    .S(_0936_[1])
  );
  CC_ADDF _3985_ (
    .A(\channels.operator_mem_out [2]),
    .B(\channels.self [52]),
    .CI(_0934_[2]),
    .CO(_0934_[3]),
    .S(_0936_[2])
  );
  CC_ADDF _3986_ (
    .A(\channels.operator_mem_out [3]),
    .B(\channels.self [53]),
    .CI(_0934_[3]),
    .CO(_0934_[4]),
    .S(_0936_[3])
  );
  CC_ADDF _3987_ (
    .A(\channels.operator_mem_out [4]),
    .B(\channels.self [54]),
    .CI(_0934_[4]),
    .CO(_0934_[5]),
    .S(_0936_[4])
  );
  CC_ADDF _3988_ (
    .A(\channels.operator_mem_out [5]),
    .B(\channels.self [55]),
    .CI(_0934_[5]),
    .CO(_0934_[6]),
    .S(_0936_[5])
  );
  CC_ADDF _3989_ (
    .A(\channels.operator_mem_out [6]),
    .B(\channels.self [56]),
    .CI(_0934_[6]),
    .CO(_0934_[7]),
    .S(_0936_[6])
  );
  CC_ADDF _3990_ (
    .A(\channels.operator_mem_out [7]),
    .B(\channels.self [57]),
    .CI(_0934_[7]),
    .CO(_0934_[8]),
    .S(_0936_[7])
  );
  CC_ADDF _3991_ (
    .A(\channels.operator_mem_out [8]),
    .B(\channels.self [58]),
    .CI(_0934_[8]),
    .CO(_0934_[9]),
    .S(_0936_[8])
  );
  CC_ADDF _3992_ (
    .A(\channels.operator_mem_out [9]),
    .B(\channels.self [59]),
    .CI(_0934_[9]),
    .CO(_0934_[10]),
    .S(_0936_[9])
  );
  CC_ADDF _3993_ (
    .A(\channels.self [63]),
    .B(_0936_[0]),
    .CI(1'h0),
    .CO(_0937_[1]),
    .S(_0939_[0])
  );
  CC_ADDF _3994_ (
    .A(\channels.self [73]),
    .B(_0936_[10]),
    .CI(_0937_[10]),
    .CO(_0937_[11]),
    .S(_0939_[10])
  );
  CC_ADDF _3995_ (
    .A(\channels.self [74]),
    .B(_0936_[11]),
    .CI(_0937_[11]),
    .CO(_0937_[12]),
    .S(_0939_[11])
  );
  CC_ADDF _3996_ (
    .A(\channels.self [75]),
    .B(_0936_[12]),
    .CI(_0937_[12]),
    .CO(_0937_[13]),
    .S(_0939_[12])
  );
  CC_ADDF _3997_ (
    .A(1'h0),
    .B(_0936_[13]),
    .CI(_0937_[13]),
    .CO(_0937_[14]),
    .S(_0939_[13])
  );
  CC_ADDF _3998_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0937_[14]),
    .CO(_0938_[14]),
    .S(_0939_[14])
  );
  CC_ADDF _3999_ (
    .A(\channels.self [64]),
    .B(_0936_[1]),
    .CI(_0937_[1]),
    .CO(_0937_[2]),
    .S(_0939_[1])
  );
  CC_ADDF _4000_ (
    .A(\channels.self [65]),
    .B(_0936_[2]),
    .CI(_0937_[2]),
    .CO(_0937_[3]),
    .S(_0939_[2])
  );
  CC_ADDF _4001_ (
    .A(\channels.self [66]),
    .B(_0936_[3]),
    .CI(_0937_[3]),
    .CO(_0937_[4]),
    .S(_0939_[3])
  );
  CC_ADDF _4002_ (
    .A(\channels.self [67]),
    .B(_0936_[4]),
    .CI(_0937_[4]),
    .CO(_0937_[5]),
    .S(_0939_[4])
  );
  CC_ADDF _4003_ (
    .A(\channels.self [68]),
    .B(_0936_[5]),
    .CI(_0937_[5]),
    .CO(_0937_[6]),
    .S(_0939_[5])
  );
  CC_ADDF _4004_ (
    .A(\channels.self [69]),
    .B(_0936_[6]),
    .CI(_0937_[6]),
    .CO(_0937_[7]),
    .S(_0939_[6])
  );
  CC_ADDF _4005_ (
    .A(\channels.self [70]),
    .B(_0936_[7]),
    .CI(_0937_[7]),
    .CO(_0937_[8]),
    .S(_0939_[7])
  );
  CC_ADDF _4006_ (
    .A(\channels.self [71]),
    .B(_0936_[8]),
    .CI(_0937_[8]),
    .CO(_0937_[9]),
    .S(_0939_[8])
  );
  CC_ADDF _4007_ (
    .A(\channels.self [72]),
    .B(_0936_[9]),
    .CI(_0937_[9]),
    .CO(_0937_[10]),
    .S(_0939_[9])
  );
  CC_ADDF _4008_ (
    .A(_0940_[0]),
    .B(\channels.self [20]),
    .CI(1'h0),
    .CO(_0941_[1]),
    .S(_0943_[0])
  );
  CC_ADDF _4009_ (
    .A(_0940_[10]),
    .B(\channels.self [30]),
    .CI(_0941_[10]),
    .CO(_0941_[11]),
    .S(_0943_[10])
  );
  CC_ADDF _4010_ (
    .A(_0940_[11]),
    .B(\channels.self [31]),
    .CI(_0941_[11]),
    .CO(_0941_[12]),
    .S(_0943_[11])
  );
  CC_ADDF _4011_ (
    .A(_0940_[12]),
    .B(\channels.self [32]),
    .CI(_0941_[12]),
    .CO(_0941_[13]),
    .S(_0943_[12])
  );
  CC_ADDF _4012_ (
    .A(_0940_[13]),
    .B(\channels.self [33]),
    .CI(_0941_[13]),
    .CO(_0941_[14]),
    .S(_0943_[13])
  );
  CC_ADDF _4013_ (
    .A(_0940_[14]),
    .B(\channels.self [34]),
    .CI(_0941_[14]),
    .CO(_0941_[15]),
    .S(_0943_[14])
  );
  CC_ADDF _4014_ (
    .A(_0940_[14]),
    .B(\channels.self [35]),
    .CI(_0941_[15]),
    .CO(_0941_[16]),
    .S(_0943_[15])
  );
  CC_ADDF _4015_ (
    .A(_0940_[14]),
    .B(\channels.self [36]),
    .CI(_0941_[16]),
    .CO(_0941_[17]),
    .S(_0943_[16])
  );
  CC_ADDF _4016_ (
    .A(_0940_[14]),
    .B(\channels.self [37]),
    .CI(_0941_[17]),
    .CO(_0941_[18]),
    .S(_0943_[17])
  );
  CC_ADDF _4017_ (
    .A(_0940_[14]),
    .B(\channels.self [38]),
    .CI(_0941_[18]),
    .CO(_0941_[19]),
    .S(_0943_[18])
  );
  CC_ADDF _4018_ (
    .A(_0940_[14]),
    .B(\channels.self [39]),
    .CI(_0941_[19]),
    .CO(_0942_[19]),
    .S(_0943_[19])
  );
  CC_ADDF _4019_ (
    .A(_0940_[1]),
    .B(\channels.self [21]),
    .CI(_0941_[1]),
    .CO(_0941_[2]),
    .S(_0943_[1])
  );
  CC_ADDF _4020_ (
    .A(_0940_[2]),
    .B(\channels.self [22]),
    .CI(_0941_[2]),
    .CO(_0941_[3]),
    .S(_0943_[2])
  );
  CC_ADDF _4021_ (
    .A(_0940_[3]),
    .B(\channels.self [23]),
    .CI(_0941_[3]),
    .CO(_0941_[4]),
    .S(_0943_[3])
  );
  CC_ADDF _4022_ (
    .A(_0940_[4]),
    .B(\channels.self [24]),
    .CI(_0941_[4]),
    .CO(_0941_[5]),
    .S(_0943_[4])
  );
  CC_ADDF _4023_ (
    .A(_0940_[5]),
    .B(\channels.self [25]),
    .CI(_0941_[5]),
    .CO(_0941_[6]),
    .S(_0943_[5])
  );
  CC_ADDF _4024_ (
    .A(_0940_[6]),
    .B(\channels.self [26]),
    .CI(_0941_[6]),
    .CO(_0941_[7]),
    .S(_0943_[6])
  );
  CC_ADDF _4025_ (
    .A(_0940_[7]),
    .B(\channels.self [27]),
    .CI(_0941_[7]),
    .CO(_0941_[8]),
    .S(_0943_[7])
  );
  CC_ADDF _4026_ (
    .A(_0940_[8]),
    .B(\channels.self [28]),
    .CI(_0941_[8]),
    .CO(_0941_[9]),
    .S(_0943_[8])
  );
  CC_ADDF _4027_ (
    .A(_0940_[9]),
    .B(\channels.self [29]),
    .CI(_0941_[9]),
    .CO(_0941_[10]),
    .S(_0943_[9])
  );
  CC_ADDF _4028_ (
    .A(_0940_[0]),
    .B(\channels.self [21]),
    .CI(1'h0),
    .CO(_0944_[1]),
    .S(_0946_[0])
  );
  CC_ADDF _4029_ (
    .A(_0940_[10]),
    .B(\channels.self [31]),
    .CI(_0944_[10]),
    .CO(_0944_[11]),
    .S(_0946_[10])
  );
  CC_ADDF _4030_ (
    .A(_0940_[11]),
    .B(\channels.self [32]),
    .CI(_0944_[11]),
    .CO(_0944_[12]),
    .S(_0946_[11])
  );
  CC_ADDF _4031_ (
    .A(_0940_[12]),
    .B(\channels.self [33]),
    .CI(_0944_[12]),
    .CO(_0944_[13]),
    .S(_0946_[12])
  );
  CC_ADDF _4032_ (
    .A(_0940_[13]),
    .B(\channels.self [34]),
    .CI(_0944_[13]),
    .CO(_0944_[14]),
    .S(_0946_[13])
  );
  CC_ADDF _4033_ (
    .A(_0940_[14]),
    .B(\channels.self [35]),
    .CI(_0944_[14]),
    .CO(_0944_[15]),
    .S(_0946_[14])
  );
  CC_ADDF _4034_ (
    .A(_0940_[14]),
    .B(\channels.self [36]),
    .CI(_0944_[15]),
    .CO(_0944_[16]),
    .S(_0946_[15])
  );
  CC_ADDF _4035_ (
    .A(_0940_[14]),
    .B(\channels.self [37]),
    .CI(_0944_[16]),
    .CO(_0944_[17]),
    .S(_0946_[16])
  );
  CC_ADDF _4036_ (
    .A(_0940_[14]),
    .B(\channels.self [38]),
    .CI(_0944_[17]),
    .CO(_0944_[18]),
    .S(_0946_[17])
  );
  CC_ADDF _4037_ (
    .A(_0940_[14]),
    .B(\channels.self [39]),
    .CI(_0944_[18]),
    .CO(_0945_[18]),
    .S(_0946_[18])
  );
  CC_ADDF _4038_ (
    .A(_0940_[1]),
    .B(\channels.self [22]),
    .CI(_0944_[1]),
    .CO(_0944_[2]),
    .S(_0946_[1])
  );
  CC_ADDF _4039_ (
    .A(_0940_[2]),
    .B(\channels.self [23]),
    .CI(_0944_[2]),
    .CO(_0944_[3]),
    .S(_0946_[2])
  );
  CC_ADDF _4040_ (
    .A(_0940_[3]),
    .B(\channels.self [24]),
    .CI(_0944_[3]),
    .CO(_0944_[4]),
    .S(_0946_[3])
  );
  CC_ADDF _4041_ (
    .A(_0940_[4]),
    .B(\channels.self [25]),
    .CI(_0944_[4]),
    .CO(_0944_[5]),
    .S(_0946_[4])
  );
  CC_ADDF _4042_ (
    .A(_0940_[5]),
    .B(\channels.self [26]),
    .CI(_0944_[5]),
    .CO(_0944_[6]),
    .S(_0946_[5])
  );
  CC_ADDF _4043_ (
    .A(_0940_[6]),
    .B(\channels.self [27]),
    .CI(_0944_[6]),
    .CO(_0944_[7]),
    .S(_0946_[6])
  );
  CC_ADDF _4044_ (
    .A(_0940_[7]),
    .B(\channels.self [28]),
    .CI(_0944_[7]),
    .CO(_0944_[8]),
    .S(_0946_[7])
  );
  CC_ADDF _4045_ (
    .A(_0940_[8]),
    .B(\channels.self [29]),
    .CI(_0944_[8]),
    .CO(_0944_[9]),
    .S(_0946_[8])
  );
  CC_ADDF _4046_ (
    .A(_0940_[9]),
    .B(\channels.self [30]),
    .CI(_0944_[9]),
    .CO(_0944_[10]),
    .S(_0946_[9])
  );
  CC_ADDF _4047_ (
    .A(_0940_[0]),
    .B(\channels.self [0]),
    .CI(1'h0),
    .CO(_0947_[1]),
    .S(_0949_[0])
  );
  CC_ADDF _4048_ (
    .A(_0940_[10]),
    .B(\channels.self [10]),
    .CI(_0947_[10]),
    .CO(_0947_[11]),
    .S(_0949_[10])
  );
  CC_ADDF _4049_ (
    .A(_0940_[11]),
    .B(\channels.self [11]),
    .CI(_0947_[11]),
    .CO(_0947_[12]),
    .S(_0949_[11])
  );
  CC_ADDF _4050_ (
    .A(_0940_[12]),
    .B(\channels.self [12]),
    .CI(_0947_[12]),
    .CO(_0947_[13]),
    .S(_0949_[12])
  );
  CC_ADDF _4051_ (
    .A(_0940_[13]),
    .B(\channels.self [13]),
    .CI(_0947_[13]),
    .CO(_0947_[14]),
    .S(_0949_[13])
  );
  CC_ADDF _4052_ (
    .A(_0940_[14]),
    .B(\channels.self [14]),
    .CI(_0947_[14]),
    .CO(_0947_[15]),
    .S(_0949_[14])
  );
  CC_ADDF _4053_ (
    .A(_0940_[14]),
    .B(\channels.self [15]),
    .CI(_0947_[15]),
    .CO(_0947_[16]),
    .S(_0949_[15])
  );
  CC_ADDF _4054_ (
    .A(_0940_[14]),
    .B(\channels.self [16]),
    .CI(_0947_[16]),
    .CO(_0947_[17]),
    .S(_0949_[16])
  );
  CC_ADDF _4055_ (
    .A(_0940_[14]),
    .B(\channels.self [17]),
    .CI(_0947_[17]),
    .CO(_0947_[18]),
    .S(_0949_[17])
  );
  CC_ADDF _4056_ (
    .A(_0940_[14]),
    .B(\channels.self [18]),
    .CI(_0947_[18]),
    .CO(_0947_[19]),
    .S(_0949_[18])
  );
  CC_ADDF _4057_ (
    .A(_0940_[14]),
    .B(\channels.self [19]),
    .CI(_0947_[19]),
    .CO(_0948_[19]),
    .S(_0949_[19])
  );
  CC_ADDF _4058_ (
    .A(_0940_[1]),
    .B(\channels.self [1]),
    .CI(_0947_[1]),
    .CO(_0947_[2]),
    .S(_0949_[1])
  );
  CC_ADDF _4059_ (
    .A(_0940_[2]),
    .B(\channels.self [2]),
    .CI(_0947_[2]),
    .CO(_0947_[3]),
    .S(_0949_[2])
  );
  CC_ADDF _4060_ (
    .A(_0940_[3]),
    .B(\channels.self [3]),
    .CI(_0947_[3]),
    .CO(_0947_[4]),
    .S(_0949_[3])
  );
  CC_ADDF _4061_ (
    .A(_0940_[4]),
    .B(\channels.self [4]),
    .CI(_0947_[4]),
    .CO(_0947_[5]),
    .S(_0949_[4])
  );
  CC_ADDF _4062_ (
    .A(_0940_[5]),
    .B(\channels.self [5]),
    .CI(_0947_[5]),
    .CO(_0947_[6]),
    .S(_0949_[5])
  );
  CC_ADDF _4063_ (
    .A(_0940_[6]),
    .B(\channels.self [6]),
    .CI(_0947_[6]),
    .CO(_0947_[7]),
    .S(_0949_[6])
  );
  CC_ADDF _4064_ (
    .A(_0940_[7]),
    .B(\channels.self [7]),
    .CI(_0947_[7]),
    .CO(_0947_[8]),
    .S(_0949_[7])
  );
  CC_ADDF _4065_ (
    .A(_0940_[8]),
    .B(\channels.self [8]),
    .CI(_0947_[8]),
    .CO(_0947_[9]),
    .S(_0949_[8])
  );
  CC_ADDF _4066_ (
    .A(_0940_[9]),
    .B(\channels.self [9]),
    .CI(_0947_[9]),
    .CO(_0947_[10]),
    .S(_0949_[9])
  );
  CC_ADDF _4067_ (
    .A(_0940_[0]),
    .B(\channels.self [1]),
    .CI(1'h0),
    .CO(_0950_[1]),
    .S(_0952_[0])
  );
  CC_ADDF _4068_ (
    .A(_0940_[10]),
    .B(\channels.self [11]),
    .CI(_0950_[10]),
    .CO(_0950_[11]),
    .S(_0952_[10])
  );
  CC_ADDF _4069_ (
    .A(_0940_[11]),
    .B(\channels.self [12]),
    .CI(_0950_[11]),
    .CO(_0950_[12]),
    .S(_0952_[11])
  );
  CC_ADDF _4070_ (
    .A(_0940_[12]),
    .B(\channels.self [13]),
    .CI(_0950_[12]),
    .CO(_0950_[13]),
    .S(_0952_[12])
  );
  CC_ADDF _4071_ (
    .A(_0940_[13]),
    .B(\channels.self [14]),
    .CI(_0950_[13]),
    .CO(_0950_[14]),
    .S(_0952_[13])
  );
  CC_ADDF _4072_ (
    .A(_0940_[14]),
    .B(\channels.self [15]),
    .CI(_0950_[14]),
    .CO(_0950_[15]),
    .S(_0952_[14])
  );
  CC_ADDF _4073_ (
    .A(_0940_[14]),
    .B(\channels.self [16]),
    .CI(_0950_[15]),
    .CO(_0950_[16]),
    .S(_0952_[15])
  );
  CC_ADDF _4074_ (
    .A(_0940_[14]),
    .B(\channels.self [17]),
    .CI(_0950_[16]),
    .CO(_0950_[17]),
    .S(_0952_[16])
  );
  CC_ADDF _4075_ (
    .A(_0940_[14]),
    .B(\channels.self [18]),
    .CI(_0950_[17]),
    .CO(_0950_[18]),
    .S(_0952_[17])
  );
  CC_ADDF _4076_ (
    .A(_0940_[14]),
    .B(\channels.self [19]),
    .CI(_0950_[18]),
    .CO(_0951_[18]),
    .S(_0952_[18])
  );
  CC_ADDF _4077_ (
    .A(_0940_[1]),
    .B(\channels.self [2]),
    .CI(_0950_[1]),
    .CO(_0950_[2]),
    .S(_0952_[1])
  );
  CC_ADDF _4078_ (
    .A(_0940_[2]),
    .B(\channels.self [3]),
    .CI(_0950_[2]),
    .CO(_0950_[3]),
    .S(_0952_[2])
  );
  CC_ADDF _4079_ (
    .A(_0940_[3]),
    .B(\channels.self [4]),
    .CI(_0950_[3]),
    .CO(_0950_[4]),
    .S(_0952_[3])
  );
  CC_ADDF _4080_ (
    .A(_0940_[4]),
    .B(\channels.self [5]),
    .CI(_0950_[4]),
    .CO(_0950_[5]),
    .S(_0952_[4])
  );
  CC_ADDF _4081_ (
    .A(_0940_[5]),
    .B(\channels.self [6]),
    .CI(_0950_[5]),
    .CO(_0950_[6]),
    .S(_0952_[5])
  );
  CC_ADDF _4082_ (
    .A(_0940_[6]),
    .B(\channels.self [7]),
    .CI(_0950_[6]),
    .CO(_0950_[7]),
    .S(_0952_[6])
  );
  CC_ADDF _4083_ (
    .A(_0940_[7]),
    .B(\channels.self [8]),
    .CI(_0950_[7]),
    .CO(_0950_[8]),
    .S(_0952_[7])
  );
  CC_ADDF _4084_ (
    .A(_0940_[8]),
    .B(\channels.self [9]),
    .CI(_0950_[8]),
    .CO(_0950_[9]),
    .S(_0952_[8])
  );
  CC_ADDF _4085_ (
    .A(_0940_[9]),
    .B(\channels.self [10]),
    .CI(_0950_[9]),
    .CO(_0950_[10]),
    .S(_0952_[9])
  );
  CC_ADDF _4086_ (
    .A(1'h1),
    .B(\channels.control_operators.op_num [1]),
    .CI(1'h0),
    .CO(_0953_[1]),
    .S(_0955_[0])
  );
  CC_ADDF _4087_ (
    .A(1'h0),
    .B(\channels.control_operators.op_num [2]),
    .CI(_0953_[1]),
    .CO(_0953_[2]),
    .S(_0955_[1])
  );
  CC_ADDF _4088_ (
    .A(1'h0),
    .B(\channels.control_operators.op_num [3]),
    .CI(_0953_[2]),
    .CO(_0953_[3]),
    .S(_0955_[2])
  );
  CC_ADDF _4089_ (
    .A(1'h0),
    .B(\channels.control_operators.op_num [4]),
    .CI(_0953_[3]),
    .CO(_0954_[3]),
    .S(_0955_[3])
  );
  CC_ADDF _4090_ (
    .A(1'h1),
    .B(\channels.control_operators.op_num [2]),
    .CI(1'h0),
    .CO(_0956_[1]),
    .S(_0958_[0])
  );
  CC_ADDF _4091_ (
    .A(1'h0),
    .B(\channels.control_operators.op_num [3]),
    .CI(_0956_[1]),
    .CO(_0956_[2]),
    .S(_0958_[1])
  );
  CC_ADDF _4092_ (
    .A(1'h0),
    .B(\channels.control_operators.op_num [4]),
    .CI(_0956_[2]),
    .CO(_0957_[2]),
    .S(_0958_[2])
  );
  CC_ADDF _4093_ (
    .A(1'h1),
    .B(\sample_clk_gen.counter [0]),
    .CI(1'h0),
    .CO(_0959_[1]),
    .S(_0961_[0])
  );
  CC_ADDF _4094_ (
    .A(1'h0),
    .B(\sample_clk_gen.counter [1]),
    .CI(_0959_[1]),
    .CO(_0959_[2]),
    .S(_0961_[1])
  );
  CC_ADDF _4095_ (
    .A(1'h0),
    .B(\sample_clk_gen.counter [2]),
    .CI(_0959_[2]),
    .CO(_0959_[3]),
    .S(_0961_[2])
  );
  CC_ADDF _4096_ (
    .A(1'h0),
    .B(\sample_clk_gen.counter [3]),
    .CI(_0959_[3]),
    .CO(_0959_[4]),
    .S(_0961_[3])
  );
  CC_ADDF _4097_ (
    .A(1'h0),
    .B(\sample_clk_gen.counter [4]),
    .CI(_0959_[4]),
    .CO(_0959_[5]),
    .S(_0961_[4])
  );
  CC_ADDF _4098_ (
    .A(1'h0),
    .B(\sample_clk_gen.counter [5]),
    .CI(_0959_[5]),
    .CO(_0959_[6]),
    .S(_0961_[5])
  );
  CC_ADDF _4099_ (
    .A(1'h0),
    .B(\sample_clk_gen.counter [6]),
    .CI(_0959_[6]),
    .CO(_0959_[7]),
    .S(_0961_[6])
  );
  CC_ADDF _4100_ (
    .A(1'h0),
    .B(\sample_clk_gen.counter [7]),
    .CI(_0959_[7]),
    .CO(_0960_[7]),
    .S(_0961_[7])
  );
  CC_ADDF _4101_ (
    .A(\channels.control_operators.state [0]),
    .B(1'h0),
    .CI(1'h1),
    .CO(_0962_[1]),
    .S(_0964_[0])
  );
  CC_ADDF _4102_ (
    .A(\channels.control_operators.next_state [1]),
    .B(1'h1),
    .CI(_0962_[1]),
    .CO(_0962_[2]),
    .S(_0964_[1])
  );
  CC_ADDF _4103_ (
    .A(\channels.control_operators.next_state [2]),
    .B(1'h1),
    .CI(_0962_[2]),
    .CO(_0962_[3]),
    .S(_0964_[2])
  );
  CC_ADDF _4104_ (
    .A(\channels.control_operators.next_state [3]),
    .B(1'h1),
    .CI(_0962_[3]),
    .CO(_0962_[4]),
    .S(_0964_[3])
  );
  CC_ADDF _4105_ (
    .A(\channels.control_operators.next_state [4]),
    .B(1'h1),
    .CI(_0962_[4]),
    .CO(_0963_[4]),
    .S(_0964_[4])
  );
  CC_ADDF _4106_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [13]),
    .B(\channels.control_operators.operator.feedback_mem.dob [0]),
    .CI(1'h0),
    .CO(_0965_[1]),
    .S(_0967_[0])
  );
  CC_ADDF _4107_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [23]),
    .B(\channels.control_operators.operator.feedback_mem.dob [10]),
    .CI(_0965_[10]),
    .CO(_0965_[11]),
    .S(_0967_[10])
  );
  CC_ADDF _4108_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [24]),
    .B(\channels.control_operators.operator.feedback_mem.dob [11]),
    .CI(_0965_[11]),
    .CO(_0965_[12]),
    .S(_0967_[11])
  );
  CC_ADDF _4109_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [25]),
    .B(\channels.control_operators.operator.feedback_mem.dob [12]),
    .CI(_0965_[12]),
    .CO(_0965_[13]),
    .S(_0967_[12])
  );
  CC_ADDF _4110_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [25]),
    .B(\channels.control_operators.operator.feedback_mem.dob [12]),
    .CI(_0965_[13]),
    .CO(_0966_[13]),
    .S(_0967_[13])
  );
  CC_ADDF _4111_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [14]),
    .B(\channels.control_operators.operator.feedback_mem.dob [1]),
    .CI(_0965_[1]),
    .CO(_0965_[2]),
    .S(_0967_[1])
  );
  CC_ADDF _4112_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [15]),
    .B(\channels.control_operators.operator.feedback_mem.dob [2]),
    .CI(_0965_[2]),
    .CO(_0965_[3]),
    .S(_0967_[2])
  );
  CC_ADDF _4113_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [16]),
    .B(\channels.control_operators.operator.feedback_mem.dob [3]),
    .CI(_0965_[3]),
    .CO(_0965_[4]),
    .S(_0967_[3])
  );
  CC_ADDF _4114_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [17]),
    .B(\channels.control_operators.operator.feedback_mem.dob [4]),
    .CI(_0965_[4]),
    .CO(_0965_[5]),
    .S(_0967_[4])
  );
  CC_ADDF _4115_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [18]),
    .B(\channels.control_operators.operator.feedback_mem.dob [5]),
    .CI(_0965_[5]),
    .CO(_0965_[6]),
    .S(_0967_[5])
  );
  CC_ADDF _4116_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [19]),
    .B(\channels.control_operators.operator.feedback_mem.dob [6]),
    .CI(_0965_[6]),
    .CO(_0965_[7]),
    .S(_0967_[6])
  );
  CC_ADDF _4117_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [20]),
    .B(\channels.control_operators.operator.feedback_mem.dob [7]),
    .CI(_0965_[7]),
    .CO(_0965_[8]),
    .S(_0967_[7])
  );
  CC_ADDF _4118_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [21]),
    .B(\channels.control_operators.operator.feedback_mem.dob [8]),
    .CI(_0965_[8]),
    .CO(_0965_[9]),
    .S(_0967_[8])
  );
  CC_ADDF _4119_ (
    .A(\channels.control_operators.operator.feedback_mem.dob [22]),
    .B(\channels.control_operators.operator.feedback_mem.dob [9]),
    .CI(_0965_[9]),
    .CO(_0965_[10]),
    .S(_0967_[9])
  );
  CC_ADDF _4120_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [15]),
    .B(\channels.control_operators.operator.envelope_generator.env_int_p1 [0]),
    .CI(1'h0),
    .CO(_0968_[1]),
    .S(\channels.control_operators.operator.envelope_generator.env_add_p1 [0])
  );
  CC_ADDF _4121_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [16]),
    .B(\channels.control_operators.operator.envelope_generator.env_int_p1 [1]),
    .CI(_0968_[1]),
    .CO(_0968_[2]),
    .S(\channels.control_operators.operator.envelope_generator.env_add_p1 [1])
  );
  CC_ADDF _4122_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [17]),
    .B(\channels.control_operators.operator.envelope_generator.env_int_p1 [2]),
    .CI(_0968_[2]),
    .CO(_0968_[3]),
    .S(\channels.control_operators.operator.envelope_generator.env_add_p1 [2])
  );
  CC_ADDF _4123_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.env_int_p1 [3]),
    .CI(_0968_[3]),
    .CO(_0968_[4]),
    .S(\channels.control_operators.operator.envelope_generator.env_add_p1 [3])
  );
  CC_ADDF _4124_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.env_int_p1 [4]),
    .CI(_0968_[4]),
    .CO(_0968_[5]),
    .S(\channels.control_operators.operator.envelope_generator.env_add_p1 [4])
  );
  CC_ADDF _4125_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.env_int_p1 [5]),
    .CI(_0968_[5]),
    .CO(_0968_[6]),
    .S(\channels.control_operators.operator.envelope_generator.env_add_p1 [5])
  );
  CC_ADDF _4126_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.env_int_p1 [6]),
    .CI(_0968_[6]),
    .CO(_0968_[7]),
    .S(\channels.control_operators.operator.envelope_generator.env_add_p1 [6])
  );
  CC_ADDF _4127_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.env_int_p1 [7]),
    .CI(_0968_[7]),
    .CO(_0968_[8]),
    .S(\channels.control_operators.operator.envelope_generator.env_add_p1 [7])
  );
  CC_ADDF _4128_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.env_int_p1 [8]),
    .CI(_0968_[8]),
    .CO(_0968_[9]),
    .S(\channels.control_operators.operator.envelope_generator.env_add_p1 [8])
  );
  CC_ADDF _4129_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0968_[9]),
    .CO(_0969_[9]),
    .S(\channels.control_operators.operator.envelope_generator.env_add_p1 [9])
  );
  CC_ADDF _4130_ (
    .A(1'h1),
    .B(\host_if.afifo.wr_addr [0]),
    .CI(1'h0),
    .CO(_0970_[1]),
    .S(\host_if.afifo.next_wr_addr [0])
  );
  CC_ADDF _4131_ (
    .A(1'h0),
    .B(\host_if.afifo.wr_addr [1]),
    .CI(_0970_[1]),
    .CO(_0970_[2]),
    .S(\host_if.afifo.next_wr_addr [1])
  );
  CC_ADDF _4132_ (
    .A(1'h0),
    .B(\host_if.afifo.wr_addr [2]),
    .CI(_0970_[2]),
    .CO(_0970_[3]),
    .S(\host_if.afifo.next_wr_addr [2])
  );
  CC_ADDF _4133_ (
    .A(1'h0),
    .B(\host_if.afifo.wr_addr [3]),
    .CI(_0970_[3]),
    .CO(_0970_[4]),
    .S(\host_if.afifo.next_wr_addr [3])
  );
  CC_ADDF _4134_ (
    .A(1'h0),
    .B(\host_if.afifo.wr_addr [4]),
    .CI(_0970_[4]),
    .CO(_0970_[5]),
    .S(\host_if.afifo.next_wr_addr [4])
  );
  CC_ADDF _4135_ (
    .A(1'h0),
    .B(\host_if.afifo.wr_addr [5]),
    .CI(_0970_[5]),
    .CO(_0970_[6]),
    .S(\host_if.afifo.next_wr_addr [5])
  );
  CC_ADDF _4136_ (
    .A(1'h0),
    .B(\host_if.afifo.wgray [6]),
    .CI(_0970_[6]),
    .CO(_0971_[6]),
    .S(\host_if.afifo.next_wr_addr [6])
  );
  CC_ADDF _4137_ (
    .A(1'h1),
    .B(\host_if.afifo.rd_addr [0]),
    .CI(1'h0),
    .CO(_0972_[1]),
    .S(\host_if.afifo.next_rd_addr [0])
  );
  CC_ADDF _4138_ (
    .A(1'h0),
    .B(\host_if.afifo.rd_addr [1]),
    .CI(_0972_[1]),
    .CO(_0972_[2]),
    .S(\host_if.afifo.next_rd_addr [1])
  );
  CC_ADDF _4139_ (
    .A(1'h0),
    .B(\host_if.afifo.rd_addr [2]),
    .CI(_0972_[2]),
    .CO(_0972_[3]),
    .S(\host_if.afifo.next_rd_addr [2])
  );
  CC_ADDF _4140_ (
    .A(1'h0),
    .B(\host_if.afifo.rd_addr [3]),
    .CI(_0972_[3]),
    .CO(_0972_[4]),
    .S(\host_if.afifo.next_rd_addr [3])
  );
  CC_ADDF _4141_ (
    .A(1'h0),
    .B(\host_if.afifo.rd_addr [4]),
    .CI(_0972_[4]),
    .CO(_0972_[5]),
    .S(\host_if.afifo.next_rd_addr [4])
  );
  CC_ADDF _4142_ (
    .A(1'h0),
    .B(\host_if.afifo.rd_addr [5]),
    .CI(_0972_[5]),
    .CO(_0972_[6]),
    .S(\host_if.afifo.next_rd_addr [5])
  );
  CC_ADDF _4143_ (
    .A(1'h0),
    .B(\host_if.afifo.rd_addr [6]),
    .CI(_0972_[6]),
    .CO(_0973_[6]),
    .S(\host_if.afifo.next_rd_addr [6])
  );
  CC_ADDF _4144_ (
    .A(\channels.control_operators.operator.envelope_generator.am_val_p2 [0]),
    .B(_0974_[0]),
    .CI(1'h0),
    .CO(_0975_[1]),
    .S(_0977_[0])
  );
  CC_ADDF _4145_ (
    .A(1'h0),
    .B(_0974_[10]),
    .CI(_0975_[10]),
    .CO(_0976_[10]),
    .S(_0977_[10])
  );
  CC_ADDF _4146_ (
    .A(\channels.control_operators.operator.envelope_generator.am_val_p2 [1]),
    .B(_0974_[1]),
    .CI(_0975_[1]),
    .CO(_0975_[2]),
    .S(_0977_[1])
  );
  CC_ADDF _4147_ (
    .A(\channels.control_operators.operator.envelope_generator.am_val_p2 [2]),
    .B(_0974_[2]),
    .CI(_0975_[2]),
    .CO(_0975_[3]),
    .S(_0977_[2])
  );
  CC_ADDF _4148_ (
    .A(\channels.control_operators.operator.envelope_generator.am_val_p2 [3]),
    .B(_0974_[3]),
    .CI(_0975_[3]),
    .CO(_0975_[4]),
    .S(_0977_[3])
  );
  CC_ADDF _4149_ (
    .A(\channels.control_operators.operator.envelope_generator.am_val_p2 [4]),
    .B(_0974_[4]),
    .CI(_0975_[4]),
    .CO(_0975_[5]),
    .S(_0977_[4])
  );
  CC_ADDF _4150_ (
    .A(\channels.control_operators.operator.envelope_generator.am_val_p2 [5]),
    .B(_0974_[5]),
    .CI(_0975_[5]),
    .CO(_0975_[6]),
    .S(_0977_[5])
  );
  CC_ADDF _4151_ (
    .A(1'h0),
    .B(_0974_[6]),
    .CI(_0975_[6]),
    .CO(_0975_[7]),
    .S(_0977_[6])
  );
  CC_ADDF _4152_ (
    .A(1'h0),
    .B(_0974_[7]),
    .CI(_0975_[7]),
    .CO(_0975_[8]),
    .S(_0977_[7])
  );
  CC_ADDF _4153_ (
    .A(1'h0),
    .B(_0974_[8]),
    .CI(_0975_[8]),
    .CO(_0975_[9]),
    .S(_0977_[8])
  );
  CC_ADDF _4154_ (
    .A(1'h0),
    .B(_0974_[9]),
    .CI(_0975_[9]),
    .CO(_0975_[10]),
    .S(_0977_[9])
  );
  CC_ADDF _4155_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.rate_tmp2_p0 [2]),
    .B(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [0]),
    .CI(1'h0),
    .CO(_0978_[1]),
    .S(_0818_[2])
  );
  CC_ADDF _4156_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.rate_tmp2_p0 [3]),
    .B(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [1]),
    .CI(_0978_[1]),
    .CO(_0978_[2]),
    .S(_0818_[3])
  );
  CC_ADDF _4157_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [2]),
    .CI(_0978_[2]),
    .CO(_0978_[3]),
    .S(_0818_[4])
  );
  CC_ADDF _4158_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [3]),
    .CI(_0978_[3]),
    .CO(_0978_[4]),
    .S(_0818_[5])
  );
  CC_ADDF _4159_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_0978_[4]),
    .CO(_0979_[4]),
    .S(_0818_[6])
  );
  CC_ADDF _4160_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.rate_tmp2_p0 [2]),
    .B(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [0]),
    .CI(1'h0),
    .CO(_0980_[1]),
    .S(_0982_[0])
  );
  CC_ADDF _4161_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.rate_tmp2_p0 [3]),
    .B(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [1]),
    .CI(_0980_[1]),
    .CO(_0980_[2]),
    .S(_0982_[1])
  );
  CC_ADDF _4162_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [2]),
    .CI(_0980_[2]),
    .CO(_0980_[3]),
    .S(_0982_[2])
  );
  CC_ADDF _4163_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_p0 [3]),
    .CI(_0980_[3]),
    .CO(_0981_[3]),
    .S(_0982_[3])
  );
  CC_ADDF _4164_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [0]),
    .B(_0983_[0]),
    .CI(1'h0),
    .CO(_0984_[1]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [0])
  );
  CC_ADDF _4165_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [10]),
    .B(_0983_[10]),
    .CI(_0984_[10]),
    .CO(_0984_[11]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [10])
  );
  CC_ADDF _4166_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [11]),
    .B(_0983_[11]),
    .CI(_0984_[11]),
    .CO(_0984_[12]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [11])
  );
  CC_ADDF _4167_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [12]),
    .B(_0983_[12]),
    .CI(_0984_[12]),
    .CO(_0984_[13]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [12])
  );
  CC_ADDF _4168_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [13]),
    .B(_0983_[13]),
    .CI(_0984_[13]),
    .CO(_0984_[14]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [13])
  );
  CC_ADDF _4169_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [14]),
    .B(_0983_[14]),
    .CI(_0984_[14]),
    .CO(_0984_[15]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [14])
  );
  CC_ADDF _4170_ (
    .A(1'h0),
    .B(_0983_[15]),
    .CI(_0984_[15]),
    .CO(_0984_[16]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [15])
  );
  CC_ADDF _4171_ (
    .A(1'h0),
    .B(_0983_[16]),
    .CI(_0984_[16]),
    .CO(_0984_[17]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [16])
  );
  CC_ADDF _4172_ (
    .A(1'h0),
    .B(_0983_[17]),
    .CI(_0984_[17]),
    .CO(_0985_[17]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [17])
  );
  CC_ADDF _4173_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [1]),
    .B(_0983_[1]),
    .CI(_0984_[1]),
    .CO(_0984_[2]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [1])
  );
  CC_ADDF _4174_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [2]),
    .B(_0983_[2]),
    .CI(_0984_[2]),
    .CO(_0984_[3]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [2])
  );
  CC_ADDF _4175_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [3]),
    .B(_0983_[3]),
    .CI(_0984_[3]),
    .CO(_0984_[4]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [3])
  );
  CC_ADDF _4176_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [4]),
    .B(_0983_[4]),
    .CI(_0984_[4]),
    .CO(_0984_[5]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [4])
  );
  CC_ADDF _4177_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [5]),
    .B(_0983_[5]),
    .CI(_0984_[5]),
    .CO(_0984_[6]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [5])
  );
  CC_ADDF _4178_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [6]),
    .B(_0983_[6]),
    .CI(_0984_[6]),
    .CO(_0984_[7]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [6])
  );
  CC_ADDF _4179_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [7]),
    .B(_0983_[7]),
    .CI(_0984_[7]),
    .CO(_0984_[8]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [7])
  );
  CC_ADDF _4180_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [8]),
    .B(_0983_[8]),
    .CI(_0984_[8]),
    .CO(_0984_[9]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [8])
  );
  CC_ADDF _4181_ (
    .A(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_p1 [9]),
    .B(_0983_[9]),
    .CI(_0984_[9]),
    .CO(_0984_[10]),
    .S(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [9])
  );
  CC_ADDF _4182_ (
    .A(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [3]),
    .B(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [0]),
    .CI(1'h0),
    .CO(_0986_[1]),
    .S(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [3])
  );
  CC_ADDF _4183_ (
    .A(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [4]),
    .B(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [1]),
    .CI(_0986_[1]),
    .CO(_0986_[2]),
    .S(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [4])
  );
  CC_ADDF _4184_ (
    .A(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [5]),
    .B(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [2]),
    .CI(_0986_[2]),
    .CO(_0986_[3]),
    .S(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [5])
  );
  CC_ADDF _4185_ (
    .A(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [6]),
    .B(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .CI(_0986_[3]),
    .CO(_0987_[3]),
    .S(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [7])
  );
  CC_ADDF _4186_ (
    .A(1'h1),
    .B(\channels.control_operators.operator.envelope_generator.state_mem.self [1]),
    .CI(1'h0),
    .CO(_0988_[1]),
    .S(_0990_[0])
  );
  CC_ADDF _4187_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.state_mem.self [2]),
    .CI(_0988_[1]),
    .CO(_0988_[2]),
    .S(_0990_[1])
  );
  CC_ADDF _4188_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.state_mem.self [3]),
    .CI(_0988_[2]),
    .CO(_0988_[3]),
    .S(_0990_[2])
  );
  CC_ADDF _4189_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.state_mem.self [4]),
    .CI(_0988_[3]),
    .CO(_0988_[4]),
    .S(_0990_[3])
  );
  CC_ADDF _4190_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.state_mem.self [5]),
    .CI(_0988_[4]),
    .CO(_0989_[4]),
    .S(_0990_[4])
  );
  CC_ADDF _4191_ (
    .A(1'h1),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [0]),
    .CI(1'h0),
    .CO(_0991_[1]),
    .S(_0993_[0])
  );
  CC_ADDF _4192_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [2]),
    .CI(_0991_[10]),
    .CO(_0991_[11]),
    .S(_0993_[10])
  );
  CC_ADDF _4193_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [3]),
    .CI(_0991_[11]),
    .CO(_0991_[12]),
    .S(_0993_[11])
  );
  CC_ADDF _4194_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [4]),
    .CI(_0991_[12]),
    .CO(_0991_[13]),
    .S(_0993_[12])
  );
  CC_ADDF _4195_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [5]),
    .CI(_0991_[13]),
    .CO(_0992_[13]),
    .S(_0993_[13])
  );
  CC_ADDF _4196_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [1]),
    .CI(_0991_[1]),
    .CO(_0991_[2]),
    .S(_0993_[1])
  );
  CC_ADDF _4197_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [2]),
    .CI(_0991_[2]),
    .CO(_0991_[3]),
    .S(_0993_[2])
  );
  CC_ADDF _4198_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [3]),
    .CI(_0991_[3]),
    .CO(_0991_[4]),
    .S(_0993_[3])
  );
  CC_ADDF _4199_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [4]),
    .CI(_0991_[4]),
    .CO(_0991_[5]),
    .S(_0993_[4])
  );
  CC_ADDF _4200_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [5]),
    .CI(_0991_[5]),
    .CO(_0991_[6]),
    .S(_0993_[5])
  );
  CC_ADDF _4201_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [6]),
    .CI(_0991_[6]),
    .CO(_0991_[7]),
    .S(_0993_[6])
  );
  CC_ADDF _4202_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [7]),
    .CI(_0991_[7]),
    .CO(_0991_[8]),
    .S(_0993_[7])
  );
  CC_ADDF _4203_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [0]),
    .CI(_0991_[8]),
    .CO(_0991_[9]),
    .S(_0993_[8])
  );
  CC_ADDF _4204_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [1]),
    .CI(_0991_[9]),
    .CO(_0991_[10]),
    .S(_0993_[9])
  );
  CC_ADDF _4205_ (
    .A(1'h1),
    .B(_0810_[2]),
    .CI(1'h0),
    .CO(_0994_[1]),
    .S(_0996_[0])
  );
  CC_ADDF _4206_ (
    .A(1'h0),
    .B(_0810_[3]),
    .CI(_0994_[1]),
    .CO(_0994_[2]),
    .S(_0996_[1])
  );
  CC_ADDF _4207_ (
    .A(1'h1),
    .B(_0810_[4]),
    .CI(_0994_[2]),
    .CO(_0994_[3]),
    .S(_0996_[2])
  );
  CC_ADDF _4208_ (
    .A(1'h1),
    .B(_0810_[5]),
    .CI(_0994_[3]),
    .CO(_0995_[3]),
    .S(_0996_[3])
  );
  CC_ADDF _4209_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [10]),
    .CI(1'h0),
    .CO(_0997_[1]),
    .S(_0999_[0])
  );
  CC_ADDF _4210_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [11]),
    .CI(_0997_[1]),
    .CO(_0997_[2]),
    .S(_0999_[1])
  );
  CC_ADDF _4211_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [12]),
    .CI(_0997_[2]),
    .CO(_0997_[3]),
    .S(_0999_[2])
  );
  CC_ADDF _4212_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [13]),
    .CI(_0997_[3]),
    .CO(_0997_[4]),
    .S(_0999_[3])
  );
  CC_ADDF _4213_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [14]),
    .CI(_0997_[4]),
    .CO(_0997_[5]),
    .S(_0999_[4])
  );
  CC_ADDF _4214_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [15]),
    .CI(_0997_[5]),
    .CO(_0997_[6]),
    .S(_0999_[5])
  );
  CC_ADDF _4215_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [16]),
    .CI(_0997_[6]),
    .CO(_0997_[7]),
    .S(_0999_[6])
  );
  CC_ADDF _4216_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [17]),
    .CI(_0997_[7]),
    .CO(_0997_[8]),
    .S(_0999_[7])
  );
  CC_ADDF _4217_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [18]),
    .CI(_0997_[8]),
    .CO(_0997_[9]),
    .S(_0999_[8])
  );
  CC_ADDF _4218_ (
    .A(1'h0),
    .B(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [19]),
    .CI(_0997_[9]),
    .CO(_0998_[9]),
    .S(_0999_[9])
  );
  CC_ADDF _4219_ (
    .A(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [3]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [0]),
    .CI(1'h0),
    .CO(_1000_[1]),
    .S(_1002_[0])
  );
  CC_ADDF _4220_ (
    .A(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [4]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [1]),
    .CI(_1000_[1]),
    .CO(_1000_[2]),
    .S(_1002_[1])
  );
  CC_ADDF _4221_ (
    .A(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [5]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [2]),
    .CI(_1000_[2]),
    .CO(_1000_[3]),
    .S(_1002_[2])
  );
  CC_ADDF _4222_ (
    .A(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [6]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [3]),
    .CI(_1000_[3]),
    .CO(_1000_[4]),
    .S(_1002_[3])
  );
  CC_ADDF _4223_ (
    .A(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [7]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [4]),
    .CI(_1000_[4]),
    .CO(_1000_[5]),
    .S(_1002_[4])
  );
  CC_ADDF _4224_ (
    .A(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [8]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [5]),
    .CI(_1000_[5]),
    .CO(_1000_[6]),
    .S(_1002_[5])
  );
  CC_ADDF _4225_ (
    .A(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [9]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [6]),
    .CI(_1000_[6]),
    .CO(_1000_[7]),
    .S(_1002_[6])
  );
  CC_ADDF _4226_ (
    .A(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [10]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [7]),
    .CI(_1000_[7]),
    .CO(_1000_[8]),
    .S(_1002_[7])
  );
  CC_ADDF _4227_ (
    .A(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [11]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [8]),
    .CI(_1000_[8]),
    .CO(_1000_[9]),
    .S(_1002_[8])
  );
  CC_ADDF _4228_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_1000_[9]),
    .CO(_1001_[9]),
    .S(_1002_[9])
  );
  CC_ADDF _4229_ (
    .A(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [3]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [0]),
    .CI(1'h0),
    .CO(_1003_[1]),
    .S(_1005_[0])
  );
  CC_ADDF _4230_ (
    .A(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [4]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [1]),
    .CI(_1003_[1]),
    .CO(_1003_[2]),
    .S(_1005_[1])
  );
  CC_ADDF _4231_ (
    .A(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [5]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [2]),
    .CI(_1003_[2]),
    .CO(_1003_[3]),
    .S(_1005_[2])
  );
  CC_ADDF _4232_ (
    .A(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [6]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [3]),
    .CI(_1003_[3]),
    .CO(_1003_[4]),
    .S(_1005_[3])
  );
  CC_ADDF _4233_ (
    .A(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [7]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [4]),
    .CI(_1003_[4]),
    .CO(_1003_[5]),
    .S(_1005_[4])
  );
  CC_ADDF _4234_ (
    .A(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [8]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [5]),
    .CI(_1003_[5]),
    .CO(_1003_[6]),
    .S(_1005_[5])
  );
  CC_ADDF _4235_ (
    .A(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [9]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [6]),
    .CI(_1003_[6]),
    .CO(_1003_[7]),
    .S(_1005_[6])
  );
  CC_ADDF _4236_ (
    .A(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [10]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [7]),
    .CI(_1003_[7]),
    .CO(_1003_[8]),
    .S(_1005_[7])
  );
  CC_ADDF _4237_ (
    .A(\channels.control_operators.operator.phase_generator.log_sin_out_p5 [11]),
    .B(\channels.control_operators.operator.phase_generator.env_p5 [8]),
    .CI(_1003_[8]),
    .CO(_1003_[9]),
    .S(_1005_[8])
  );
  CC_ADDF _4238_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_1003_[9]),
    .CO(_1004_[9]),
    .S(_1005_[9])
  );
  CC_BUFG _4239_ (
    .I(_1006_),
    .O(\channels.ch_abcd_cnt_mem.bankb_sr.clk )
  );
  CC_BUFG _4240_ (
    .I(_1007_),
    .O(\host_if.afifo.i_wclk )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h1),
    .SR_VAL(1'h1)
  ) _4241_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\reset_sync.r1 ),
    .EN(1'h1),
    .Q(\reset_sync.r2 ),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h1),
    .SR_VAL(1'h1)
  ) _4242_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\reset_sync.r0 ),
    .EN(1'h1),
    .Q(\reset_sync.r1 ),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h1),
    .SR_VAL(1'h1)
  ) _4243_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(1'h0),
    .EN(1'h1),
    .Q(\reset_sync.r0 ),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4244_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0352_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4245_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0352_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4246_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0352_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4247_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0353_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4248_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0353_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4249_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0353_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4250_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0350_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4251_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0350_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4252_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0350_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4253_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.next_wr_addr [0]),
    .EN(_0078_),
    .Q(\host_if.afifo.wr_addr [0]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4254_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.next_wr_addr [1]),
    .EN(_0078_),
    .Q(\host_if.afifo.wr_addr [1]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4255_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.next_wr_addr [2]),
    .EN(_0078_),
    .Q(\host_if.afifo.wr_addr [2]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4256_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.next_wr_addr [3]),
    .EN(_0078_),
    .Q(\host_if.afifo.wr_addr [3]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4257_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.next_wr_addr [4]),
    .EN(_0078_),
    .Q(\host_if.afifo.wr_addr [4]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4258_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.next_wr_addr [5]),
    .EN(_0078_),
    .Q(\host_if.afifo.wr_addr [5]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h1)
  ) _4259_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.lcl_rd_empty ),
    .EN(1'h1),
    .Q(\host_if.afifo.o_rd_empty ),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4260_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray_cross [0]),
    .EN(1'h1),
    .Q(\host_if.afifo.rd_wgray [0]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4261_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray_cross [1]),
    .EN(1'h1),
    .Q(\host_if.afifo.rd_wgray [1]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4262_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray_cross [2]),
    .EN(1'h1),
    .Q(\host_if.afifo.rd_wgray [2]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4263_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray_cross [3]),
    .EN(1'h1),
    .Q(\host_if.afifo.rd_wgray [3]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4264_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray_cross [4]),
    .EN(1'h1),
    .Q(\host_if.afifo.rd_wgray [4]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4265_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray_cross [5]),
    .EN(1'h1),
    .Q(\host_if.afifo.rd_wgray [5]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4266_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray_cross [6]),
    .EN(1'h1),
    .Q(\host_if.afifo.rd_wgray [6]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4267_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray [0]),
    .EN(1'h1),
    .Q(\host_if.afifo.wgray_cross [0]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4268_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray [1]),
    .EN(1'h1),
    .Q(\host_if.afifo.wgray_cross [1]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4269_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray [2]),
    .EN(1'h1),
    .Q(\host_if.afifo.wgray_cross [2]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4270_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray [3]),
    .EN(1'h1),
    .Q(\host_if.afifo.wgray_cross [3]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4271_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray [4]),
    .EN(1'h1),
    .Q(\host_if.afifo.wgray_cross [4]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4272_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray [5]),
    .EN(1'h1),
    .Q(\host_if.afifo.wgray_cross [5]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4273_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.wgray [6]),
    .EN(1'h1),
    .Q(\host_if.afifo.wgray_cross [6]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4274_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray_cross [0]),
    .EN(1'h1),
    .Q(\host_if.afifo.wr_rgray [0]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4275_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray_cross [1]),
    .EN(1'h1),
    .Q(\host_if.afifo.wr_rgray [1]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4276_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray_cross [2]),
    .EN(1'h1),
    .Q(\host_if.afifo.wr_rgray [2]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4277_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray_cross [3]),
    .EN(1'h1),
    .Q(\host_if.afifo.wr_rgray [3]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4278_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray_cross [4]),
    .EN(1'h1),
    .Q(\host_if.afifo.wr_rgray [4]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4279_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray_cross [5]),
    .EN(1'h1),
    .Q(\host_if.afifo.wr_rgray [5]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4280_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray_cross [6]),
    .EN(1'h1),
    .Q(\host_if.afifo.wr_rgray [6]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4281_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray [0]),
    .EN(1'h1),
    .Q(\host_if.afifo.rgray_cross [0]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4282_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray [1]),
    .EN(1'h1),
    .Q(\host_if.afifo.rgray_cross [1]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4283_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray [2]),
    .EN(1'h1),
    .Q(\host_if.afifo.rgray_cross [2]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4284_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray [3]),
    .EN(1'h1),
    .Q(\host_if.afifo.rgray_cross [3]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4285_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray [4]),
    .EN(1'h1),
    .Q(\host_if.afifo.rgray_cross [4]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4286_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rgray [5]),
    .EN(1'h1),
    .Q(\host_if.afifo.rgray_cross [5]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _4287_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.rd_addr [6]),
    .EN(1'h1),
    .Q(\host_if.afifo.rgray_cross [6]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4288_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.next_rd_addr [0]),
    .EN(_0277_),
    .Q(\host_if.afifo.rd_addr [0]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4289_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.next_rd_addr [1]),
    .EN(_0277_),
    .Q(\host_if.afifo.rd_addr [1]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4290_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.next_rd_addr [2]),
    .EN(_0277_),
    .Q(\host_if.afifo.rd_addr [2]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4291_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.next_rd_addr [3]),
    .EN(_0277_),
    .Q(\host_if.afifo.rd_addr [3]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4292_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.next_rd_addr [4]),
    .EN(_0277_),
    .Q(\host_if.afifo.rd_addr [4]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4293_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.next_rd_addr [5]),
    .EN(_0277_),
    .Q(\host_if.afifo.rd_addr [5]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4294_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0072_),
    .EN(_0277_),
    .Q(\host_if.afifo.rgray [0]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4295_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0073_),
    .EN(_0277_),
    .Q(\host_if.afifo.rgray [1]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4296_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0074_),
    .EN(_0277_),
    .Q(\host_if.afifo.rgray [2]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4297_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0075_),
    .EN(_0277_),
    .Q(\host_if.afifo.rgray [3]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4298_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0076_),
    .EN(_0277_),
    .Q(\host_if.afifo.rgray [4]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4299_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0077_),
    .EN(_0277_),
    .Q(\host_if.afifo.rgray [5]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4300_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\host_if.afifo.next_rd_addr [6]),
    .EN(_0277_),
    .Q(\host_if.afifo.rd_addr [6]),
    .SR(\reset_sync.r2 )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4301_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.wr_p1 ),
    .EN(1'h1),
    .Q(\host_if.wr_p2 ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4302_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.din [0]),
    .EN(1'h1),
    .Q(\host_if.afifo.i_wr_data [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4303_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.din [1]),
    .EN(1'h1),
    .Q(\host_if.afifo.i_wr_data [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4304_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.din [2]),
    .EN(1'h1),
    .Q(\host_if.afifo.i_wr_data [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4305_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.din [3]),
    .EN(1'h1),
    .Q(\host_if.afifo.i_wr_data [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4306_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.din [4]),
    .EN(1'h1),
    .Q(\host_if.afifo.i_wr_data [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4307_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.din [5]),
    .EN(1'h1),
    .Q(\host_if.afifo.i_wr_data [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4308_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.din [6]),
    .EN(1'h1),
    .Q(\host_if.afifo.i_wr_data [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4309_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.din [7]),
    .EN(1'h1),
    .Q(\host_if.afifo.i_wr_data [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4310_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.address [0]),
    .EN(1'h1),
    .Q(\host_if.address_p1 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4311_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.address [1]),
    .EN(1'h1),
    .Q(\host_if.address_p1 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4312_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.wr_n ),
    .EN(1'h1),
    .Q(\host_if.wr_p1_n ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4313_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.cs_n ),
    .EN(1'h1),
    .Q(\host_if.cs_p1_n ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4314_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0081_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.addra [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4315_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0082_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.addra [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4316_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0083_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.addra [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4317_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0084_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.addra [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4318_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0085_),
    .EN(1'h1),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4319_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0086_),
    .EN(1'h1),
    .Q(\channels.control_operators.opl3_reg_wr [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4320_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0087_),
    .EN(1'h1),
    .Q(\channels.control_operators.opl3_reg_wr [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4321_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0088_),
    .EN(1'h1),
    .Q(\channels.control_operators.opl3_reg_wr [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4322_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0089_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.banka ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4323_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0303_),
    .Q(\leds.led [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4324_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1638_[0]),
    .EN(1'h1),
    .Q(\channels.control_operators.sample_clk_en ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4325_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0348_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4326_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0348_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4327_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0348_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4328_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0349_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4329_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0349_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4330_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0349_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4331_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0403_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4332_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0403_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4333_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0403_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4334_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0403_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4335_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0403_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4336_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0403_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4337_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0403_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4338_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0403_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4339_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0796_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4340_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0796_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4341_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0796_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[20] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4342_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0795_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4343_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0795_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4344_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0795_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4345_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0793_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4346_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0793_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4347_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0793_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4348_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0792_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4349_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0792_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4350_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0792_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4351_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0791_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4352_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0791_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4353_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0791_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4354_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0790_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4355_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0790_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4356_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0790_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4357_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0789_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4358_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0789_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4359_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0789_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4360_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0788_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4361_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0788_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4362_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0788_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4363_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0404_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4364_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0404_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4365_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0404_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4366_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0404_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4367_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0404_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4368_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0404_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4369_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0404_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4370_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0404_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4371_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0787_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4372_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0787_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4373_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0787_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4374_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0786_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4375_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0786_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4376_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0786_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4377_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0785_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4378_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0785_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4379_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0785_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4380_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0396_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4381_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0396_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4382_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0396_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4383_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0396_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4384_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0396_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4385_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0396_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4386_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0396_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4387_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0396_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4388_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0784_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4389_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0784_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4390_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0784_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4391_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0398_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4392_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0398_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4393_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0398_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4394_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0398_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4395_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0398_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4396_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0398_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4397_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0398_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4398_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0398_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4399_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0416_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4400_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0416_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4401_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0416_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4402_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0416_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4403_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0416_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4404_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0416_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4405_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0416_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4406_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0416_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4407_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0804_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4408_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0804_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4409_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0804_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4410_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0397_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4411_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0397_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4412_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0397_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4413_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0397_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4414_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0397_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4415_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0397_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4416_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0397_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4417_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0397_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4418_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0415_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4419_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0415_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4420_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0415_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4421_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0415_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4422_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0415_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4423_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0415_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4424_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0415_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4425_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0415_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4426_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0803_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4427_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0803_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4428_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0803_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4429_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0802_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4430_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0802_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4431_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0802_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4432_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0801_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4433_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0801_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4434_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0801_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4435_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0800_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4436_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0800_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4437_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0800_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4438_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0799_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4439_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0799_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4440_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0799_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4441_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0798_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4442_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0798_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4443_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0798_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4444_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0797_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4445_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0797_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4446_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0797_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[21] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4447_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0794_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4448_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0794_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4449_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0794_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4450_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0780_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4451_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0780_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4452_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0780_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4453_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0414_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4454_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0414_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4455_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0414_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4456_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0414_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4457_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0414_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4458_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0414_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4459_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0414_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4460_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0414_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4461_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0771_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4462_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0771_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4463_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0771_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[20] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4464_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0770_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4465_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0770_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4466_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0770_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4467_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0768_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4468_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0768_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4469_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0768_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4470_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0767_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4471_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0767_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4472_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0767_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4473_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0766_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4474_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0766_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4475_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0766_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4476_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0765_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4477_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0765_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4478_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0765_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4479_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0764_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4480_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0764_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4481_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0764_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4482_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0763_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4483_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0763_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4484_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0763_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4485_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0762_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4486_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0762_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4487_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0762_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4488_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0761_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4489_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0761_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4490_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0761_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4491_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0760_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4492_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0760_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4493_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0760_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4494_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0759_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4495_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0759_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4496_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0759_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4497_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0779_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4498_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0779_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4499_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0779_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4500_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0778_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4501_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0778_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4502_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0778_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4503_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0777_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4504_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0777_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4505_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0777_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4506_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0776_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4507_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0776_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4508_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0776_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4509_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0775_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4510_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0775_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4511_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0775_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4512_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0774_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4513_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0774_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4514_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0774_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4515_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0773_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4516_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0773_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4517_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0773_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4518_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0772_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4519_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0772_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4520_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0772_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[21] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4521_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0769_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4522_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0769_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4523_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0769_),
    .Q(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4524_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0755_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4525_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0755_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4526_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0755_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4527_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0755_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4528_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0755_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4529_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0755_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4530_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0755_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4531_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0755_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4532_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0417_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4533_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0417_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4534_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0417_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4535_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0417_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4536_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0417_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4537_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0417_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4538_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0417_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4539_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0417_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4540_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0746_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4541_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0746_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4542_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0746_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4543_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0746_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4544_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0746_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4545_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0746_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4546_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0746_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4547_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0746_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[20] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4548_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0745_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4549_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0745_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4550_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0745_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4551_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0745_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4552_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0745_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4553_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0745_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4554_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0745_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4555_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0745_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4556_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0743_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4557_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0743_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4558_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0743_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4559_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0743_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4560_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0743_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4561_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0743_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4562_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0743_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4563_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0743_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4564_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0742_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4565_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0742_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4566_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0742_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4567_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0742_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4568_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0742_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4569_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0742_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4570_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0742_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4571_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0742_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4572_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0741_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4573_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0741_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4574_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0741_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4575_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0741_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4576_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0741_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4577_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0741_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4578_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0741_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4579_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0741_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4580_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0740_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4581_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0740_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4582_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0740_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4583_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0740_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4584_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0740_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4585_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0740_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4586_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0740_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4587_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0740_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4588_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0739_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4589_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0739_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4590_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0739_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4591_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0739_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4592_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0739_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4593_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0739_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4594_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0739_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4595_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0739_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4596_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0738_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4597_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0738_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4598_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0738_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4599_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0738_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4600_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0738_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4601_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0738_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4602_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0738_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4603_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0738_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4604_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0737_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4605_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0737_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4606_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0737_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4607_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0737_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4608_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0737_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4609_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0737_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4610_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0737_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4611_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0737_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4612_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0736_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4613_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0736_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4614_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0736_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4615_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0736_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4616_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0736_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4617_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0736_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4618_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0736_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4619_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0736_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4620_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0735_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4621_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0735_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4622_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0735_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4623_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0735_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4624_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0735_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4625_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0735_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4626_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0735_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4627_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0735_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4628_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0734_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4629_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0734_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4630_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0734_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4631_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0734_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4632_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0734_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4633_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0734_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4634_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0734_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4635_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0734_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4636_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0754_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4637_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0754_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4638_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0754_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4639_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0754_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4640_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0754_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4641_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0754_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4642_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0754_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4643_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0754_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4644_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0753_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4645_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0753_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4646_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0753_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4647_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0753_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4648_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0753_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4649_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0753_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4650_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0753_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4651_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0753_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4652_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0752_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4653_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0752_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4654_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0752_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4655_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0752_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4656_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0752_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4657_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0752_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4658_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0752_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4659_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0752_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4660_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0751_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4661_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0751_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4662_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0751_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4663_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0751_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4664_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0751_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4665_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0751_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4666_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0751_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4667_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0751_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4668_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0750_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4669_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0750_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4670_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0750_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4671_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0750_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4672_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0750_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4673_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0750_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4674_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0750_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4675_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0750_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4676_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0749_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4677_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0749_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4678_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0749_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4679_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0749_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4680_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0749_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4681_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0749_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4682_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0749_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4683_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0749_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4684_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0748_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4685_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0748_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4686_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0748_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4687_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0748_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4688_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0748_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4689_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0748_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4690_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0748_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4691_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0748_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4692_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0747_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4693_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0747_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4694_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0747_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4695_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0747_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4696_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0747_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4697_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0747_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4698_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0747_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4699_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0747_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[21] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4700_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0744_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4701_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0744_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4702_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0744_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4703_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0744_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4704_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0744_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4705_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0744_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4706_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0744_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4707_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0744_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4708_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0725_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4709_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0725_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4710_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0725_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4711_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0725_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4712_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0725_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4713_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0725_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4714_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0725_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4715_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0725_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4716_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0345_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4717_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0345_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4718_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0345_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4719_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0344_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4720_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0344_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4721_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0344_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4722_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0716_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4723_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0716_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4724_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0716_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4725_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0716_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4726_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0716_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4727_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0716_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4728_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0716_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4729_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0716_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[20] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4730_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0715_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4731_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0715_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4732_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0715_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4733_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0715_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4734_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0715_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4735_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0715_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4736_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0715_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4737_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0715_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4738_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0713_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4739_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0713_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4740_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0713_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4741_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0713_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4742_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0713_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4743_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0713_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4744_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0713_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4745_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0713_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4746_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0712_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4747_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0712_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4748_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0712_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4749_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0712_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4750_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0712_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4751_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0712_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4752_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0712_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4753_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0712_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4754_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0711_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4755_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0711_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4756_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0711_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4757_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0711_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4758_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0711_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4759_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0711_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4760_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0711_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4761_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0711_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4762_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0710_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4763_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0710_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4764_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0710_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4765_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0710_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4766_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0710_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4767_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0710_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4768_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0710_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4769_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0710_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4770_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0709_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4771_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0709_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4772_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0709_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4773_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0709_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4774_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0709_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4775_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0709_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4776_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0709_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4777_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0709_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4778_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0708_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4779_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0708_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4780_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0708_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4781_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0708_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4782_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0708_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4783_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0708_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4784_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0708_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4785_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0708_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4786_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0707_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4787_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0707_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4788_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0707_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4789_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0707_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4790_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0707_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4791_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0707_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4792_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0707_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4793_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0707_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4794_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0347_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4795_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0347_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4796_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0347_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4797_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0706_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4798_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0706_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4799_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0706_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4800_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0706_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4801_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0706_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4802_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0706_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4803_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0706_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4804_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0706_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4805_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0705_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4806_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0705_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4807_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0705_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4808_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0705_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4809_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0705_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4810_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0705_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4811_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0705_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4812_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0705_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4813_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0704_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4814_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0704_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4815_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0704_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4816_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0704_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4817_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0704_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4818_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0704_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4819_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0704_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4820_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0704_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4821_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0724_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4822_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0724_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4823_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0724_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4824_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0724_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4825_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0724_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4826_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0724_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4827_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0724_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4828_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0724_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4829_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0723_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4830_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0723_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4831_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0723_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4832_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0723_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4833_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0723_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4834_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0723_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4835_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0723_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4836_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0723_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4837_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0722_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4838_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0722_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4839_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0722_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4840_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0722_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4841_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0722_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4842_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0722_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4843_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0722_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4844_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0722_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4845_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0721_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4846_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0721_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4847_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0721_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4848_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0721_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4849_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0721_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4850_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0721_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4851_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0721_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4852_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0721_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4853_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0720_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4854_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0720_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4855_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0720_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4856_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0720_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4857_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0720_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4858_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0720_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4859_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0720_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4860_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0720_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4861_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0719_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4862_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0719_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4863_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0719_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4864_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0719_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4865_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0719_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4866_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0719_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4867_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0719_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4868_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0719_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4869_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0718_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4870_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0718_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4871_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0718_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4872_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0718_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4873_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0718_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4874_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0718_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4875_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0718_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4876_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0718_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4877_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0717_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4878_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0717_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4879_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0717_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4880_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0717_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4881_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0717_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4882_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0717_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4883_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0717_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4884_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0717_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[21] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4885_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0714_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4886_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0714_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4887_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0714_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4888_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0714_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4889_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0714_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4890_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0714_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4891_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0714_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4892_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0714_),
    .Q(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4893_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0695_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[9] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4894_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0346_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4895_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0346_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4896_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0346_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4897_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0685_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[16] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4898_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0684_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[15] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4899_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0683_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[14] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4900_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0682_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[13] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4901_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0681_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[12] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4902_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0680_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[11] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4903_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0679_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[10] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4904_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0678_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[0] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4905_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0694_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[8] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4906_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0693_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[7] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4907_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0692_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[6] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4908_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0691_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[5] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4909_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0690_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[4] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4910_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0689_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[3] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4911_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0688_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[2] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4912_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0687_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[1] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4913_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0686_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[17] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4914_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0676_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[9] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4915_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0666_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[16] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4916_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0665_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[15] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4917_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0664_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[14] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4918_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0663_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[13] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4919_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0662_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[12] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4920_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0661_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[11] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4921_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0660_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[10] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4922_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0659_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[0] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4923_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0430_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4924_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0430_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4925_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0430_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4926_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0430_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4927_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0430_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4928_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0430_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4929_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0430_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4930_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0430_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4931_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0675_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[8] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4932_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0674_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[7] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4933_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0673_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[6] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4934_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0672_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[5] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4935_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0671_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[4] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4936_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0670_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[3] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4937_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0669_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[2] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4938_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0668_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[1] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4939_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0667_),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[17] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4940_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0657_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4941_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0657_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4942_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0657_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4943_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0657_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4944_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0359_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4945_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0359_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4946_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0359_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4947_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0360_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4948_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0360_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4949_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0360_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4950_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0406_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4951_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0406_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4952_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0406_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4953_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0406_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4954_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0406_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4955_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0406_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4956_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0406_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4957_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0406_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4958_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0090_),
    .EN(1'h1),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4959_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0091_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4960_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0092_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4961_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0093_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4962_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0094_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4963_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0095_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4964_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0096_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4965_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0097_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4966_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0431_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4967_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0431_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4968_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0431_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4969_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0431_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4970_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0431_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4971_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0431_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4972_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0431_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4973_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0431_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4974_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0098_),
    .EN(1'h1),
    .Q(\sample_clk_gen.counter [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4975_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0099_),
    .EN(1'h1),
    .Q(\sample_clk_gen.counter [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4976_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0100_),
    .EN(1'h1),
    .Q(\sample_clk_gen.counter [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4977_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0101_),
    .EN(1'h1),
    .Q(\sample_clk_gen.counter [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4978_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0102_),
    .EN(1'h1),
    .Q(\sample_clk_gen.counter [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4979_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0103_),
    .EN(1'h1),
    .Q(\sample_clk_gen.counter [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4980_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0104_),
    .EN(1'h1),
    .Q(\sample_clk_gen.counter [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4981_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0105_),
    .EN(1'h1),
    .Q(\sample_clk_gen.counter [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4982_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0106_),
    .EN(1'h1),
    .Q(\channels.control_operators.opl3_reg_wr [17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4983_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0647_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4984_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0647_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4985_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0647_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4986_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0647_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[16] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4987_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0646_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4988_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0646_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4989_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0646_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4990_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0646_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4991_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0645_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4992_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0645_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4993_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0645_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4994_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0645_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4995_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0342_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4996_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0342_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4997_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0342_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4998_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0644_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _4999_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0644_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5000_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0644_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5001_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0644_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5002_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0643_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5003_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0643_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5004_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0643_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5005_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0643_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5006_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0642_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5007_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0642_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5008_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0642_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5009_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0642_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5010_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0641_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5011_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0641_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5012_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0641_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5013_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0641_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5014_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0640_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5015_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0640_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5016_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0640_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5017_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0640_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5018_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0656_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5019_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0656_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5020_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0656_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5021_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0656_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5022_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0655_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5023_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0655_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5024_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0655_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5025_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0655_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5026_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0654_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5027_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0654_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5028_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0654_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5029_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0654_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5030_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0653_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5031_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0653_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5032_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0653_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5033_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0653_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5034_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0652_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5035_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0652_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5036_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0652_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5037_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0652_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5038_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0651_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5039_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0651_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5040_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0651_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5041_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0651_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5042_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0650_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5043_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0650_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5044_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0650_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5045_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0650_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5046_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0649_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5047_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0649_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5048_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0649_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5049_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0649_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5050_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0648_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5051_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0648_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5052_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0648_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5053_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0648_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[17] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5054_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0635_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5055_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0635_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5056_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0635_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5057_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0635_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5058_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0434_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5059_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0434_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5060_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0434_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5061_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0434_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5062_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0434_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5063_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0434_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5064_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0434_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5065_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0434_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5066_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0433_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5067_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0433_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5068_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0433_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5069_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0433_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5070_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0433_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5071_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0433_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5072_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0433_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5073_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0433_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5074_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0432_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5075_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0432_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5076_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0432_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5077_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0432_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5078_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0432_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5079_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0432_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5080_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0432_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5081_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0432_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5082_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0343_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5083_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0343_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5084_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0343_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5085_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0107_),
    .EN(1'h1),
    .Q(\channels.self [63]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5086_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0108_),
    .EN(1'h1),
    .Q(\channels.self [64]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5087_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0109_),
    .EN(1'h1),
    .Q(\channels.self [65]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5088_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0110_),
    .EN(1'h1),
    .Q(\channels.self [66]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5089_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0111_),
    .EN(1'h1),
    .Q(\channels.self [67]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5090_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0112_),
    .EN(1'h1),
    .Q(\channels.self [68]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5091_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0113_),
    .EN(1'h1),
    .Q(\channels.self [69]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5092_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0114_),
    .EN(1'h1),
    .Q(\channels.self [70]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5093_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0115_),
    .EN(1'h1),
    .Q(\channels.self [71]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5094_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0116_),
    .EN(1'h1),
    .Q(\channels.self [72]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5095_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0117_),
    .EN(1'h1),
    .Q(\channels.self [73]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5096_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0118_),
    .EN(1'h1),
    .Q(\channels.self [74]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5097_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0119_),
    .EN(1'h1),
    .Q(\channels.self [75]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5098_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0120_),
    .EN(1'h1),
    .Q(\channels.self [76]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5099_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0438_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5100_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0438_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5101_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0438_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5102_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0438_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5103_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0438_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5104_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0438_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5105_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0438_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5106_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0438_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[20] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5107_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0121_),
    .EN(1'h1),
    .Q(\channels.self [50]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5108_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0122_),
    .EN(1'h1),
    .Q(\channels.self [51]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5109_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0123_),
    .EN(1'h1),
    .Q(\channels.self [52]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5110_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0124_),
    .EN(1'h1),
    .Q(\channels.self [53]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5111_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0125_),
    .EN(1'h1),
    .Q(\channels.self [54]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5112_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0126_),
    .EN(1'h1),
    .Q(\channels.self [55]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5113_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0127_),
    .EN(1'h1),
    .Q(\channels.self [56]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5114_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0128_),
    .EN(1'h1),
    .Q(\channels.self [57]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5115_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0129_),
    .EN(1'h1),
    .Q(\channels.self [58]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5116_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0130_),
    .EN(1'h1),
    .Q(\channels.self [59]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5117_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0131_),
    .EN(1'h1),
    .Q(\channels.self [60]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5118_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0132_),
    .EN(1'h1),
    .Q(\channels.self [61]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5119_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0133_),
    .EN(1'h1),
    .Q(\channels.self [62]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5120_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0435_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5121_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0435_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5122_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0435_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5123_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0435_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5124_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0435_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5125_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0435_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5126_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0435_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5127_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0435_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5128_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0625_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5129_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0625_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5130_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0625_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5131_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0625_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[16] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5132_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0624_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5133_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0624_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5134_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0624_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5135_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0624_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5136_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0437_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5137_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0437_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5138_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0437_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5139_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0437_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5140_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0437_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5141_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0437_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5142_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0437_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5143_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0437_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5144_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0623_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5145_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0623_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5146_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0623_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5147_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0623_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5148_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0622_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5149_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0622_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5150_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0622_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5151_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0622_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5152_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0621_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5153_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0621_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5154_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0621_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5155_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0621_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5156_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0620_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5157_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0620_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5158_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0620_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5159_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0620_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5160_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0619_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5161_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0619_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5162_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0619_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5163_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0619_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5164_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0618_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5165_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0618_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5166_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0618_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5167_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0618_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5168_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0634_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5169_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0634_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5170_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0634_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5171_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0634_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5172_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0633_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5173_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0633_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5174_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0633_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5175_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0633_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5176_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0632_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5177_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0632_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5178_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0632_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5179_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0632_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5180_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0631_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5181_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0631_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5182_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0631_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5183_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0631_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5184_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0630_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5185_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0630_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5186_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0630_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5187_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0630_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5188_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0629_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5189_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0629_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5190_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0629_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5191_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0629_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5192_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0628_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5193_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0628_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5194_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0628_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5195_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0628_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5196_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0627_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5197_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0627_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5198_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0627_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5199_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0627_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5200_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0626_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5201_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0626_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5202_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0626_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5203_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0626_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[17] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5204_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0613_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5205_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0613_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5206_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0613_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5207_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0613_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5208_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0613_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5209_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0613_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5210_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0613_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5211_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0613_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5212_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0613_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5213_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0134_),
    .EN(1'h1),
    .Q(\channels.self [44]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5214_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0135_),
    .EN(1'h1),
    .Q(\channels.self [45]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5215_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0136_),
    .EN(1'h1),
    .Q(\channels.self [46]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5216_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0137_),
    .EN(1'h1),
    .Q(\channels.self [47]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5217_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0138_),
    .EN(1'h1),
    .Q(\channels.self [48]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5218_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0408_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5219_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0408_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5220_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0408_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5221_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0408_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5222_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0408_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5223_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0408_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5224_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0408_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5225_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0408_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[20] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5226_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0603_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5227_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0603_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5228_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0603_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5229_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0603_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5230_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0603_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5231_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0603_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5232_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0603_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5233_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0603_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5234_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0603_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[16] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5235_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0602_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5236_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0602_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5237_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0602_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5238_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0602_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5239_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0602_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5240_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0602_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5241_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0602_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5242_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0602_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5243_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0602_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5244_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0439_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5245_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0439_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5246_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0439_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5247_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0439_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5248_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0439_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5249_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0439_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5250_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0439_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5251_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0439_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[21] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5252_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0601_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5253_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0601_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5254_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0601_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5255_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0601_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5256_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0601_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5257_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0601_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5258_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0601_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5259_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0601_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5260_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0601_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5261_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0413_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5262_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0413_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5263_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0413_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5264_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0413_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5265_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0413_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5266_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0413_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5267_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0413_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5268_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0413_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5269_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0600_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5270_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0600_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5271_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0600_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5272_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0600_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5273_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0600_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5274_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0600_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5275_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0600_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5276_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0600_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5277_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0600_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5278_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0599_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5279_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0599_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5280_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0599_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5281_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0599_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5282_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0599_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5283_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0599_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5284_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0599_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5285_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0599_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5286_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0599_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5287_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0436_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5288_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0436_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5289_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0436_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5290_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0436_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5291_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0436_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5292_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0436_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5293_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0436_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5294_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0436_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5295_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0598_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5296_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0598_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5297_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0598_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5298_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0598_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5299_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0598_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5300_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0598_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5301_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0598_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5302_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0598_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5303_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0598_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5304_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0597_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5305_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0597_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5306_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0597_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5307_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0597_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5308_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0597_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5309_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0597_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5310_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0597_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5311_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0597_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5312_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0597_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5313_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0596_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5314_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0596_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5315_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0596_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5316_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0596_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5317_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0596_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5318_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0596_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5319_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0596_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5320_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0596_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5321_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0596_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5322_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0612_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5323_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0612_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5324_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0612_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5325_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0612_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5326_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0612_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5327_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0612_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5328_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0612_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5329_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0612_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5330_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0612_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5331_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0611_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5332_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0611_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5333_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0611_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5334_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0611_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5335_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0611_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5336_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0611_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5337_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0611_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5338_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0611_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5339_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0611_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5340_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0610_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5341_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0610_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5342_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0610_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5343_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0610_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5344_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0610_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5345_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0610_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5346_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0610_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5347_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0610_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5348_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0610_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5349_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0609_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5350_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0609_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5351_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0609_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5352_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0609_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5353_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0609_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5354_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0609_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5355_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0609_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5356_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0609_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5357_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0609_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5358_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0608_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5359_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0608_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5360_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0608_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5361_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0608_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5362_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0608_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5363_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0608_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5364_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0608_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5365_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0608_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5366_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0608_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5367_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0607_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5368_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0607_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5369_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0607_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5370_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0607_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5371_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0607_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5372_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0607_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5373_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0607_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5374_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0607_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5375_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0607_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5376_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0606_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5377_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0606_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5378_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0606_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5379_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0606_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5380_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0606_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5381_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0606_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5382_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0606_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5383_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0606_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5384_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0606_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5385_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0605_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5386_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0605_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5387_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0605_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5388_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0605_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5389_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0605_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5390_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0605_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5391_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0605_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5392_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0605_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5393_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0605_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5394_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0604_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5395_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0604_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5396_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0604_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5397_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0604_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5398_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0604_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5399_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0604_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5400_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0604_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5401_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0604_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5402_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0604_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[17] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5403_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0586_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5404_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0586_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5405_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0586_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5406_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0586_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5407_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0586_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5408_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0586_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5409_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0586_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5410_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0586_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5411_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0586_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5412_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0440_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5413_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0440_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5414_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0440_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5415_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0440_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5416_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0440_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5417_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0440_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5418_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0440_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5419_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0440_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5420_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0358_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5421_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0358_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5422_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0358_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5423_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0357_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5424_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0357_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5425_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0357_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5426_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0428_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5427_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0428_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5428_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0428_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5429_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0428_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5430_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0428_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5431_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0428_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5432_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0428_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5433_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0428_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5434_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0427_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5435_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0427_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5436_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0427_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5437_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0427_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5438_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0427_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5439_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0427_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5440_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0427_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5441_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0427_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5442_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0426_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5443_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0426_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5444_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0426_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5445_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0426_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5446_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0426_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5447_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0426_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5448_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0426_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5449_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0426_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5450_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0446_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5451_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0446_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5452_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0446_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5453_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0446_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5454_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0446_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5455_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0446_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5456_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0446_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5457_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0446_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5458_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0445_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5459_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0445_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5460_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0445_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5461_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0445_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5462_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0445_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5463_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0445_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5464_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0445_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5465_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0445_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5466_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0444_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5467_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0444_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5468_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0444_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5469_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0444_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5470_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0444_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5471_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0444_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5472_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0444_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5473_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0444_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5474_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0443_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5475_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0443_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5476_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0443_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5477_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0443_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5478_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0443_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5479_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0443_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5480_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0443_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5481_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0443_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5482_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0442_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5483_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0442_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5484_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0442_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5485_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0442_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5486_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0442_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5487_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0442_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5488_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0442_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5489_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0442_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5490_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0441_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5491_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0441_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5492_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0441_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5493_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0441_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5494_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0441_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5495_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0441_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5496_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0441_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5497_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0441_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5498_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0355_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5499_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0355_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5500_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0355_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5501_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0356_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5502_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0356_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5503_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0356_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5504_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0337_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5505_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0337_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5506_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0337_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5507_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0337_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5508_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0337_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5509_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0576_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5510_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0576_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5511_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0576_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5512_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0576_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5513_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0576_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5514_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0576_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5515_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0576_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5516_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0576_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5517_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0576_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[16] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5518_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0575_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5519_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0575_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5520_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0575_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5521_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0575_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5522_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0575_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5523_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0575_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5524_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0575_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5525_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0575_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5526_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0575_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5527_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0574_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5528_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0574_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5529_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0574_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5530_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0574_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5531_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0574_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5532_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0574_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5533_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0574_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5534_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0574_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5535_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0574_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5536_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0573_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5537_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0573_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5538_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0573_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5539_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0573_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5540_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0573_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5541_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0573_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5542_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0573_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5543_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0573_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5544_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0573_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5545_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0351_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5546_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0351_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5547_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0351_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5548_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0572_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5549_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0572_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5550_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0572_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5551_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0572_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5552_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0572_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5553_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0572_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5554_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0572_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5555_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0572_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5556_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0572_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5557_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0571_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5558_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0571_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5559_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0571_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5560_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0571_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5561_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0571_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5562_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0571_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5563_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0571_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5564_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0571_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5565_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0571_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5566_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0570_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5567_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0570_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5568_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0570_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5569_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0570_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5570_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0570_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5571_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0570_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5572_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0570_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5573_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0570_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5574_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0570_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5575_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0569_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5576_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0569_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5577_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0569_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5578_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0569_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5579_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0569_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5580_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0569_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5581_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0569_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5582_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0569_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5583_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0569_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5584_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0585_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5585_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0585_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5586_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0585_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5587_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0585_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5588_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0585_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5589_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0585_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5590_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0585_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5591_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0585_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5592_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0585_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5593_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0584_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5594_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0584_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5595_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0584_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5596_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0584_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5597_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0584_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5598_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0584_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5599_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0584_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5600_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0584_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5601_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0584_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5602_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0583_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5603_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0583_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5604_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0583_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5605_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0583_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5606_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0583_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5607_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0583_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5608_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0583_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5609_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0583_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5610_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0583_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5611_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0582_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5612_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0582_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5613_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0582_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5614_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0582_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5615_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0582_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5616_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0582_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5617_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0582_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5618_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0582_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5619_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0582_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5620_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0581_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5621_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0581_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5622_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0581_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5623_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0581_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5624_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0581_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5625_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0581_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5626_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0581_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5627_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0581_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5628_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0581_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5629_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0580_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5630_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0580_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5631_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0580_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5632_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0580_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5633_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0580_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5634_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0580_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5635_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0580_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5636_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0580_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5637_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0580_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5638_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0579_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5639_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0579_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5640_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0579_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5641_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0579_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5642_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0579_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5643_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0579_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5644_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0579_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5645_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0579_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5646_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0579_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5647_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0578_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5648_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0578_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5649_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0578_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5650_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0578_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5651_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0578_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5652_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0578_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5653_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0578_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5654_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0578_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5655_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0578_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5656_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(_0577_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5657_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0577_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5658_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0577_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5659_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0577_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5660_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0577_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5661_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0577_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5662_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0577_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5663_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0577_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5664_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(_0577_),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[17] [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5665_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0559_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5666_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0559_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5667_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0559_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5668_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0559_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5669_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0559_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5670_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0559_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5671_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0559_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5672_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0559_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5673_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0354_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5674_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0354_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5675_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0354_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5676_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0550_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5677_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0550_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5678_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0550_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5679_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0550_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5680_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0550_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5681_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0550_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5682_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0550_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5683_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0550_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[20] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5684_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0549_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5685_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0549_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5686_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0549_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5687_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0549_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5688_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0549_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5689_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0549_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5690_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0549_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5691_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0549_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5692_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0547_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5693_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0547_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5694_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0547_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5695_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0547_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5696_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0547_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5697_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0547_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5698_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0547_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5699_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0547_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5700_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0546_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5701_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0546_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5702_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0546_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5703_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0546_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5704_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0546_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5705_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0546_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5706_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0546_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5707_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0546_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5708_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0545_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5709_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0545_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5710_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0545_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5711_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0545_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5712_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0545_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5713_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0545_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5714_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0545_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5715_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0545_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5716_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0544_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5717_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0544_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5718_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0544_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5719_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0544_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5720_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0544_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5721_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0544_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5722_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0544_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5723_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0544_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5724_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0543_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5725_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0543_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5726_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0543_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5727_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0543_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5728_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0543_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5729_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0543_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5730_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0543_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5731_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0543_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5732_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0542_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5733_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0542_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5734_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0542_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5735_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0542_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5736_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0542_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5737_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0542_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5738_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0542_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5739_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0542_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5740_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0541_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5741_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0541_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5742_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0541_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5743_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0541_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5744_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0541_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5745_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0541_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5746_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0541_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5747_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0541_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5748_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0540_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5749_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0540_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5750_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0540_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5751_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0540_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5752_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0540_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5753_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0540_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5754_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0540_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5755_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0540_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5756_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0539_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5757_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0539_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5758_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0539_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5759_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0539_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5760_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0539_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5761_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0539_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5762_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0539_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5763_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0539_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5764_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0538_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5765_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0538_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5766_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0538_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5767_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0538_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5768_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0538_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5769_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0538_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5770_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0538_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5771_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0538_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5772_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0558_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5773_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0558_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5774_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0558_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5775_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0558_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5776_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0558_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5777_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0558_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5778_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0558_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5779_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0558_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5780_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0557_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5781_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0557_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5782_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0557_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5783_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0557_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5784_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0557_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5785_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0557_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5786_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0557_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5787_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0557_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5788_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0409_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5789_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0409_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5790_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0409_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5791_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0409_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5792_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0409_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5793_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0409_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5794_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0409_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5795_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0409_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[21] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5796_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0412_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5797_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0412_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5798_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0412_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5799_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0412_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5800_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0412_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5801_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0412_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5802_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0412_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5803_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0412_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5804_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0556_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5805_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0556_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5806_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0556_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5807_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0556_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5808_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0556_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5809_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0556_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5810_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0556_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5811_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0556_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5812_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0429_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5813_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0429_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5814_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0429_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5815_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0429_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5816_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0429_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5817_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0429_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5818_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0429_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5819_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0429_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5820_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0555_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5821_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0555_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5822_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0555_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5823_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0555_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5824_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0555_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5825_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0555_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5826_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0555_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5827_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0555_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5828_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0554_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5829_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0554_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5830_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0554_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5831_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0554_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5832_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0554_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5833_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0554_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5834_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0554_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5835_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0554_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5836_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0553_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5837_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0553_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5838_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0553_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5839_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0553_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5840_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0553_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5841_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0553_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5842_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0553_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5843_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0553_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5844_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0552_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5845_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0552_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5846_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0552_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5847_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0552_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5848_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0552_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5849_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0552_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5850_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0552_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5851_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0552_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5852_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0551_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5853_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0551_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5854_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0551_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5855_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0551_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5856_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0551_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5857_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0551_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5858_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0551_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5859_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0551_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[21] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5860_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0548_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5861_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0548_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5862_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0548_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5863_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0548_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5864_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0548_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5865_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0548_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5866_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0548_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5867_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0548_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5868_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0529_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5869_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0529_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5870_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0529_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5871_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0529_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5872_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0529_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5873_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0529_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5874_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0529_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5875_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0529_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5876_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .EN(_1677_[0]),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.self [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5877_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0361_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5878_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0361_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5879_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0361_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5880_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0341_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5881_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0341_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5882_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0341_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5883_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0520_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5884_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0520_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5885_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0520_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5886_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0520_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5887_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0520_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5888_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0520_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5889_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0520_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5890_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0520_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[20] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5891_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0519_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5892_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0519_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5893_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0519_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5894_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0519_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5895_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0519_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5896_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0519_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5897_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0519_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5898_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0519_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5899_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0517_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5900_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0517_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5901_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0517_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5902_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0517_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5903_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0517_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5904_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0517_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5905_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0517_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5906_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0517_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5907_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0516_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5908_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0516_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5909_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0516_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5910_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0516_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5911_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0516_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5912_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0516_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5913_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0516_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5914_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0516_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5915_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0515_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5916_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0515_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5917_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0515_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5918_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0515_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5919_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0515_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5920_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0515_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5921_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0515_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5922_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0515_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5923_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0514_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5924_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0514_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5925_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0514_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5926_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0514_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5927_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0514_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5928_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0514_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5929_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0514_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5930_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0514_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5931_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0513_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5932_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0513_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5933_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0513_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5934_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0513_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5935_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0513_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5936_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0513_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5937_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0513_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5938_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0513_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5939_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0512_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5940_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0512_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5941_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0512_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5942_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0512_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5943_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0512_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5944_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0512_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5945_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0512_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5946_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0512_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5947_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0511_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5948_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0511_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5949_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0511_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5950_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0511_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5951_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0511_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5952_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0511_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5953_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0511_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5954_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0511_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5955_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0510_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5956_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0510_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5957_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0510_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5958_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0510_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5959_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0510_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5960_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0510_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5961_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0510_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5962_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0510_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5963_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0509_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5964_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0509_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5965_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0509_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5966_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0509_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5967_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0509_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5968_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0509_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5969_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0509_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5970_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0509_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5971_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0508_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5972_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0508_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5973_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0508_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5974_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0508_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5975_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0508_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5976_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0508_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5977_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0508_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5978_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0508_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5979_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0528_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5980_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0528_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5981_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0528_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5982_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0528_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5983_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0528_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5984_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0528_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5985_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0528_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5986_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0528_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5987_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0527_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5988_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0527_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5989_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0527_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5990_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0527_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5991_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0527_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5992_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0527_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5993_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0527_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5994_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0527_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5995_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0526_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5996_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0526_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5997_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0526_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5998_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0526_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _5999_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0526_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6000_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0526_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6001_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0526_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6002_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0526_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6003_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0525_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6004_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0525_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6005_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0525_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6006_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0525_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6007_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0525_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6008_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0525_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6009_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0525_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6010_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0525_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6011_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0524_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6012_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0524_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6013_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0524_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6014_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0524_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6015_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0524_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6016_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0524_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6017_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0524_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6018_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0524_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6019_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0523_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6020_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0523_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6021_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0523_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6022_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0523_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6023_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0523_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6024_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0523_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6025_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0523_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6026_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0523_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6027_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0522_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6028_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0522_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6029_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0522_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6030_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0522_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6031_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0522_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6032_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0522_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6033_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0522_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6034_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0522_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6035_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0521_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6036_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0521_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6037_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0521_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6038_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0521_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6039_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0521_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6040_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0521_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6041_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0521_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6042_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0521_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[21] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6043_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0518_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6044_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0518_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6045_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0518_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6046_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0518_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6047_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0518_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6048_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0518_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6049_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0518_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6050_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0518_),
    .Q(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6051_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0499_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6052_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0499_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6053_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0499_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6054_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0499_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6055_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0499_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6056_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0499_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6057_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0498_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6058_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0498_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6059_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0498_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6060_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0498_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6061_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0498_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6062_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0498_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6063_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0497_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6064_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0497_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6065_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0497_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6066_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0497_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6067_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0497_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6068_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0497_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6069_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0496_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6070_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0496_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6071_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0496_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6072_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0496_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6073_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0496_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6074_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0496_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6075_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0495_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6076_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0495_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6077_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0495_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6078_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0495_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6079_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0495_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6080_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0495_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6081_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0494_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6082_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0494_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6083_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0494_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6084_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0494_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6085_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0494_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6086_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0494_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6087_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0493_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6088_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0493_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6089_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0493_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6090_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0493_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6091_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0493_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6092_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0493_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6093_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0492_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6094_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0492_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6095_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0492_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6096_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0492_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6097_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0492_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6098_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0492_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6099_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0491_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6100_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0491_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6101_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0491_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6102_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0491_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6103_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0491_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6104_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0491_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6105_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0484_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6106_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0484_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6107_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0484_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6108_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0484_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6109_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0484_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6110_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0484_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6111_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0407_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6112_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0407_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6113_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0407_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6114_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0407_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6115_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0407_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6116_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0407_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6117_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0407_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6118_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0407_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6119_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0483_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6120_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0483_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6121_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0483_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6122_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0483_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6123_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0483_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6124_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0483_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6125_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0482_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6126_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0482_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6127_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0482_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6128_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0482_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6129_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0482_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6130_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0482_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6131_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0481_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6132_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0481_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6133_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0481_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6134_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0481_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6135_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0481_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6136_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0481_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6137_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0480_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6138_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0480_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6139_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0480_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6140_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0480_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6141_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0480_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6142_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0480_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6143_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0479_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6144_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0479_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6145_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0479_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6146_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0479_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6147_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0479_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6148_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0479_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6149_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0478_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6150_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0478_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6151_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0478_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6152_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0478_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6153_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0478_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6154_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0478_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6155_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0477_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6156_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0477_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6157_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0477_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6158_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0477_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6159_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0477_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6160_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0477_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6161_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0476_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6162_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0476_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6163_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0476_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6164_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0476_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6165_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0476_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6166_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0476_),
    .Q(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6167_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0469_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6168_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0469_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6169_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0399_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6170_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0399_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6171_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0399_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6172_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0399_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6173_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0399_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6174_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0399_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6175_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0399_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6176_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0399_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6177_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0400_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6178_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0400_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6179_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0400_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6180_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0400_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6181_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0400_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6182_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0400_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6183_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0400_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6184_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0400_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6185_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0401_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6186_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0401_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6187_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0401_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6188_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0401_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6189_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0401_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6190_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0401_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6191_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0401_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6192_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0401_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6193_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [0]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6194_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [1]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6195_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [2]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6196_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [3]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6197_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [4]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6198_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [5]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6199_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [6]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6200_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [7]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6201_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [8]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6202_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [9]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6203_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [10]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [16]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6204_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [11]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6205_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [12]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [18]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6206_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [13]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [19]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6207_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [14]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [20]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6208_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_r [15]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_opl3_r_p1 [23]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6209_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_valid ),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_valid ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6210_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(1'h1),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6211_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0322_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6212_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0322_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6213_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0322_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6214_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0322_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6215_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0322_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6216_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0387_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6217_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0387_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6218_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0387_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6219_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0062_),
    .Q(\channels.control_operators.operator.tc ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6220_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0805_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6221_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0805_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6222_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0805_),
    .Q(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6223_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0062_),
    .Q(\channels.control_operators.operator.tom ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6224_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0062_),
    .Q(\channels.control_operators.operator.sd ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6225_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0062_),
    .Q(\channels.control_operators.bd ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6226_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0062_),
    .Q(\channels.control_operators.dam ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6227_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0063_),
    .Q(\channels.control_operators.nts ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6228_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0004_),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.dob ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6229_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.connection_sel [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.connection_sel_p1 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6230_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.connection_sel [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.connection_sel_p1 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6231_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.connection_sel [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.connection_sel_p1 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6232_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.connection_sel [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.connection_sel_p1 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6233_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.connection_sel [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.connection_sel_p1 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6234_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.connection_sel [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.connection_sel_p1 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6235_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0410_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6236_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0410_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6237_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0410_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6238_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0410_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6239_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0410_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6240_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0410_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6241_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0410_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6242_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0410_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6243_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_sample_clk_en_p [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.wea ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6244_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.wea ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6245_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .EN(1'h1),
    .Q(\channels.control_operators.op_sample_clk_en_p [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6246_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_sample_clk_en_p [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_sample_clk_en_p [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6247_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.bank_num_p [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.banka ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6248_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [29]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [34]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6249_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0139_),
    .EN(1'h1),
    .Q(\channels.control_operators.delay_counter ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6250_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.ryt ),
    .EN(1'h1),
    .Q(\channels.control_operators.ryt_p1 ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6251_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1636_[0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6252_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0140_),
    .EN(1'h1),
    .Q(\channels.self [40]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6253_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0141_),
    .EN(1'h1),
    .Q(\channels.self [41]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6254_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0142_),
    .EN(1'h1),
    .Q(\channels.self [42]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6255_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0143_),
    .EN(1'h1),
    .Q(\channels.self [43]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6256_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0000_[0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6257_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0000_[1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6258_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0000_[2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6259_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0000_[3]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6260_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1636_[2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6261_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0000_[5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6262_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0002_[0]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6263_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0002_[1]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6264_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0002_[2]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6265_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0002_[3]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.dob [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6266_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0405_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6267_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0405_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6268_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0405_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6269_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0405_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6270_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0405_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6271_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0405_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6272_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0405_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6273_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0405_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6274_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0283_),
    .EN(1'h1),
    .Q(\channels.control_operators.ops_done_pulse ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6275_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0062_),
    .Q(\channels.control_operators.ryt ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6276_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.next_state [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.state [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6277_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.next_state [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.next_state [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6278_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.next_state [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.next_state [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6279_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.next_state [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.next_state [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6280_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.next_state [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.next_state [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6281_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.next_state [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.next_state [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6282_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0144_),
    .EN(1'h1),
    .Q(\channels.self [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6283_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0145_),
    .EN(1'h1),
    .Q(\channels.self [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6284_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0146_),
    .EN(1'h1),
    .Q(\channels.self [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6285_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0147_),
    .EN(1'h1),
    .Q(\channels.self [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6286_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0148_),
    .EN(1'h1),
    .Q(\channels.self [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6287_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0149_),
    .EN(1'h1),
    .Q(\channels.self [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6288_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0150_),
    .EN(1'h1),
    .Q(\channels.self [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6289_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0151_),
    .EN(1'h1),
    .Q(\channels.self [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6290_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0152_),
    .EN(1'h1),
    .Q(\channels.self [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6291_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0153_),
    .EN(1'h1),
    .Q(\channels.self [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6292_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0154_),
    .EN(1'h1),
    .Q(\channels.self [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6293_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0155_),
    .EN(1'h1),
    .Q(\channels.self [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6294_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0156_),
    .EN(1'h1),
    .Q(\channels.self [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6295_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0157_),
    .EN(1'h1),
    .Q(\channels.self [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6296_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0158_),
    .EN(1'h1),
    .Q(\channels.self [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6297_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0159_),
    .EN(1'h1),
    .Q(\channels.self [16]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6298_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0160_),
    .EN(1'h1),
    .Q(\channels.self [17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6299_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0161_),
    .EN(1'h1),
    .Q(\channels.self [18]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6300_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0162_),
    .EN(1'h1),
    .Q(\channels.self [19]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6301_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0372_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6302_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0372_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6303_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0372_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6304_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0371_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6305_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0371_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6306_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0371_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6307_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0370_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6308_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0370_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6309_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0370_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6310_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0369_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6311_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0369_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6312_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0369_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6313_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0368_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6314_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0368_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6315_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0368_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6316_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0367_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6317_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0367_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6318_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0367_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6319_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0366_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6320_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0366_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6321_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0366_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6322_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0386_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6323_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0386_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6324_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0386_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6325_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0378_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6326_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0378_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6327_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0378_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6328_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0377_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6329_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0377_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6330_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0377_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6331_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0375_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6332_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0375_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6333_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0375_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6334_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0374_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6335_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0374_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6336_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0374_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6337_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0373_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6338_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0373_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6339_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0373_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6340_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0003_),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dob ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6341_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0163_),
    .EN(1'h1),
    .Q(\channels.self [21]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6342_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0164_),
    .EN(1'h1),
    .Q(\channels.self [22]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6343_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0165_),
    .EN(1'h1),
    .Q(\channels.self [23]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6344_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0166_),
    .EN(1'h1),
    .Q(\channels.self [24]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6345_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0167_),
    .EN(1'h1),
    .Q(\channels.self [25]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6346_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0168_),
    .EN(1'h1),
    .Q(\channels.self [26]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6347_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0169_),
    .EN(1'h1),
    .Q(\channels.self [27]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6348_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0170_),
    .EN(1'h1),
    .Q(\channels.self [28]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6349_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0171_),
    .EN(1'h1),
    .Q(\channels.self [29]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6350_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0172_),
    .EN(1'h1),
    .Q(\channels.self [30]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6351_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0173_),
    .EN(1'h1),
    .Q(\channels.self [31]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6352_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0174_),
    .EN(1'h1),
    .Q(\channels.self [32]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6353_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0175_),
    .EN(1'h1),
    .Q(\channels.self [33]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6354_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0176_),
    .EN(1'h1),
    .Q(\channels.self [34]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6355_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0177_),
    .EN(1'h1),
    .Q(\channels.self [35]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6356_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0178_),
    .EN(1'h1),
    .Q(\channels.self [36]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6357_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0179_),
    .EN(1'h1),
    .Q(\channels.self [37]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6358_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0180_),
    .EN(1'h1),
    .Q(\channels.self [38]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6359_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0181_),
    .EN(1'h1),
    .Q(\channels.self [39]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6360_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0321_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6361_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0321_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6362_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0321_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6363_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0321_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6364_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0321_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6365_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0079_),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1444_[2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6366_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0320_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6367_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0320_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6368_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0320_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6369_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0320_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6370_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0320_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6371_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0080_),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1442_[2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6372_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0333_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6373_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0333_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6374_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0333_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6375_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0333_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6376_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0333_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6377_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0333_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6378_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0333_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6379_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0333_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6380_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [0]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1479_[0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6381_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [1]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1488_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6382_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [2]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1478_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6383_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [3]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1474_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6384_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [4]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1483_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6385_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [5]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1473_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6386_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [6]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1469_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6387_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [7]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1480_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6388_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [8]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1468_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6389_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [9]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1464_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6390_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[10]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1475_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6391_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[11]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1463_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6392_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[12]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1459_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6393_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[13]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1470_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6394_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[14]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1458_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6395_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[15]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1454_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6396_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[16]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1465_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6397_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[17]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1453_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6398_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[18]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1449_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6399_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[19]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1460_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6400_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[20]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1448_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6401_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[21]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1446_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6402_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[22]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1455_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6403_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[23]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1445_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6404_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[24]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1442_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6405_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[25]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1450_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6406_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0182_),
    .EN(1'h1),
    .Q(\channels.self [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6407_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.wea ),
    .EN(1'h1),
    .Q(_1335_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6408_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0334_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6409_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0334_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6410_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0334_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6411_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0334_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6412_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0334_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6413_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0334_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6414_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0334_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6415_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0334_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6416_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .EN(1'h1),
    .Q(_1025_[0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6417_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(1'h1),
    .Q(_1025_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6418_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(1'h1),
    .Q(_1025_[2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6419_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(1'h1),
    .Q(_1025_[3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6420_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(1'h1),
    .Q(_1025_[4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6421_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(1'h1),
    .Q(_1025_[5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6422_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(1'h1),
    .Q(_1025_[6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6423_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(1'h1),
    .Q(_1025_[7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6424_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(1'h1),
    .Q(_1025_[8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6425_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [9]),
    .EN(1'h1),
    .Q(_1025_[9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6426_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [10]),
    .EN(1'h1),
    .Q(_1025_[10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6427_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [11]),
    .EN(1'h1),
    .Q(_1025_[11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6428_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [12]),
    .EN(1'h1),
    .Q(_1025_[12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6429_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [13]),
    .EN(1'h1),
    .Q(_1025_[13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6430_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [14]),
    .EN(1'h1),
    .Q(_1025_[14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6431_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0335_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6432_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0335_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6433_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0335_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6434_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0335_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6435_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0335_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6436_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0335_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6437_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0335_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6438_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0335_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6439_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0336_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6440_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0336_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6441_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0336_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6442_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0336_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6443_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0336_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6444_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0336_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6445_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0336_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6446_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0336_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6447_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.wea ),
    .EN(1'h1),
    .Q(_1028_),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6448_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [10]),
    .EN(1'h1),
    .Q(_1027_[0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6449_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [11]),
    .EN(1'h1),
    .Q(_1027_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6450_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [12]),
    .EN(1'h1),
    .Q(_1027_[2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6451_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [13]),
    .EN(1'h1),
    .Q(_1027_[3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6452_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [14]),
    .EN(1'h1),
    .Q(_1027_[4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6453_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [0]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1481_[0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6454_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [1]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1777_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6455_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [2]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1487_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6456_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [3]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1476_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6457_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [4]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1778_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6458_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [5]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1482_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6459_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [6]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1471_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6460_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [7]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1779_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6461_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [8]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1477_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6462_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.modulation_out_p1 [9]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1466_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6463_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[10]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1780_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6464_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[11]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1472_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6465_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[12]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1461_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6466_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[13]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1781_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6467_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[14]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1467_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6468_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[15]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1456_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6469_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[16]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1782_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6470_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[17]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1462_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6471_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[18]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1451_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6472_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[19]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1783_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6473_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[20]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1457_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6474_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[21]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1447_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6475_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[22]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1784_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6476_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[23]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1452_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6477_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[24]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1444_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6478_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_1026_[25]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1785_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6479_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(1'h1),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1735_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6480_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.wea ),
    .EN(1'h1),
    .Q(_1339_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6481_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [34]),
    .EN(1'h1),
    .Q(_1226_[2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6482_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [12]),
    .EN(1'h1),
    .Q(_1026_[12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6483_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [13]),
    .EN(1'h1),
    .Q(_1026_[13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6484_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [14]),
    .EN(1'h1),
    .Q(_1026_[14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6485_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [15]),
    .EN(1'h1),
    .Q(_1026_[15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6486_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [16]),
    .EN(1'h1),
    .Q(_1026_[16]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6487_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [17]),
    .EN(1'h1),
    .Q(_1026_[17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6488_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [18]),
    .EN(1'h1),
    .Q(_1026_[18]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6489_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [19]),
    .EN(1'h1),
    .Q(_1026_[19]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6490_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [20]),
    .EN(1'h1),
    .Q(_1026_[20]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6491_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [21]),
    .EN(1'h1),
    .Q(_1026_[21]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6492_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [22]),
    .EN(1'h1),
    .Q(_1026_[22]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6493_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [23]),
    .EN(1'h1),
    .Q(_1026_[23]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6494_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [24]),
    .EN(1'h1),
    .Q(_1026_[24]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6495_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [25]),
    .EN(1'h1),
    .Q(_1026_[25]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6496_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(1'h1),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1735_[0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6497_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.wea ),
    .EN(1'h1),
    .Q(_1029_),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6498_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0381_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6499_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0381_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6500_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0381_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6501_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0380_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6502_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0380_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6503_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0380_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6504_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0379_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6505_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0379_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6506_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0379_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6507_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0385_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6508_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0385_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6509_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0385_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6510_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0384_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6511_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0384_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6512_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0384_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6513_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0383_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6514_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0383_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6515_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0383_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6516_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0062_),
    .Q(\channels.control_operators.hh ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6517_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0382_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6518_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0382_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6519_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0382_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6520_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0362_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6521_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0362_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6522_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0362_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6523_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0376_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6524_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0376_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6525_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0376_),
    .Q(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6526_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0183_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.am_val_p2 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6527_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0184_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.am_val_p2 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6528_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0329_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6529_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0329_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6530_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0329_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6531_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0329_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6532_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0329_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6533_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0323_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6534_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0323_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6535_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0323_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6536_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0323_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6537_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0323_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6538_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0323_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6539_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0323_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6540_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0323_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6541_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.wea ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6542_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6543_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [10]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.op_type_p [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6544_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [11]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.op_type_p [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6545_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.op_type_p [13]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.op_type_p [16]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6546_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.op_type_p [14]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.op_type_p [17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6547_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.op_type_p [16]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.op_type_p [19]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6548_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.op_type_p [17]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.op_type_p [20]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6549_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6550_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6551_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p0 [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6552_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6553_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6554_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6555_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [6]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6556_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6557_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6558_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [9]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6559_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [10]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6560_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [11]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6561_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [12]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6562_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [13]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [16]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6563_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [14]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6564_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [15]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [18]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6565_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [16]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [19]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6566_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.ws_post_opl_p [17]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.ws_post_opl_p [20]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6567_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0185_),
    .EN(1'h1),
    .Q(\channels.ch_abcd_cnt_mem.bankb ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6568_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0279_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.am_val_p2 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6569_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0280_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.am_val_p2 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6570_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0281_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.am_val_p2 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6571_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0282_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.am_val_p2 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6572_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0186_),
    .EN(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_p4 [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6573_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0187_),
    .EN(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_p4 [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6574_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0188_),
    .EN(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_p4 [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6575_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0189_),
    .EN(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_p4 [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6576_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0190_),
    .EN(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_p4 [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6577_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0191_),
    .EN(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_p4 [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6578_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0192_),
    .EN(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_p4 [16]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6579_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0193_),
    .EN(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_p4 [17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6580_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0194_),
    .EN(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_p4 [18]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6581_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0195_),
    .EN(\channels.control_operators.operator.phase_generator.phase_acc_mem.wea ),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6582_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [0]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6583_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [1]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6584_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [2]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6585_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [3]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6586_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [4]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6587_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [5]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6588_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [6]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6589_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [7]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6590_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [8]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6591_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [9]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6592_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [10]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [16]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6593_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [11]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6594_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [12]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [18]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6595_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [13]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [19]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6596_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [14]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [20]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6597_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.channel_l [15]),
    .EN(1'h1),
    .Q(\channels.dac_prep.sample_l [23]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6598_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p1 [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_p2 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6599_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p1 [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_p2 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6600_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p1 [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_p2 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6601_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p1 [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_p2 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6602_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p1 [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_p2 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6603_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p1 [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_p2 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6604_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p1 [6]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_p2 [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6605_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p1 [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_p2 [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6606_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p1 [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_p2 [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6607_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p1 [9]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_p2 [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6608_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.env_p4 [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p5 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6609_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.env_p4 [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p5 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6610_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.env_p4 [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p5 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6611_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.env_p4 [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p5 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6612_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.env_p4 [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p5 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6613_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.env_p4 [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p5 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6614_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.env_p4 [6]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p5 [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6615_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.env_p4 [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p5 [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6616_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.env_p4 [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p5 [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6617_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.env_p3 [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p4 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6618_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.env_p3 [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p4 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6619_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.env_p3 [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p4 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6620_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.env_p3 [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p4 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6621_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.env_p3 [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p4 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6622_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.env_p3 [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p4 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6623_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.env_p3 [6]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p4 [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6624_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.env_p3 [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p4 [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6625_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.env_p3 [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.env_p4 [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6626_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p5 [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6627_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p5 [9]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6628_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p5 [10]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6629_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p5 [11]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6630_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p5 [12]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6631_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.final_phase_p4 [18]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_p5 [18]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6632_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.final_phase_p5 [19]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6633_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0001_[0]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6634_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0001_[1]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6635_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0001_[2]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6636_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0001_[3]),
    .EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.dob [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6637_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0322_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6638_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0322_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6639_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0322_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6640_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0321_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6641_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0321_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6642_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0321_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6643_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0320_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6644_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0320_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6645_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0320_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6646_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0447_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6647_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0447_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6648_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0447_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6649_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0447_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6650_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0447_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6651_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0447_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6652_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0447_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6653_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0447_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6654_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_type [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6655_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_type [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6656_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6657_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6658_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6659_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.ksl_tl_mem.dob [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6660_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.ksl_tl_mem.dob [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6661_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.ksl_tl_mem.dob [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6662_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.ksl_tl_mem.dob [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6663_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.ksl_tl_mem.dob [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6664_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.ksl_tl_mem.dob [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6665_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.tl_p [6]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6666_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.tl_p [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6667_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.tl_p [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6668_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.tl_p [9]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6669_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.tl_p [10]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [16]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6670_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.tl_p [11]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tl_p [17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6671_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0196_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.env_p3 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6672_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0197_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.env_p3 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6673_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0198_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.env_p3 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6674_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0199_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.env_p3 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6675_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0200_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.env_p3 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6676_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0201_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.env_p3 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6677_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0202_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.env_p3 [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6678_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0203_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.env_p3 [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6679_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0204_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.env_p3 [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6680_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0402_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6681_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0402_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6682_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0402_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6683_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0402_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6684_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0402_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6685_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0402_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6686_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0402_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6687_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0402_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6688_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0284_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6689_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0285_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6690_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0286_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6691_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0287_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6692_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0288_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6693_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0289_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6694_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0290_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6695_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0291_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6696_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0292_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6697_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_p1 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6698_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_p1 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6699_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_p1 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6700_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_p1 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6701_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_p1 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6702_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_p1 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6703_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [6]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_p1 [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6704_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_p1 [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6705_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_p1 [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6706_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.ksl [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6707_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.ksl [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6708_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.block [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6709_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.block [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6710_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.block [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6711_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0318_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6712_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0318_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6713_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0318_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6714_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0318_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6715_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0318_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6716_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0318_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6717_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0318_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6718_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0318_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6719_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0337_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6720_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0337_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6721_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0337_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6722_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0205_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6723_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0206_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6724_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0207_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6725_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0208_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6726_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0209_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6727_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0210_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6728_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0317_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6729_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0317_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6730_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0317_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6731_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0317_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6732_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0317_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6733_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0317_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6734_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0317_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6735_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0317_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6736_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6737_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6738_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6739_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6740_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6741_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6742_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [6]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6743_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6744_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6745_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [9]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6746_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [10]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6747_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [11]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6748_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [12]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6749_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [13]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6750_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [14]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.dia [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6751_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.next_state_p0 [0]),
    .EN(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.dia [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6752_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.next_state_p0 [1]),
    .EN(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.dia [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6753_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.next_state_p0 [2]),
    .EN(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.dia [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h1),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6754_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.next_state_p0 [3]),
    .EN(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.dia [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6755_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_sr.in ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6756_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.requested_rate_not_zero_p [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6757_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0316_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6758_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0316_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6759_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0316_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6760_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0316_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6761_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0316_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6762_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0316_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6763_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0316_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6764_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0316_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6765_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0319_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6766_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0319_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6767_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0319_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6768_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0319_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6769_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0319_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6770_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0319_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6771_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0319_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6772_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0319_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6773_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.state_mem.next_state [0]),
    .EN(_0061_),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.state [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6774_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0315_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6775_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0315_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6776_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0315_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6777_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0315_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6778_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0315_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6779_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0315_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6780_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0315_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6781_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0315_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6782_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0211_),
    .EN(1'h1),
    .Q(\channels.state [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6783_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0212_),
    .EN(1'h1),
    .Q(\channels.state [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6784_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0213_),
    .EN(1'h1),
    .Q(\channels.state [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6785_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0214_),
    .EN(1'h1),
    .Q(\channels.state [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6786_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.dam ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.dam_p1 ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6787_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0215_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6788_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0216_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6789_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0217_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6790_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0218_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6791_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0219_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6792_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0220_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6793_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0221_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6794_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0222_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6795_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0223_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6796_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0224_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6797_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0225_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6798_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0226_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6799_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0227_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6800_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0228_),
    .EN(_0293_),
    .Q(\channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6801_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0229_),
    .EN(1'h1),
    .Q(\channels.self [20]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6802_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p2 [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6803_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p2 [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6804_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p2 [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6805_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p2 [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6806_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p2 [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6807_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p2 [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6808_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p2 [6]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [16]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6809_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p2 [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6810_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p2 [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [18]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6811_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.modulation_p2 [9]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.modulation_shifted_p3 [19]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6812_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.hh ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.hh_edge_detect.in_r0 ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6813_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.tc ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.tc_edge_detect.in_r0 ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6814_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.tom ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.tom_edge_detect.in_r0 ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6815_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.sd ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.sd_edge_detect.in_r0 ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6816_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.bd ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.bd_edge_detect.in_r0 ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6817_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0330_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6818_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0330_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6819_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0330_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6820_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0330_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6821_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0330_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6822_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0330_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6823_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0330_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6824_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0330_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6825_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.modulation_out_p1 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6826_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.modulation_out_p1 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6827_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.modulation_out_p1 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6828_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.modulation_out_p1 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6829_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.modulation_out_p1 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6830_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(1'h1),
    .Q(\channels.control_operators.modulation_out_p1 [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6831_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.modulation_out_p1 [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6832_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.modulation_out_p1 [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6833_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [9]),
    .EN(1'h1),
    .Q(\channels.control_operators.modulation_out_p1 [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6834_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [10]),
    .EN(1'h1),
    .Q(_1026_[10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6835_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [11]),
    .EN(1'h1),
    .Q(_1026_[11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6836_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(1'h1),
    .EN(\channels.operator_out_mem.bankgen[1].genblk1.mem_bank.reb ),
    .Q(_1734_[0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6837_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0331_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6838_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0331_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6839_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0331_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6840_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0331_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6841_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0331_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6842_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0331_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6843_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0331_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6844_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0331_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6845_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [30]),
    .EN(1'h1),
    .Q(_1246_[0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6846_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [31]),
    .EN(1'h1),
    .Q(_1226_[0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6847_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [32]),
    .EN(1'h1),
    .Q(_1245_[0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6848_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [33]),
    .EN(1'h1),
    .Q(_1245_[2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6849_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(1'h1),
    .EN(\channels.operator_out_mem.bankgen[0].genblk1.mem_bank.reb ),
    .Q(_1734_[1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6850_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0332_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6851_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0332_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6852_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0332_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6853_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0332_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6854_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0332_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6855_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.kon ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.dia ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6856_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [52]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6857_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [53]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6858_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [54]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6859_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [55]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6860_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [56]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6861_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [57]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6862_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [6]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [58]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6863_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [59]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6864_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [60]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6865_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [9]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [61]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6866_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [10]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [62]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6867_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [11]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [63]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6868_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_mem.dob [12]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [64]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6869_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [52]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [78]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6870_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [53]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [79]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6871_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [54]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [80]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6872_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [55]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [81]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6873_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [56]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [82]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6874_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [57]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [83]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6875_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [58]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [84]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6876_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [59]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [85]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6877_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [60]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [86]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6878_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [61]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [87]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6879_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [62]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [88]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6880_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [63]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [89]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6881_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [64]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [90]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6882_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [78]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [104]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6883_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [79]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [105]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6884_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [80]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [106]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6885_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [81]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [107]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6886_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [82]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [108]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6887_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [83]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [109]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6888_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [84]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [110]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6889_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [85]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [111]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6890_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [86]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [112]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6891_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [87]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [113]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6892_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [88]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [114]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6893_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [89]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [115]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6894_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [90]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [116]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6895_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [104]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [130]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6896_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [105]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [131]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6897_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [106]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [132]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6898_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [107]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [133]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6899_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [108]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [134]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6900_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [109]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [135]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6901_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [110]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [136]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6902_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [111]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [137]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6903_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [112]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [138]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6904_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [113]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [139]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6905_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [114]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [140]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6906_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [115]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [141]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6907_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [116]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_p [142]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6908_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [130]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6909_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [131]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6910_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [132]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6911_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [133]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [16]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6912_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [134]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6913_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [135]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [18]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6914_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [136]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [19]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6915_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [137]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [20]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6916_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [138]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [21]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6917_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [139]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [22]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6918_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [140]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [23]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6919_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [141]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [24]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6920_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.feedback_p [142]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [25]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6921_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p0 ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6922_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1 ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.key_on_pulse_p [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6923_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.phase_generator.key_on_pulse_p [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.key_on_pulse_p [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6924_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.am_vib_egt_ksr_mult_mem.reb ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.wea ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6925_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6926_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num [1]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6927_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num [2]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6928_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6929_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6930_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [5]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6931_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [6]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6932_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [7]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6933_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [8]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6934_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [9]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6935_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [10]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6936_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [11]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [16]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6937_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [12]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [17]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6938_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [13]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [18]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6939_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [14]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [19]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6940_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [15]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [20]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6941_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [16]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [21]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6942_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [17]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [22]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6943_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [18]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [23]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6944_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [19]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [24]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6945_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [20]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [25]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6946_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [21]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [26]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6947_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [22]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [27]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6948_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [23]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [28]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6949_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [24]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [29]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6950_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [25]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [30]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6951_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [26]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [31]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6952_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [27]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [32]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6953_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.op_num_p [28]),
    .EN(1'h1),
    .Q(\channels.control_operators.op_num_p [33]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6954_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankb ),
    .EN(1'h1),
    .Q(\channels.control_operators.bank_num_p1 ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6955_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.bank_num_p1 ),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6956_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .EN(1'h1),
    .Q(\channels.control_operators.bank_num_p [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6957_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.bank_num_p [3]),
    .EN(1'h1),
    .Q(\channels.control_operators.bank_num_p [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6958_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.bank_num_p [4]),
    .EN(1'h1),
    .Q(\channels.control_operators.bank_num_p [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6959_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0230_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.self [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6960_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0231_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.self [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6961_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0232_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.self [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6962_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0233_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.self [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6963_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0234_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.state_mem.self [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6964_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.signals [4]),
    .EN(1'h1),
    .Q(\channels.channel_valid ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6965_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0235_),
    .EN(_0278_),
    .Q(\channels.channel_r [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6966_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0236_),
    .EN(_0278_),
    .Q(\channels.channel_r [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6967_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0237_),
    .EN(_0278_),
    .Q(\channels.channel_r [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6968_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0238_),
    .EN(_0278_),
    .Q(\channels.channel_r [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6969_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0239_),
    .EN(_0278_),
    .Q(\channels.channel_r [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6970_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0240_),
    .EN(_0278_),
    .Q(\channels.channel_r [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6971_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0241_),
    .EN(_0278_),
    .Q(\channels.channel_r [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6972_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0242_),
    .EN(_0278_),
    .Q(\channels.channel_r [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6973_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0243_),
    .EN(_0278_),
    .Q(\channels.channel_r [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6974_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0244_),
    .EN(_0278_),
    .Q(\channels.channel_r [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6975_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0245_),
    .EN(_0278_),
    .Q(\channels.channel_r [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6976_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0246_),
    .EN(_0278_),
    .Q(\channels.channel_r [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6977_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0247_),
    .EN(_0278_),
    .Q(\channels.channel_r [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6978_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0248_),
    .EN(_0278_),
    .Q(\channels.channel_r [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6979_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0249_),
    .EN(_0278_),
    .Q(\channels.channel_r [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6980_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0250_),
    .EN(_0278_),
    .Q(\channels.channel_r [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6981_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0251_),
    .EN(_0278_),
    .Q(\channels.channel_l [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6982_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0252_),
    .EN(_0278_),
    .Q(\channels.channel_l [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6983_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0253_),
    .EN(_0278_),
    .Q(\channels.channel_l [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6984_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0254_),
    .EN(_0278_),
    .Q(\channels.channel_l [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6985_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0255_),
    .EN(_0278_),
    .Q(\channels.channel_l [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6986_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0256_),
    .EN(_0278_),
    .Q(\channels.channel_l [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6987_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0257_),
    .EN(_0278_),
    .Q(\channels.channel_l [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6988_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0258_),
    .EN(_0278_),
    .Q(\channels.channel_l [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6989_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0259_),
    .EN(_0278_),
    .Q(\channels.channel_l [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6990_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0260_),
    .EN(_0278_),
    .Q(\channels.channel_l [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6991_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0261_),
    .EN(_0278_),
    .Q(\channels.channel_l [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6992_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0262_),
    .EN(_0278_),
    .Q(\channels.channel_l [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6993_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0263_),
    .EN(_0278_),
    .Q(\channels.channel_l [12]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6994_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0264_),
    .EN(_0278_),
    .Q(\channels.channel_l [13]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6995_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0265_),
    .EN(_0278_),
    .Q(\channels.channel_l [14]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h1),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6996_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0266_),
    .EN(_0278_),
    .Q(\channels.channel_l [15]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6997_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0450_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6998_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0450_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _6999_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0451_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7000_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0451_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7001_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0452_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7002_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0452_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7003_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0453_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7004_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0453_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7005_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0454_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7006_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0454_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7007_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0455_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7008_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0455_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7009_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0456_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7010_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0456_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7011_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0457_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7012_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0457_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7013_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0329_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7014_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0329_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7015_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0329_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7016_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0332_),
    .Q(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3] ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7017_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0332_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7018_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0332_),
    .Q(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7019_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0458_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7020_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0458_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7021_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0461_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7022_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0461_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7023_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0462_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7024_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0462_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7025_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0296_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7026_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0297_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7027_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0298_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7028_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0299_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7029_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0300_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7030_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0301_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [8]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7031_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0302_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [9]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7032_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0294_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [10]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7033_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0295_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.phase_generator.tmp_ws7_p5 [11]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7034_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0467_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7035_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0467_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7036_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0468_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7037_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0468_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7038_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0463_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7039_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0463_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7040_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0466_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7041_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0466_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7042_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0464_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7043_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0464_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7044_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0465_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7045_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0465_),
    .Q(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7046_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankb ),
    .EN(1'h1),
    .Q(\channels.operator_out_mem.bankb_p [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7047_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.operator_out_mem.bankb_p [0]),
    .EN(1'h1),
    .Q(\channels.operator_out_mem.bankb_p [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7048_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0065_),
    .Q(\channels.connection_sel [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7049_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0065_),
    .Q(\channels.connection_sel [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7050_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0065_),
    .Q(\channels.connection_sel [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7051_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0065_),
    .Q(\channels.connection_sel [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7052_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0065_),
    .Q(\channels.connection_sel [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7053_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0065_),
    .Q(\channels.connection_sel [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7054_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0064_),
    .Q(\channels.control_operators.is_new ),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7055_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ),
    .EN(_0411_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7056_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [1]),
    .EN(_0411_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7057_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [2]),
    .EN(_0411_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7058_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [3]),
    .EN(_0411_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7059_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [4]),
    .EN(_0411_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7060_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0411_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7061_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [6]),
    .EN(_0411_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7062_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7]),
    .EN(_0411_),
    .Q(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7063_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0304_),
    .Q(\leds.led [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7064_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0305_),
    .Q(\leds.led [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7065_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [5]),
    .EN(_0306_),
    .Q(\leds.led [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _7066_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(_0066_),
    .EN(_0078_),
    .Q(\host_if.afifo.wgray [0]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _7067_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(_0067_),
    .EN(_0078_),
    .Q(\host_if.afifo.wgray [1]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _7068_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(_0068_),
    .EN(_0078_),
    .Q(\host_if.afifo.wgray [2]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _7069_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(_0069_),
    .EN(_0078_),
    .Q(\host_if.afifo.wgray [3]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _7070_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(_0070_),
    .EN(_0078_),
    .Q(\host_if.afifo.wgray [4]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _7071_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(_0071_),
    .EN(_0078_),
    .Q(\host_if.afifo.wgray [5]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h1),
    .SR_VAL(1'h0)
  ) _7072_ (
    .CLK(\host_if.afifo.i_wclk ),
    .D(\host_if.afifo.next_wr_addr [6]),
    .EN(_0078_),
    .Q(\host_if.afifo.wgray [6]),
    .SR(\host_if.afifo.i_wr_reset_n )
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'hx),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7073_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0267_),
    .EN(1'h1),
    .Q(\channels.control_operators.modulation_out_p1 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7074_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0268_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [7]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7075_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0269_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [6]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7076_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0270_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [5]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7077_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0271_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [4]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7078_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0272_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [3]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7079_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0273_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [2]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7080_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0274_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [1]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7081_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0275_),
    .EN(1'h1),
    .Q(\channels.control_operators.operator.envelope_generator.ksl_add_p2 [0]),
    .SR(1'h0)
  );
  CC_DFF #(
    .CLK_INV(1'h0),
    .EN_INV(1'h0),
    .INIT(1'h0),
    .SR_INV(1'h0),
    .SR_VAL(1'h0)
  ) _7082_ (
    .CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .D(_0276_),
    .EN(_0060_),
    .Q(\channels.control_operators.operator.use_feedback_p1 ),
    .SR(1'h0)
  );
  CC_ADDF _7083_ (
    .A(\channels.control_operators.operator.envelope_generator.env_int_p1 [0]),
    .B(_1012_[0]),
    .CI(1'h0),
    .CO(_1013_[1]),
    .S(_1015_[0])
  );
  CC_ADDF _7084_ (
    .A(\channels.control_operators.operator.envelope_generator.env_int_p1 [1]),
    .B(_1012_[1]),
    .CI(_1013_[1]),
    .CO(_1013_[2]),
    .S(_1015_[1])
  );
  CC_ADDF _7085_ (
    .A(\channels.control_operators.operator.envelope_generator.env_int_p1 [2]),
    .B(_1012_[2]),
    .CI(_1013_[2]),
    .CO(_1013_[3]),
    .S(_1015_[2])
  );
  CC_ADDF _7086_ (
    .A(\channels.control_operators.operator.envelope_generator.env_int_p1 [3]),
    .B(_1012_[3]),
    .CI(_1013_[3]),
    .CO(_1013_[4]),
    .S(_1015_[3])
  );
  CC_ADDF _7087_ (
    .A(\channels.control_operators.operator.envelope_generator.env_int_p1 [4]),
    .B(_1012_[4]),
    .CI(_1013_[4]),
    .CO(_1013_[5]),
    .S(_1015_[4])
  );
  CC_ADDF _7088_ (
    .A(\channels.control_operators.operator.envelope_generator.env_int_p1 [5]),
    .B(_1012_[5]),
    .CI(_1013_[5]),
    .CO(_1013_[6]),
    .S(_1015_[5])
  );
  CC_ADDF _7089_ (
    .A(\channels.control_operators.operator.envelope_generator.env_int_p1 [6]),
    .B(_1012_[6]),
    .CI(_1013_[6]),
    .CO(_1013_[7]),
    .S(_1015_[6])
  );
  CC_ADDF _7090_ (
    .A(\channels.control_operators.operator.envelope_generator.env_int_p1 [7]),
    .B(_1012_[7]),
    .CI(_1013_[7]),
    .CO(_1013_[8]),
    .S(_1015_[7])
  );
  CC_ADDF _7091_ (
    .A(\channels.control_operators.operator.envelope_generator.env_int_p1 [8]),
    .B(_1012_[8]),
    .CI(_1013_[8]),
    .CO(_1014_[8]),
    .S(_1015_[8])
  );
  CC_ADDF _7092_ (
    .A(_1011_[0]),
    .B(1'h0),
    .CI(1'h0),
    .CO(_1016_[1]),
    .S(_0974_[0])
  );
  CC_ADDF _7093_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_1016_[10]),
    .CO(_1017_[10]),
    .S(_0974_[10])
  );
  CC_ADDF _7094_ (
    .A(_1011_[1]),
    .B(_1010_[0]),
    .CI(_1016_[1]),
    .CO(_1016_[2]),
    .S(_0974_[1])
  );
  CC_ADDF _7095_ (
    .A(_1011_[2]),
    .B(_1010_[1]),
    .CI(_1016_[2]),
    .CO(_1016_[3]),
    .S(_0974_[2])
  );
  CC_ADDF _7096_ (
    .A(_1011_[3]),
    .B(_1010_[2]),
    .CI(_1016_[3]),
    .CO(_1016_[4]),
    .S(_0974_[3])
  );
  CC_ADDF _7097_ (
    .A(_1011_[4]),
    .B(_1010_[3]),
    .CI(_1016_[4]),
    .CO(_1016_[5]),
    .S(_0974_[4])
  );
  CC_ADDF _7098_ (
    .A(_1011_[5]),
    .B(_1010_[4]),
    .CI(_1016_[5]),
    .CO(_1016_[6]),
    .S(_0974_[5])
  );
  CC_ADDF _7099_ (
    .A(_1011_[6]),
    .B(_1010_[5]),
    .CI(_1016_[6]),
    .CO(_1016_[7]),
    .S(_0974_[6])
  );
  CC_ADDF _7100_ (
    .A(_1011_[7]),
    .B(_1010_[6]),
    .CI(_1016_[7]),
    .CO(_1016_[8]),
    .S(_0974_[7])
  );
  CC_ADDF _7101_ (
    .A(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8]),
    .B(_1010_[7]),
    .CI(_1016_[8]),
    .CO(_1016_[9]),
    .S(_0974_[8])
  );
  CC_ADDF _7102_ (
    .A(1'h0),
    .B(1'h0),
    .CI(_1016_[9]),
    .CO(_1016_[10]),
    .S(_0974_[9])
  );
  CC_ADDF _7103_ (
    .A(1'h1),
    .B(\channels.control_operators.state [0]),
    .CI(1'h0),
    .CO(_1018_[1]),
    .S(_1020_[0])
  );
  CC_ADDF _7104_ (
    .A(\channels.control_operators.next_state [1]),
    .B(1'h0),
    .CI(_1018_[1]),
    .CO(_1018_[2]),
    .S(_1020_[1])
  );
  CC_ADDF _7105_ (
    .A(1'h1),
    .B(\channels.control_operators.next_state [2]),
    .CI(_1018_[2]),
    .CO(_1018_[3]),
    .S(_1020_[2])
  );
  CC_ADDF _7106_ (
    .A(1'h1),
    .B(\channels.control_operators.next_state [3]),
    .CI(_1018_[3]),
    .CO(_1018_[4]),
    .S(_1020_[3])
  );
  CC_ADDF _7107_ (
    .A(\channels.control_operators.next_state [4]),
    .B(1'h0),
    .CI(_1018_[4]),
    .CO(_1019_[4]),
    .S(_1020_[4])
  );
  CC_MX4 _7108_ (
    .D0(\channels.connection_sel [0]),
    .D1(\channels.connection_sel [1]),
    .D2(\channels.connection_sel [2]),
    .D3(\channels.connection_sel [3]),
    .S0(\channels.self [40]),
    .S1(\channels.self [41]),
    .Y(_1137_[0])
  );
  CC_MX4 _7109_ (
    .D0(_1292_),
    .D1(_1636_[1]),
    .D2(_0307_),
    .D3(_0308_),
    .S0(\channels.control_operators.fnum [8]),
    .S1(\channels.control_operators.fnum [9]),
    .Y(_0000_[0])
  );
  CC_MX4 _7110_ (
    .D0(_1292_),
    .D1(\channels.control_operators.fnum [7]),
    .D2(_1292_),
    .D3(_0309_),
    .S0(\channels.control_operators.fnum [8]),
    .S1(\channels.control_operators.fnum [9]),
    .Y(_0000_[2])
  );
  CC_MX4 _7111_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1054_[7])
  );
  CC_MX4 _7112_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1055_[7])
  );
  CC_MX4 _7113_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9] [7]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10] [7]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1056_[7])
  );
  CC_MX4 _7114_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12] [7]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13] [7]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14] [7]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1057_[7])
  );
  CC_MX4 _7115_ (
    .D0(_1054_[7]),
    .D1(_1055_[7]),
    .D2(_1056_[7]),
    .D3(_1057_[7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1053_[7])
  );
  CC_MX4 _7116_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16] [7]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17] [7]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18] [7]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1601_[0])
  );
  CC_MX4 _7117_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1049_[7])
  );
  CC_MX4 _7118_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1050_[7])
  );
  CC_MX4 _7119_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9] [7]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10] [7]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1051_[7])
  );
  CC_MX4 _7120_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12] [7]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13] [7]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14] [7]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1052_[7])
  );
  CC_MX4 _7121_ (
    .D0(_1049_[7]),
    .D1(_1050_[7]),
    .D2(_1051_[7]),
    .D3(_1052_[7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1048_[7])
  );
  CC_MX4 _7122_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16] [7]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17] [7]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18] [7]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1599_[0])
  );
  CC_MX4 _7123_ (
    .D0(_1053_[7]),
    .D1(_0365_),
    .D2(_1048_[7]),
    .D3(_0340_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.am )
  );
  CC_MX4 _7124_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1054_[5])
  );
  CC_MX4 _7125_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1055_[5])
  );
  CC_MX4 _7126_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9] [5]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10] [5]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1056_[5])
  );
  CC_MX4 _7127_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12] [5]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13] [5]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14] [5]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1057_[5])
  );
  CC_MX4 _7128_ (
    .D0(_1054_[5]),
    .D1(_1055_[5]),
    .D2(_1056_[5]),
    .D3(_1057_[5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1053_[5])
  );
  CC_MX4 _7129_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16] [5]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17] [5]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18] [5]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1603_[0])
  );
  CC_MX4 _7130_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1049_[5])
  );
  CC_MX4 _7131_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1050_[5])
  );
  CC_MX4 _7132_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9] [5]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10] [5]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1051_[5])
  );
  CC_MX4 _7133_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12] [5]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13] [5]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14] [5]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1052_[5])
  );
  CC_MX4 _7134_ (
    .D0(_1049_[5]),
    .D1(_1050_[5]),
    .D2(_1051_[5]),
    .D3(_1052_[5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1048_[5])
  );
  CC_MX4 _7135_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16] [5]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17] [5]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18] [5]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1598_[0])
  );
  CC_MX4 _7136_ (
    .D0(_1053_[5]),
    .D1(_0364_),
    .D2(_1048_[5]),
    .D3(_0339_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.egt )
  );
  CC_MX4 _7137_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1054_[4])
  );
  CC_MX4 _7138_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1055_[4])
  );
  CC_MX4 _7139_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9] [4]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10] [4]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1056_[4])
  );
  CC_MX4 _7140_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12] [4]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13] [4]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14] [4]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1057_[4])
  );
  CC_MX4 _7141_ (
    .D0(_1054_[4]),
    .D1(_1055_[4]),
    .D2(_1056_[4]),
    .D3(_1057_[4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1053_[4])
  );
  CC_MX4 _7142_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16] [4]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17] [4]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18] [4]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1596_[0])
  );
  CC_MX4 _7143_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1049_[4])
  );
  CC_MX4 _7144_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1050_[4])
  );
  CC_MX4 _7145_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9] [4]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10] [4]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1051_[4])
  );
  CC_MX4 _7146_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12] [4]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13] [4]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14] [4]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1052_[4])
  );
  CC_MX4 _7147_ (
    .D0(_1049_[4]),
    .D1(_1050_[4]),
    .D2(_1051_[4]),
    .D3(_1052_[4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1048_[4])
  );
  CC_MX4 _7148_ (
    .D0(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16] [4]),
    .D1(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17] [4]),
    .D2(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18] [4]),
    .D3(\channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1602_[0])
  );
  CC_MX4 _7149_ (
    .D0(_1053_[4]),
    .D1(_0363_),
    .D2(_1048_[4]),
    .D3(_0338_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ksr )
  );
  CC_MX4 _7150_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1595_[1])
  );
  CC_MX4 _7151_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1595_[0])
  );
  CC_MX4 _7152_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1600_[1])
  );
  CC_MX4 _7153_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1600_[0])
  );
  CC_MX4 _7154_ (
    .D0(_0490_),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .D2(_0475_),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.kon )
  );
  CC_MX4 _7155_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1074_[0])
  );
  CC_MX4 _7156_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1075_[0])
  );
  CC_MX4 _7157_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1076_[0])
  );
  CC_MX4 _7158_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1077_[0])
  );
  CC_MX4 _7159_ (
    .D0(_1074_[0]),
    .D1(_1075_[0]),
    .D2(_1076_[0]),
    .D3(_1077_[0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1073_[0])
  );
  CC_MX4 _7160_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [0]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1594_[0])
  );
  CC_MX4 _7161_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1069_[0])
  );
  CC_MX4 _7162_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1070_[0])
  );
  CC_MX4 _7163_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1071_[0])
  );
  CC_MX4 _7164_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1072_[0])
  );
  CC_MX4 _7165_ (
    .D0(_1069_[0]),
    .D1(_1070_[0]),
    .D2(_1071_[0]),
    .D3(_1072_[0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1068_[0])
  );
  CC_MX4 _7166_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [0]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1588_[0])
  );
  CC_MX4 _7167_ (
    .D0(_1073_[0]),
    .D1(_0530_),
    .D2(_1068_[0]),
    .D3(_0500_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ksl_tl_mem.dob [0])
  );
  CC_MX4 _7168_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1074_[1])
  );
  CC_MX4 _7169_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1075_[1])
  );
  CC_MX4 _7170_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1076_[1])
  );
  CC_MX4 _7171_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1077_[1])
  );
  CC_MX4 _7172_ (
    .D0(_1074_[1]),
    .D1(_1075_[1]),
    .D2(_1076_[1]),
    .D3(_1077_[1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1073_[1])
  );
  CC_MX4 _7173_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [1]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1586_[0])
  );
  CC_MX4 _7174_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1069_[1])
  );
  CC_MX4 _7175_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1070_[1])
  );
  CC_MX4 _7176_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1071_[1])
  );
  CC_MX4 _7177_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1072_[1])
  );
  CC_MX4 _7178_ (
    .D0(_1069_[1]),
    .D1(_1070_[1]),
    .D2(_1071_[1]),
    .D3(_1072_[1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1068_[1])
  );
  CC_MX4 _7179_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [1]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1592_[0])
  );
  CC_MX4 _7180_ (
    .D0(_1073_[1]),
    .D1(_0531_),
    .D2(_1068_[1]),
    .D3(_0501_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ksl_tl_mem.dob [1])
  );
  CC_MX4 _7181_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1074_[2])
  );
  CC_MX4 _7182_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1075_[2])
  );
  CC_MX4 _7183_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1076_[2])
  );
  CC_MX4 _7184_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1077_[2])
  );
  CC_MX4 _7185_ (
    .D0(_1074_[2]),
    .D1(_1075_[2]),
    .D2(_1076_[2]),
    .D3(_1077_[2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1073_[2])
  );
  CC_MX4 _7186_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [2]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1585_[0])
  );
  CC_MX4 _7187_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1069_[2])
  );
  CC_MX4 _7188_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1070_[2])
  );
  CC_MX4 _7189_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1071_[2])
  );
  CC_MX4 _7190_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1072_[2])
  );
  CC_MX4 _7191_ (
    .D0(_1069_[2]),
    .D1(_1070_[2]),
    .D2(_1071_[2]),
    .D3(_1072_[2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1068_[2])
  );
  CC_MX4 _7192_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [2]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1583_[0])
  );
  CC_MX4 _7193_ (
    .D0(_1073_[2]),
    .D1(_0532_),
    .D2(_1068_[2]),
    .D3(_0502_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ksl_tl_mem.dob [2])
  );
  CC_MX4 _7194_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1074_[3])
  );
  CC_MX4 _7195_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1075_[3])
  );
  CC_MX4 _7196_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [3]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [3]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1076_[3])
  );
  CC_MX4 _7197_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [3]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [3]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [3]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1077_[3])
  );
  CC_MX4 _7198_ (
    .D0(_1074_[3]),
    .D1(_1075_[3]),
    .D2(_1076_[3]),
    .D3(_1077_[3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1073_[3])
  );
  CC_MX4 _7199_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [3]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [3]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [3]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1590_[0])
  );
  CC_MX4 _7200_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1069_[3])
  );
  CC_MX4 _7201_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1070_[3])
  );
  CC_MX4 _7202_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [3]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [3]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1071_[3])
  );
  CC_MX4 _7203_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [3]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [3]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [3]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1072_[3])
  );
  CC_MX4 _7204_ (
    .D0(_1069_[3]),
    .D1(_1070_[3]),
    .D2(_1071_[3]),
    .D3(_1072_[3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1068_[3])
  );
  CC_MX4 _7205_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [3]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [3]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [3]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1582_[0])
  );
  CC_MX4 _7206_ (
    .D0(_1073_[3]),
    .D1(_0533_),
    .D2(_1068_[3]),
    .D3(_0503_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ksl_tl_mem.dob [3])
  );
  CC_MX4 _7207_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1074_[4])
  );
  CC_MX4 _7208_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1075_[4])
  );
  CC_MX4 _7209_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [4]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [4]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1076_[4])
  );
  CC_MX4 _7210_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [4]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [4]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [4]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1077_[4])
  );
  CC_MX4 _7211_ (
    .D0(_1074_[4]),
    .D1(_1075_[4]),
    .D2(_1076_[4]),
    .D3(_1077_[4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1073_[4])
  );
  CC_MX4 _7212_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [4]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [4]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [4]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1580_[0])
  );
  CC_MX4 _7213_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1069_[4])
  );
  CC_MX4 _7214_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1070_[4])
  );
  CC_MX4 _7215_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [4]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [4]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1071_[4])
  );
  CC_MX4 _7216_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [4]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [4]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [4]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1072_[4])
  );
  CC_MX4 _7217_ (
    .D0(_1069_[4]),
    .D1(_1070_[4]),
    .D2(_1071_[4]),
    .D3(_1072_[4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1068_[4])
  );
  CC_MX4 _7218_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [4]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [4]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [4]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1587_[0])
  );
  CC_MX4 _7219_ (
    .D0(_1073_[4]),
    .D1(_0534_),
    .D2(_1068_[4]),
    .D3(_0504_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ksl_tl_mem.dob [4])
  );
  CC_MX4 _7220_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1074_[5])
  );
  CC_MX4 _7221_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1075_[5])
  );
  CC_MX4 _7222_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [5]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [5]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1076_[5])
  );
  CC_MX4 _7223_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [5]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [5]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [5]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1077_[5])
  );
  CC_MX4 _7224_ (
    .D0(_1074_[5]),
    .D1(_1075_[5]),
    .D2(_1076_[5]),
    .D3(_1077_[5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1073_[5])
  );
  CC_MX4 _7225_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [5]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [5]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [5]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1579_[0])
  );
  CC_MX4 _7226_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1069_[5])
  );
  CC_MX4 _7227_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1070_[5])
  );
  CC_MX4 _7228_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [5]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [5]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1071_[5])
  );
  CC_MX4 _7229_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [5]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [5]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [5]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1072_[5])
  );
  CC_MX4 _7230_ (
    .D0(_1069_[5]),
    .D1(_1070_[5]),
    .D2(_1071_[5]),
    .D3(_1072_[5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1068_[5])
  );
  CC_MX4 _7231_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [5]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [5]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [5]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1577_[0])
  );
  CC_MX4 _7232_ (
    .D0(_1073_[5]),
    .D1(_0535_),
    .D2(_1068_[5]),
    .D3(_0505_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ksl_tl_mem.dob [5])
  );
  CC_MX4 _7233_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1074_[6])
  );
  CC_MX4 _7234_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1075_[6])
  );
  CC_MX4 _7235_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [6]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [6]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1076_[6])
  );
  CC_MX4 _7236_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [6]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [6]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [6]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1077_[6])
  );
  CC_MX4 _7237_ (
    .D0(_1074_[6]),
    .D1(_1075_[6]),
    .D2(_1076_[6]),
    .D3(_1077_[6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1073_[6])
  );
  CC_MX4 _7238_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [6]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [6]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [6]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1584_[0])
  );
  CC_MX4 _7239_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1069_[6])
  );
  CC_MX4 _7240_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1070_[6])
  );
  CC_MX4 _7241_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [6]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [6]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1071_[6])
  );
  CC_MX4 _7242_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [6]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [6]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [6]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1072_[6])
  );
  CC_MX4 _7243_ (
    .D0(_1069_[6]),
    .D1(_1070_[6]),
    .D2(_1071_[6]),
    .D3(_1072_[6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1068_[6])
  );
  CC_MX4 _7244_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [6]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [6]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [6]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1576_[0])
  );
  CC_MX4 _7245_ (
    .D0(_1073_[6]),
    .D1(_0536_),
    .D2(_1068_[6]),
    .D3(_0506_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ksl [0])
  );
  CC_MX4 _7246_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1074_[7])
  );
  CC_MX4 _7247_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1075_[7])
  );
  CC_MX4 _7248_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[9] [7]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[10] [7]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[11] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1076_[7])
  );
  CC_MX4 _7249_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[12] [7]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[13] [7]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[14] [7]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[15] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1077_[7])
  );
  CC_MX4 _7250_ (
    .D0(_1074_[7]),
    .D1(_1075_[7]),
    .D2(_1076_[7]),
    .D3(_1077_[7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1073_[7])
  );
  CC_MX4 _7251_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[16] [7]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[17] [7]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[18] [7]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[1].genblk1.mem_bank.ram[19] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1574_[0])
  );
  CC_MX4 _7252_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1069_[7])
  );
  CC_MX4 _7253_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1070_[7])
  );
  CC_MX4 _7254_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[9] [7]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[10] [7]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[11] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1071_[7])
  );
  CC_MX4 _7255_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[12] [7]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[13] [7]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[14] [7]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[15] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1072_[7])
  );
  CC_MX4 _7256_ (
    .D0(_1069_[7]),
    .D1(_1070_[7]),
    .D2(_1071_[7]),
    .D3(_1072_[7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1068_[7])
  );
  CC_MX4 _7257_ (
    .D0(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[16] [7]),
    .D1(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[17] [7]),
    .D2(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[18] [7]),
    .D3(\channels.control_operators.ksl_tl_mem.bankgen[0].genblk1.mem_bank.ram[19] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1581_[0])
  );
  CC_MX4 _7258_ (
    .D0(_1073_[7]),
    .D1(_0537_),
    .D2(_1068_[7]),
    .D3(_0507_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ksl [1])
  );
  CC_MX4 _7259_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1064_[0])
  );
  CC_MX4 _7260_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1065_[0])
  );
  CC_MX4 _7261_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1066_[0])
  );
  CC_MX4 _7262_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1067_[0])
  );
  CC_MX4 _7263_ (
    .D0(_1064_[0]),
    .D1(_1065_[0]),
    .D2(_1066_[0]),
    .D3(_1067_[0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1063_[0])
  );
  CC_MX4 _7264_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [0]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1573_[0])
  );
  CC_MX4 _7265_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1059_[0])
  );
  CC_MX4 _7266_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1060_[0])
  );
  CC_MX4 _7267_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1061_[0])
  );
  CC_MX4 _7268_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1062_[0])
  );
  CC_MX4 _7269_ (
    .D0(_1059_[0]),
    .D1(_1060_[0]),
    .D2(_1061_[0]),
    .D3(_1062_[0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1058_[0])
  );
  CC_MX4 _7270_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [0]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1571_[0])
  );
  CC_MX4 _7271_ (
    .D0(_1063_[0]),
    .D1(_0418_),
    .D2(_1058_[0]),
    .D3(_0388_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ar_dr_mem.dob [0])
  );
  CC_MX4 _7272_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1064_[1])
  );
  CC_MX4 _7273_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1065_[1])
  );
  CC_MX4 _7274_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1066_[1])
  );
  CC_MX4 _7275_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1067_[1])
  );
  CC_MX4 _7276_ (
    .D0(_1064_[1]),
    .D1(_1065_[1]),
    .D2(_1066_[1]),
    .D3(_1067_[1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1063_[1])
  );
  CC_MX4 _7277_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [1]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1578_[0])
  );
  CC_MX4 _7278_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1059_[1])
  );
  CC_MX4 _7279_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1060_[1])
  );
  CC_MX4 _7280_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1061_[1])
  );
  CC_MX4 _7281_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1062_[1])
  );
  CC_MX4 _7282_ (
    .D0(_1059_[1]),
    .D1(_1060_[1]),
    .D2(_1061_[1]),
    .D3(_1062_[1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1058_[1])
  );
  CC_MX4 _7283_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [1]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1570_[0])
  );
  CC_MX4 _7284_ (
    .D0(_1063_[1]),
    .D1(_0419_),
    .D2(_1058_[1]),
    .D3(_0389_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ar_dr_mem.dob [1])
  );
  CC_MX4 _7285_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1064_[2])
  );
  CC_MX4 _7286_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1065_[2])
  );
  CC_MX4 _7287_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1066_[2])
  );
  CC_MX4 _7288_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1067_[2])
  );
  CC_MX4 _7289_ (
    .D0(_1064_[2]),
    .D1(_1065_[2]),
    .D2(_1066_[2]),
    .D3(_1067_[2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1063_[2])
  );
  CC_MX4 _7290_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [2]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1568_[0])
  );
  CC_MX4 _7291_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1059_[2])
  );
  CC_MX4 _7292_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1060_[2])
  );
  CC_MX4 _7293_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1061_[2])
  );
  CC_MX4 _7294_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1062_[2])
  );
  CC_MX4 _7295_ (
    .D0(_1059_[2]),
    .D1(_1060_[2]),
    .D2(_1061_[2]),
    .D3(_1062_[2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1058_[2])
  );
  CC_MX4 _7296_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [2]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1575_[0])
  );
  CC_MX4 _7297_ (
    .D0(_1063_[2]),
    .D1(_0420_),
    .D2(_1058_[2]),
    .D3(_0390_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ar_dr_mem.dob [2])
  );
  CC_MX4 _7298_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1064_[3])
  );
  CC_MX4 _7299_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1065_[3])
  );
  CC_MX4 _7300_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [3]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [3]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1066_[3])
  );
  CC_MX4 _7301_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [3]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [3]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [3]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1067_[3])
  );
  CC_MX4 _7302_ (
    .D0(_1064_[3]),
    .D1(_1065_[3]),
    .D2(_1066_[3]),
    .D3(_1067_[3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1063_[3])
  );
  CC_MX4 _7303_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [3]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [3]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [3]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1567_[0])
  );
  CC_MX4 _7304_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1059_[3])
  );
  CC_MX4 _7305_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1060_[3])
  );
  CC_MX4 _7306_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [3]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [3]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1061_[3])
  );
  CC_MX4 _7307_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [3]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [3]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [3]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1062_[3])
  );
  CC_MX4 _7308_ (
    .D0(_1059_[3]),
    .D1(_1060_[3]),
    .D2(_1061_[3]),
    .D3(_1062_[3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1058_[3])
  );
  CC_MX4 _7309_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [3]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [3]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [3]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1565_[0])
  );
  CC_MX4 _7310_ (
    .D0(_1063_[3]),
    .D1(_0421_),
    .D2(_1058_[3]),
    .D3(_0391_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ar_dr_mem.dob [3])
  );
  CC_MX4 _7311_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1114_[0])
  );
  CC_MX4 _7312_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1115_[0])
  );
  CC_MX4 _7313_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1116_[0])
  );
  CC_MX4 _7314_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1117_[0])
  );
  CC_MX4 _7315_ (
    .D0(_1114_[0]),
    .D1(_1115_[0]),
    .D2(_1116_[0]),
    .D3(_1117_[0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1113_[0])
  );
  CC_MX4 _7316_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [0]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1572_[0])
  );
  CC_MX4 _7317_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1109_[0])
  );
  CC_MX4 _7318_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1110_[0])
  );
  CC_MX4 _7319_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1111_[0])
  );
  CC_MX4 _7320_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1112_[0])
  );
  CC_MX4 _7321_ (
    .D0(_1109_[0]),
    .D1(_1110_[0]),
    .D2(_1111_[0]),
    .D3(_1112_[0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1108_[0])
  );
  CC_MX4 _7322_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [0]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1564_[0])
  );
  CC_MX4 _7323_ (
    .D0(_1113_[0]),
    .D1(_0726_),
    .D2(_1108_[0]),
    .D3(_0696_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.rr [0])
  );
  CC_MX4 _7324_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1114_[1])
  );
  CC_MX4 _7325_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1115_[1])
  );
  CC_MX4 _7326_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1116_[1])
  );
  CC_MX4 _7327_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1117_[1])
  );
  CC_MX4 _7328_ (
    .D0(_1114_[1]),
    .D1(_1115_[1]),
    .D2(_1116_[1]),
    .D3(_1117_[1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1113_[1])
  );
  CC_MX4 _7329_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [1]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1562_[0])
  );
  CC_MX4 _7330_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1109_[1])
  );
  CC_MX4 _7331_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1110_[1])
  );
  CC_MX4 _7332_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1111_[1])
  );
  CC_MX4 _7333_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1112_[1])
  );
  CC_MX4 _7334_ (
    .D0(_1109_[1]),
    .D1(_1110_[1]),
    .D2(_1111_[1]),
    .D3(_1112_[1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1108_[1])
  );
  CC_MX4 _7335_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [1]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1569_[0])
  );
  CC_MX4 _7336_ (
    .D0(_1113_[1]),
    .D1(_0727_),
    .D2(_1108_[1]),
    .D3(_0697_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.rr [1])
  );
  CC_MX4 _7337_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1114_[2])
  );
  CC_MX4 _7338_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1115_[2])
  );
  CC_MX4 _7339_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1116_[2])
  );
  CC_MX4 _7340_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1117_[2])
  );
  CC_MX4 _7341_ (
    .D0(_1114_[2]),
    .D1(_1115_[2]),
    .D2(_1116_[2]),
    .D3(_1117_[2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1113_[2])
  );
  CC_MX4 _7342_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [2]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1561_[0])
  );
  CC_MX4 _7343_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1109_[2])
  );
  CC_MX4 _7344_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1110_[2])
  );
  CC_MX4 _7345_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1111_[2])
  );
  CC_MX4 _7346_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1112_[2])
  );
  CC_MX4 _7347_ (
    .D0(_1109_[2]),
    .D1(_1110_[2]),
    .D2(_1111_[2]),
    .D3(_1112_[2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1108_[2])
  );
  CC_MX4 _7348_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [2]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1559_[0])
  );
  CC_MX4 _7349_ (
    .D0(_1113_[2]),
    .D1(_0728_),
    .D2(_1108_[2]),
    .D3(_0698_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.rr [2])
  );
  CC_MX4 _7350_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1114_[3])
  );
  CC_MX4 _7351_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1115_[3])
  );
  CC_MX4 _7352_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [3]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [3]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1116_[3])
  );
  CC_MX4 _7353_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [3]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [3]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [3]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1117_[3])
  );
  CC_MX4 _7354_ (
    .D0(_1114_[3]),
    .D1(_1115_[3]),
    .D2(_1116_[3]),
    .D3(_1117_[3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1113_[3])
  );
  CC_MX4 _7355_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [3]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [3]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [3]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1566_[0])
  );
  CC_MX4 _7356_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1109_[3])
  );
  CC_MX4 _7357_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1110_[3])
  );
  CC_MX4 _7358_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [3]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [3]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1111_[3])
  );
  CC_MX4 _7359_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [3]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [3]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [3]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1112_[3])
  );
  CC_MX4 _7360_ (
    .D0(_1109_[3]),
    .D1(_1110_[3]),
    .D2(_1111_[3]),
    .D3(_1112_[3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1108_[3])
  );
  CC_MX4 _7361_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [3]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [3]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [3]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1558_[0])
  );
  CC_MX4 _7362_ (
    .D0(_1113_[3]),
    .D1(_0729_),
    .D2(_1108_[3]),
    .D3(_0699_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.rr [3])
  );
  CC_MX4 _7363_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1114_[4])
  );
  CC_MX4 _7364_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1115_[4])
  );
  CC_MX4 _7365_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [4]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [4]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1116_[4])
  );
  CC_MX4 _7366_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [4]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [4]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [4]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1117_[4])
  );
  CC_MX4 _7367_ (
    .D0(_1114_[4]),
    .D1(_1115_[4]),
    .D2(_1116_[4]),
    .D3(_1117_[4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1113_[4])
  );
  CC_MX4 _7368_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [4]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [4]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [4]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1556_[0])
  );
  CC_MX4 _7369_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1109_[4])
  );
  CC_MX4 _7370_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1110_[4])
  );
  CC_MX4 _7371_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [4]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [4]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1111_[4])
  );
  CC_MX4 _7372_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [4]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [4]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [4]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1112_[4])
  );
  CC_MX4 _7373_ (
    .D0(_1109_[4]),
    .D1(_1110_[4]),
    .D2(_1111_[4]),
    .D3(_1112_[4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1108_[4])
  );
  CC_MX4 _7374_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [4]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [4]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [4]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1563_[0])
  );
  CC_MX4 _7375_ (
    .D0(_1113_[4]),
    .D1(_0730_),
    .D2(_1108_[4]),
    .D3(_0700_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.sl [0])
  );
  CC_MX4 _7376_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1114_[5])
  );
  CC_MX4 _7377_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1115_[5])
  );
  CC_MX4 _7378_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [5]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [5]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1116_[5])
  );
  CC_MX4 _7379_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [5]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [5]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [5]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1117_[5])
  );
  CC_MX4 _7380_ (
    .D0(_1114_[5]),
    .D1(_1115_[5]),
    .D2(_1116_[5]),
    .D3(_1117_[5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1113_[5])
  );
  CC_MX4 _7381_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [5]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [5]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [5]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1555_[0])
  );
  CC_MX4 _7382_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1109_[5])
  );
  CC_MX4 _7383_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1110_[5])
  );
  CC_MX4 _7384_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [5]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [5]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1111_[5])
  );
  CC_MX4 _7385_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [5]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [5]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [5]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1112_[5])
  );
  CC_MX4 _7386_ (
    .D0(_1109_[5]),
    .D1(_1110_[5]),
    .D2(_1111_[5]),
    .D3(_1112_[5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1108_[5])
  );
  CC_MX4 _7387_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [5]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [5]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [5]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1554_[0])
  );
  CC_MX4 _7388_ (
    .D0(_1113_[5]),
    .D1(_0731_),
    .D2(_1108_[5]),
    .D3(_0701_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.sl [1])
  );
  CC_MX4 _7389_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1114_[6])
  );
  CC_MX4 _7390_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1115_[6])
  );
  CC_MX4 _7391_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [6]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [6]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1116_[6])
  );
  CC_MX4 _7392_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [6]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [6]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [6]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1117_[6])
  );
  CC_MX4 _7393_ (
    .D0(_1114_[6]),
    .D1(_1115_[6]),
    .D2(_1116_[6]),
    .D3(_1117_[6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1113_[6])
  );
  CC_MX4 _7394_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [6]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [6]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [6]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1560_[0])
  );
  CC_MX4 _7395_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1109_[6])
  );
  CC_MX4 _7396_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1110_[6])
  );
  CC_MX4 _7397_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [6]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [6]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1111_[6])
  );
  CC_MX4 _7398_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [6]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [6]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [6]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1112_[6])
  );
  CC_MX4 _7399_ (
    .D0(_1109_[6]),
    .D1(_1110_[6]),
    .D2(_1111_[6]),
    .D3(_1112_[6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1108_[6])
  );
  CC_MX4 _7400_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [6]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [6]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [6]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1553_[0])
  );
  CC_MX4 _7401_ (
    .D0(_1113_[6]),
    .D1(_0732_),
    .D2(_1108_[6]),
    .D3(_0702_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.sl [2])
  );
  CC_MX4 _7402_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1114_[7])
  );
  CC_MX4 _7403_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1115_[7])
  );
  CC_MX4 _7404_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[9] [7]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[10] [7]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[11] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1116_[7])
  );
  CC_MX4 _7405_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[12] [7]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[13] [7]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[14] [7]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[15] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1117_[7])
  );
  CC_MX4 _7406_ (
    .D0(_1114_[7]),
    .D1(_1115_[7]),
    .D2(_1116_[7]),
    .D3(_1117_[7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1113_[7])
  );
  CC_MX4 _7407_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[16] [7]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[17] [7]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[18] [7]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[1].genblk1.mem_bank.ram[19] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1551_[0])
  );
  CC_MX4 _7408_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1109_[7])
  );
  CC_MX4 _7409_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1110_[7])
  );
  CC_MX4 _7410_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[9] [7]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[10] [7]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[11] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1111_[7])
  );
  CC_MX4 _7411_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[12] [7]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[13] [7]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[14] [7]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[15] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1112_[7])
  );
  CC_MX4 _7412_ (
    .D0(_1109_[7]),
    .D1(_1110_[7]),
    .D2(_1111_[7]),
    .D3(_1112_[7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1108_[7])
  );
  CC_MX4 _7413_ (
    .D0(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[16] [7]),
    .D1(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[17] [7]),
    .D2(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[18] [7]),
    .D3(\channels.control_operators.sl_rr_mem.bankgen[0].genblk1.mem_bank.ram[19] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1557_[0])
  );
  CC_MX4 _7414_ (
    .D0(_1113_[7]),
    .D1(_0733_),
    .D2(_1108_[7]),
    .D3(_0703_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.sl [3])
  );
  CC_MX4 _7415_ (
    .D0(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1545_[1])
  );
  CC_MX4 _7416_ (
    .D0(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1545_[0])
  );
  CC_MX4 _7417_ (
    .D0(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1761_[1])
  );
  CC_MX4 _7418_ (
    .D0(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1761_[0])
  );
  CC_MX4 _7419_ (
    .D0(_0459_),
    .D1(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .D2(_0448_),
    .D3(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.fnum [6])
  );
  CC_MX4 _7420_ (
    .D0(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1552_[1])
  );
  CC_MX4 _7421_ (
    .D0(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1552_[0])
  );
  CC_MX4 _7422_ (
    .D0(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1550_[1])
  );
  CC_MX4 _7423_ (
    .D0(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1550_[0])
  );
  CC_MX4 _7424_ (
    .D0(_0460_),
    .D1(\channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .D2(_0449_),
    .D3(\channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.fnum [7])
  );
  CC_MX4 _7425_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1544_[1])
  );
  CC_MX4 _7426_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1544_[0])
  );
  CC_MX4 _7427_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1540_[1])
  );
  CC_MX4 _7428_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1540_[0])
  );
  CC_MX4 _7429_ (
    .D0(_0485_),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .D2(_0470_),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.fnum [8])
  );
  CC_MX4 _7430_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1539_[1])
  );
  CC_MX4 _7431_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1539_[0])
  );
  CC_MX4 _7432_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1762_[1])
  );
  CC_MX4 _7433_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1762_[0])
  );
  CC_MX4 _7434_ (
    .D0(_0486_),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .D2(_0471_),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.fnum [9])
  );
  CC_MX4 _7435_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1549_[1])
  );
  CC_MX4 _7436_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1549_[0])
  );
  CC_MX4 _7437_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1548_[1])
  );
  CC_MX4 _7438_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1548_[0])
  );
  CC_MX4 _7439_ (
    .D0(_0487_),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .D2(_0472_),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.block [0])
  );
  CC_MX4 _7440_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1538_[1])
  );
  CC_MX4 _7441_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1538_[0])
  );
  CC_MX4 _7442_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1536_[1])
  );
  CC_MX4 _7443_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1536_[0])
  );
  CC_MX4 _7444_ (
    .D0(_0488_),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .D2(_0473_),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.block [1])
  );
  CC_MX4 _7445_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1535_[1])
  );
  CC_MX4 _7446_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1535_[0])
  );
  CC_MX4 _7447_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1763_[1])
  );
  CC_MX4 _7448_ (
    .D0(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.fnum_low_mem.addrb [0]),
    .S1(\channels.control_operators.fnum_low_mem.addrb [1]),
    .Y(_1763_[0])
  );
  CC_MX4 _7449_ (
    .D0(_0489_),
    .D1(\channels.control_operators.kon_block_fnum_high_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .D2(_0474_),
    .D3(\channels.control_operators.kon_block_fnum_high_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [3]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.block [2])
  );
  CC_MX4 _7450_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1124_[0])
  );
  CC_MX4 _7451_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1125_[0])
  );
  CC_MX4 _7452_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1126_[0])
  );
  CC_MX4 _7453_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1127_[0])
  );
  CC_MX4 _7454_ (
    .D0(_1124_[0]),
    .D1(_1125_[0]),
    .D2(_1126_[0]),
    .D3(_1127_[0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1123_[0])
  );
  CC_MX4 _7455_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16] [0]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17] [0]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18] [0]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1764_[0])
  );
  CC_MX4 _7456_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1119_[0])
  );
  CC_MX4 _7457_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1120_[0])
  );
  CC_MX4 _7458_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1121_[0])
  );
  CC_MX4 _7459_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1122_[0])
  );
  CC_MX4 _7460_ (
    .D0(_1119_[0]),
    .D1(_1120_[0]),
    .D2(_1121_[0]),
    .D3(_1122_[0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1118_[0])
  );
  CC_MX4 _7461_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16] [0]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17] [0]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18] [0]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1537_[0])
  );
  CC_MX4 _7462_ (
    .D0(_1123_[0]),
    .D1(_0781_),
    .D2(_1118_[0]),
    .D3(_0756_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.phase_generator.ws [0])
  );
  CC_MX4 _7463_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1124_[1])
  );
  CC_MX4 _7464_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1125_[1])
  );
  CC_MX4 _7465_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1126_[1])
  );
  CC_MX4 _7466_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1127_[1])
  );
  CC_MX4 _7467_ (
    .D0(_1124_[1]),
    .D1(_1125_[1]),
    .D2(_1126_[1]),
    .D3(_1127_[1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1123_[1])
  );
  CC_MX4 _7468_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16] [1]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17] [1]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18] [1]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1533_[0])
  );
  CC_MX4 _7469_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1119_[1])
  );
  CC_MX4 _7470_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1120_[1])
  );
  CC_MX4 _7471_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1121_[1])
  );
  CC_MX4 _7472_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1122_[1])
  );
  CC_MX4 _7473_ (
    .D0(_1119_[1]),
    .D1(_1120_[1]),
    .D2(_1121_[1]),
    .D3(_1122_[1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1118_[1])
  );
  CC_MX4 _7474_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16] [1]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17] [1]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18] [1]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1765_[0])
  );
  CC_MX4 _7475_ (
    .D0(_1123_[1]),
    .D1(_0782_),
    .D2(_1118_[1]),
    .D3(_0757_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.phase_generator.ws [1])
  );
  CC_MX4 _7476_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1124_[2])
  );
  CC_MX4 _7477_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1125_[2])
  );
  CC_MX4 _7478_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1126_[2])
  );
  CC_MX4 _7479_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1127_[2])
  );
  CC_MX4 _7480_ (
    .D0(_1124_[2]),
    .D1(_1125_[2]),
    .D2(_1126_[2]),
    .D3(_1127_[2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1123_[2])
  );
  CC_MX4 _7481_ (
    .D0(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[16] [2]),
    .D1(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[17] [2]),
    .D2(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[18] [2]),
    .D3(\channels.control_operators.ws_mem.bankgen[1].genblk1.mem_bank.ram[19] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1534_[0])
  );
  CC_MX4 _7482_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1119_[2])
  );
  CC_MX4 _7483_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1120_[2])
  );
  CC_MX4 _7484_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1121_[2])
  );
  CC_MX4 _7485_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1122_[2])
  );
  CC_MX4 _7486_ (
    .D0(_1119_[2]),
    .D1(_1120_[2]),
    .D2(_1121_[2]),
    .D3(_1122_[2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1118_[2])
  );
  CC_MX4 _7487_ (
    .D0(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[16] [2]),
    .D1(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[17] [2]),
    .D2(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[18] [2]),
    .D3(\channels.control_operators.ws_mem.bankgen[0].genblk1.mem_bank.ram[19] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1531_[0])
  );
  CC_MX4 _7488_ (
    .D0(_1123_[2]),
    .D1(_0783_),
    .D2(_1118_[2]),
    .D3(_0758_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.phase_generator.ws [2])
  );
  CC_MX4 _7489_ (
    .D0(1'h0),
    .D1(_1046_[0]),
    .D2(1'h0),
    .D3(_1047_[9]),
    .S0(_0057_),
    .S1(\channels.control_operators.operator.use_feedback_p1 ),
    .Y(\channels.control_operators.operator.phase_generator.modulation_p1 [0])
  );
  CC_MX4 _7490_ (
    .D0(1'h0),
    .D1(_1046_[1]),
    .D2(1'h0),
    .D3(_1047_[10]),
    .S0(_0057_),
    .S1(\channels.control_operators.operator.use_feedback_p1 ),
    .Y(\channels.control_operators.operator.phase_generator.modulation_p1 [1])
  );
  CC_MX4 _7491_ (
    .D0(1'h0),
    .D1(_1046_[2]),
    .D2(1'h0),
    .D3(_1047_[11]),
    .S0(_0057_),
    .S1(\channels.control_operators.operator.use_feedback_p1 ),
    .Y(\channels.control_operators.operator.phase_generator.modulation_p1 [2])
  );
  CC_MX4 _7492_ (
    .D0(1'h0),
    .D1(_1046_[3]),
    .D2(1'h0),
    .D3(_1047_[12]),
    .S0(_0057_),
    .S1(\channels.control_operators.operator.use_feedback_p1 ),
    .Y(\channels.control_operators.operator.phase_generator.modulation_p1 [3])
  );
  CC_MX4 _7493_ (
    .D0(1'h0),
    .D1(_1046_[4]),
    .D2(1'h0),
    .D3(_1047_[13]),
    .S0(_0057_),
    .S1(\channels.control_operators.operator.use_feedback_p1 ),
    .Y(\channels.control_operators.operator.phase_generator.modulation_p1 [4])
  );
  CC_MX4 _7494_ (
    .D0(1'h0),
    .D1(_1046_[5]),
    .D2(1'h0),
    .D3(_1047_[14]),
    .S0(_0057_),
    .S1(\channels.control_operators.operator.use_feedback_p1 ),
    .Y(\channels.control_operators.operator.phase_generator.modulation_p1 [5])
  );
  CC_MX4 _7495_ (
    .D0(1'h0),
    .D1(_1046_[6]),
    .D2(1'h0),
    .D3(_1047_[15]),
    .S0(_0057_),
    .S1(\channels.control_operators.operator.use_feedback_p1 ),
    .Y(\channels.control_operators.operator.phase_generator.modulation_p1 [6])
  );
  CC_MX4 _7496_ (
    .D0(1'h0),
    .D1(_1046_[7]),
    .D2(1'h0),
    .D3(_1047_[16]),
    .S0(_0057_),
    .S1(\channels.control_operators.operator.use_feedback_p1 ),
    .Y(\channels.control_operators.operator.phase_generator.modulation_p1 [7])
  );
  CC_MX4 _7497_ (
    .D0(1'h0),
    .D1(_1046_[8]),
    .D2(1'h0),
    .D3(_1047_[17]),
    .S0(_0057_),
    .S1(\channels.control_operators.operator.use_feedback_p1 ),
    .Y(\channels.control_operators.operator.phase_generator.modulation_p1 [8])
  );
  CC_MX4 _7498_ (
    .D0(1'h0),
    .D1(_1046_[9]),
    .D2(1'h0),
    .D3(_1047_[18]),
    .S0(_0057_),
    .S1(\channels.control_operators.operator.use_feedback_p1 ),
    .Y(\channels.control_operators.operator.phase_generator.modulation_p1 [9])
  );
  CC_MX4 _7499_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1094_[0])
  );
  CC_MX4 _7500_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1095_[0])
  );
  CC_MX4 _7501_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1096_[0])
  );
  CC_MX4 _7502_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1097_[0])
  );
  CC_MX4 _7503_ (
    .D0(_1094_[0]),
    .D1(_1095_[0]),
    .D2(_1096_[0]),
    .D3(_1097_[0]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1093_[0])
  );
  CC_MX4 _7504_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1089_[0])
  );
  CC_MX4 _7505_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1090_[0])
  );
  CC_MX4 _7506_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1091_[0])
  );
  CC_MX4 _7507_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1092_[0])
  );
  CC_MX4 _7508_ (
    .D0(_1089_[0]),
    .D1(_1090_[0]),
    .D2(_1091_[0]),
    .D3(_1092_[0]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1088_[0])
  );
  CC_MX4 _7509_ (
    .D0(_1093_[0]),
    .D1(_0636_),
    .D2(_1088_[0]),
    .D3(_0614_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.state_mem.dob [0])
  );
  CC_MX4 _7510_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1094_[1])
  );
  CC_MX4 _7511_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1095_[1])
  );
  CC_MX4 _7512_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1096_[1])
  );
  CC_MX4 _7513_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1097_[1])
  );
  CC_MX4 _7514_ (
    .D0(_1094_[1]),
    .D1(_1095_[1]),
    .D2(_1096_[1]),
    .D3(_1097_[1]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1093_[1])
  );
  CC_MX4 _7515_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1089_[1])
  );
  CC_MX4 _7516_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1090_[1])
  );
  CC_MX4 _7517_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1091_[1])
  );
  CC_MX4 _7518_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1092_[1])
  );
  CC_MX4 _7519_ (
    .D0(_1089_[1]),
    .D1(_1090_[1]),
    .D2(_1091_[1]),
    .D3(_1092_[1]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1088_[1])
  );
  CC_MX4 _7520_ (
    .D0(_1093_[1]),
    .D1(_0637_),
    .D2(_1088_[1]),
    .D3(_0615_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.state_mem.dob [1])
  );
  CC_MX4 _7521_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1094_[2])
  );
  CC_MX4 _7522_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1095_[2])
  );
  CC_MX4 _7523_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1096_[2])
  );
  CC_MX4 _7524_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1097_[2])
  );
  CC_MX4 _7525_ (
    .D0(_1094_[2]),
    .D1(_1095_[2]),
    .D2(_1096_[2]),
    .D3(_1097_[2]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1093_[2])
  );
  CC_MX4 _7526_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1089_[2])
  );
  CC_MX4 _7527_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1090_[2])
  );
  CC_MX4 _7528_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1091_[2])
  );
  CC_MX4 _7529_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1092_[2])
  );
  CC_MX4 _7530_ (
    .D0(_1089_[2]),
    .D1(_1090_[2]),
    .D2(_1091_[2]),
    .D3(_1092_[2]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1088_[2])
  );
  CC_MX4 _7531_ (
    .D0(_1093_[2]),
    .D1(_0638_),
    .D2(_1088_[2]),
    .D3(_0616_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.state_mem.dob [2])
  );
  CC_MX4 _7532_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1094_[3])
  );
  CC_MX4 _7533_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1095_[3])
  );
  CC_MX4 _7534_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[9] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[10] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[11] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1096_[3])
  );
  CC_MX4 _7535_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[12] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[13] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[14] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[1].genblk1.mem_bank.ram[15] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1097_[3])
  );
  CC_MX4 _7536_ (
    .D0(_1094_[3]),
    .D1(_1095_[3]),
    .D2(_1096_[3]),
    .D3(_1097_[3]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1093_[3])
  );
  CC_MX4 _7537_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1089_[3])
  );
  CC_MX4 _7538_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1090_[3])
  );
  CC_MX4 _7539_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[9] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[10] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[11] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1091_[3])
  );
  CC_MX4 _7540_ (
    .D0(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[12] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[13] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[14] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.state_mem.bankgen[0].genblk1.mem_bank.ram[15] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1092_[3])
  );
  CC_MX4 _7541_ (
    .D0(_1089_[3]),
    .D1(_1090_[3]),
    .D2(_1091_[3]),
    .D3(_1092_[3]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1088_[3])
  );
  CC_MX4 _7542_ (
    .D0(_1093_[3]),
    .D1(_0639_),
    .D2(_1088_[3]),
    .D3(_0617_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.state_mem.dob [3])
  );
  CC_MX4 _7543_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1084_[0])
  );
  CC_MX4 _7544_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1085_[0])
  );
  CC_MX4 _7545_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1086_[0])
  );
  CC_MX4 _7546_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1087_[0])
  );
  CC_MX4 _7547_ (
    .D0(_1084_[0]),
    .D1(_1085_[0]),
    .D2(_1086_[0]),
    .D3(_1087_[0]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1083_[0])
  );
  CC_MX4 _7548_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1079_[0])
  );
  CC_MX4 _7549_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1080_[0])
  );
  CC_MX4 _7550_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1081_[0])
  );
  CC_MX4 _7551_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [0]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [0]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [0]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [0]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1082_[0])
  );
  CC_MX4 _7552_ (
    .D0(_1079_[0]),
    .D1(_1080_[0]),
    .D2(_1081_[0]),
    .D3(_1082_[0]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1078_[0])
  );
  CC_MX4 _7553_ (
    .D0(_1083_[0]),
    .D1(_0587_),
    .D2(_1078_[0]),
    .D3(_0560_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [0])
  );
  CC_MX4 _7554_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1084_[1])
  );
  CC_MX4 _7555_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1085_[1])
  );
  CC_MX4 _7556_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1086_[1])
  );
  CC_MX4 _7557_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1087_[1])
  );
  CC_MX4 _7558_ (
    .D0(_1084_[1]),
    .D1(_1085_[1]),
    .D2(_1086_[1]),
    .D3(_1087_[1]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1083_[1])
  );
  CC_MX4 _7559_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1079_[1])
  );
  CC_MX4 _7560_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1080_[1])
  );
  CC_MX4 _7561_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1081_[1])
  );
  CC_MX4 _7562_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [1]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [1]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [1]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [1]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1082_[1])
  );
  CC_MX4 _7563_ (
    .D0(_1079_[1]),
    .D1(_1080_[1]),
    .D2(_1081_[1]),
    .D3(_1082_[1]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1078_[1])
  );
  CC_MX4 _7564_ (
    .D0(_1083_[1]),
    .D1(_0588_),
    .D2(_1078_[1]),
    .D3(_0561_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [1])
  );
  CC_MX4 _7565_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1084_[2])
  );
  CC_MX4 _7566_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1085_[2])
  );
  CC_MX4 _7567_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1086_[2])
  );
  CC_MX4 _7568_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1087_[2])
  );
  CC_MX4 _7569_ (
    .D0(_1084_[2]),
    .D1(_1085_[2]),
    .D2(_1086_[2]),
    .D3(_1087_[2]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1083_[2])
  );
  CC_MX4 _7570_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1079_[2])
  );
  CC_MX4 _7571_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1080_[2])
  );
  CC_MX4 _7572_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1081_[2])
  );
  CC_MX4 _7573_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [2]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [2]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [2]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [2]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1082_[2])
  );
  CC_MX4 _7574_ (
    .D0(_1079_[2]),
    .D1(_1080_[2]),
    .D2(_1081_[2]),
    .D3(_1082_[2]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1078_[2])
  );
  CC_MX4 _7575_ (
    .D0(_1083_[2]),
    .D1(_0589_),
    .D2(_1078_[2]),
    .D3(_0562_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [2])
  );
  CC_MX4 _7576_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1084_[3])
  );
  CC_MX4 _7577_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1085_[3])
  );
  CC_MX4 _7578_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1086_[3])
  );
  CC_MX4 _7579_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1087_[3])
  );
  CC_MX4 _7580_ (
    .D0(_1084_[3]),
    .D1(_1085_[3]),
    .D2(_1086_[3]),
    .D3(_1087_[3]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1083_[3])
  );
  CC_MX4 _7581_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1079_[3])
  );
  CC_MX4 _7582_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1080_[3])
  );
  CC_MX4 _7583_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1081_[3])
  );
  CC_MX4 _7584_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [3]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [3]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [3]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [3]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1082_[3])
  );
  CC_MX4 _7585_ (
    .D0(_1079_[3]),
    .D1(_1080_[3]),
    .D2(_1081_[3]),
    .D3(_1082_[3]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1078_[3])
  );
  CC_MX4 _7586_ (
    .D0(_1083_[3]),
    .D1(_0590_),
    .D2(_1078_[3]),
    .D3(_0563_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [3])
  );
  CC_MX4 _7587_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1084_[4])
  );
  CC_MX4 _7588_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1085_[4])
  );
  CC_MX4 _7589_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [4]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [4]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1086_[4])
  );
  CC_MX4 _7590_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [4]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [4]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [4]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1087_[4])
  );
  CC_MX4 _7591_ (
    .D0(_1084_[4]),
    .D1(_1085_[4]),
    .D2(_1086_[4]),
    .D3(_1087_[4]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1083_[4])
  );
  CC_MX4 _7592_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1079_[4])
  );
  CC_MX4 _7593_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1080_[4])
  );
  CC_MX4 _7594_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [4]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [4]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1081_[4])
  );
  CC_MX4 _7595_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [4]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [4]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [4]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1082_[4])
  );
  CC_MX4 _7596_ (
    .D0(_1079_[4]),
    .D1(_1080_[4]),
    .D2(_1081_[4]),
    .D3(_1082_[4]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1078_[4])
  );
  CC_MX4 _7597_ (
    .D0(_1083_[4]),
    .D1(_0591_),
    .D2(_1078_[4]),
    .D3(_0564_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [4])
  );
  CC_MX4 _7598_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1084_[5])
  );
  CC_MX4 _7599_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1085_[5])
  );
  CC_MX4 _7600_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [5]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [5]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1086_[5])
  );
  CC_MX4 _7601_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [5]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [5]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [5]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1087_[5])
  );
  CC_MX4 _7602_ (
    .D0(_1084_[5]),
    .D1(_1085_[5]),
    .D2(_1086_[5]),
    .D3(_1087_[5]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1083_[5])
  );
  CC_MX4 _7603_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1079_[5])
  );
  CC_MX4 _7604_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1080_[5])
  );
  CC_MX4 _7605_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [5]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [5]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1081_[5])
  );
  CC_MX4 _7606_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [5]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [5]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [5]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1082_[5])
  );
  CC_MX4 _7607_ (
    .D0(_1079_[5]),
    .D1(_1080_[5]),
    .D2(_1081_[5]),
    .D3(_1082_[5]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1078_[5])
  );
  CC_MX4 _7608_ (
    .D0(_1083_[5]),
    .D1(_0592_),
    .D2(_1078_[5]),
    .D3(_0565_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [5])
  );
  CC_MX4 _7609_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1084_[6])
  );
  CC_MX4 _7610_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1085_[6])
  );
  CC_MX4 _7611_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [6]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [6]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1086_[6])
  );
  CC_MX4 _7612_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [6]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [6]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [6]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1087_[6])
  );
  CC_MX4 _7613_ (
    .D0(_1084_[6]),
    .D1(_1085_[6]),
    .D2(_1086_[6]),
    .D3(_1087_[6]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1083_[6])
  );
  CC_MX4 _7614_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1079_[6])
  );
  CC_MX4 _7615_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1080_[6])
  );
  CC_MX4 _7616_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [6]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [6]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1081_[6])
  );
  CC_MX4 _7617_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [6]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [6]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [6]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1082_[6])
  );
  CC_MX4 _7618_ (
    .D0(_1079_[6]),
    .D1(_1080_[6]),
    .D2(_1081_[6]),
    .D3(_1082_[6]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1078_[6])
  );
  CC_MX4 _7619_ (
    .D0(_1083_[6]),
    .D1(_0593_),
    .D2(_1078_[6]),
    .D3(_0566_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [6])
  );
  CC_MX4 _7620_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1084_[7])
  );
  CC_MX4 _7621_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1085_[7])
  );
  CC_MX4 _7622_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [7]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [7]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1086_[7])
  );
  CC_MX4 _7623_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [7]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [7]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [7]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1087_[7])
  );
  CC_MX4 _7624_ (
    .D0(_1084_[7]),
    .D1(_1085_[7]),
    .D2(_1086_[7]),
    .D3(_1087_[7]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1083_[7])
  );
  CC_MX4 _7625_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1079_[7])
  );
  CC_MX4 _7626_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1080_[7])
  );
  CC_MX4 _7627_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [7]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [7]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1081_[7])
  );
  CC_MX4 _7628_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [7]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [7]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [7]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1082_[7])
  );
  CC_MX4 _7629_ (
    .D0(_1079_[7]),
    .D1(_1080_[7]),
    .D2(_1081_[7]),
    .D3(_1082_[7]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1078_[7])
  );
  CC_MX4 _7630_ (
    .D0(_1083_[7]),
    .D1(_0594_),
    .D2(_1078_[7]),
    .D3(_0567_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [7])
  );
  CC_MX4 _7631_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[0] [8]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[1] [8]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[2] [8]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[3] [8]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1084_[8])
  );
  CC_MX4 _7632_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[4] [8]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[5] [8]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[6] [8]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[7] [8]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1085_[8])
  );
  CC_MX4 _7633_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[8] [8]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[9] [8]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[10] [8]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[11] [8]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1086_[8])
  );
  CC_MX4 _7634_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[12] [8]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[13] [8]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[14] [8]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[1].genblk1.mem_bank.ram[15] [8]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1087_[8])
  );
  CC_MX4 _7635_ (
    .D0(_1084_[8]),
    .D1(_1085_[8]),
    .D2(_1086_[8]),
    .D3(_1087_[8]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1083_[8])
  );
  CC_MX4 _7636_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[0] [8]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[1] [8]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[2] [8]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[3] [8]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1079_[8])
  );
  CC_MX4 _7637_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[4] [8]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[5] [8]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[6] [8]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[7] [8]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1080_[8])
  );
  CC_MX4 _7638_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[8] [8]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[9] [8]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[10] [8]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[11] [8]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1081_[8])
  );
  CC_MX4 _7639_ (
    .D0(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[12] [8]),
    .D1(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[13] [8]),
    .D2(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[14] [8]),
    .D3(\channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.ram[15] [8]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1082_[8])
  );
  CC_MX4 _7640_ (
    .D0(_1079_[8]),
    .D1(_1080_[8]),
    .D2(_1081_[8]),
    .D3(_1082_[8]),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1078_[8])
  );
  CC_MX4 _7641_ (
    .D0(_1083_[8]),
    .D1(_0595_),
    .D2(_1078_[8]),
    .D3(_0568_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.envelope_generator.env_int_mem.dob [8])
  );
  CC_MX4 _7642_ (
    .D0(1'h0),
    .D1(_1021_[0]),
    .D2(1'h0),
    .D3(_1022_[0]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [0])
  );
  CC_MX4 _7643_ (
    .D0(1'h0),
    .D1(_1021_[1]),
    .D2(1'h0),
    .D3(_1022_[1]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [1])
  );
  CC_MX4 _7644_ (
    .D0(1'h0),
    .D1(_1021_[2]),
    .D2(1'h0),
    .D3(_1022_[2]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [2])
  );
  CC_MX4 _7645_ (
    .D0(1'h0),
    .D1(_1021_[3]),
    .D2(1'h0),
    .D3(_1022_[3]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [3])
  );
  CC_MX4 _7646_ (
    .D0(1'h0),
    .D1(_1021_[4]),
    .D2(1'h0),
    .D3(_1022_[4]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [4])
  );
  CC_MX4 _7647_ (
    .D0(1'h0),
    .D1(_1021_[5]),
    .D2(1'h0),
    .D3(_1022_[5]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [5])
  );
  CC_MX4 _7648_ (
    .D0(1'h0),
    .D1(_1021_[6]),
    .D2(1'h0),
    .D3(_1022_[6]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [6])
  );
  CC_MX4 _7649_ (
    .D0(1'h0),
    .D1(_1021_[7]),
    .D2(1'h0),
    .D3(_1022_[7]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [7])
  );
  CC_MX4 _7650_ (
    .D0(1'h0),
    .D1(_1021_[8]),
    .D2(1'h0),
    .D3(_1022_[8]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [8])
  );
  CC_MX4 _7651_ (
    .D0(1'h0),
    .D1(_1021_[9]),
    .D2(1'h0),
    .D3(_1022_[9]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [9])
  );
  CC_MX4 _7652_ (
    .D0(1'h0),
    .D1(_1021_[10]),
    .D2(1'h0),
    .D3(_1022_[10]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [10])
  );
  CC_MX4 _7653_ (
    .D0(1'h0),
    .D1(_1021_[11]),
    .D2(1'h0),
    .D3(_1022_[11]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [11])
  );
  CC_MX4 _7654_ (
    .D0(1'h0),
    .D1(_1021_[12]),
    .D2(1'h0),
    .D3(_1022_[12]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [12])
  );
  CC_MX4 _7655_ (
    .D0(1'h0),
    .D1(_1021_[13]),
    .D2(1'h0),
    .D3(_1022_[13]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [13])
  );
  CC_MX4 _7656_ (
    .D0(1'h0),
    .D1(_1021_[14]),
    .D2(1'h0),
    .D3(_1022_[14]),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.envelope_generator.env_rate_counter.counter_fifo_out_p1 [14])
  );
  CC_MX4 _7657_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1064_[4])
  );
  CC_MX4 _7658_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1065_[4])
  );
  CC_MX4 _7659_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [4]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [4]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1066_[4])
  );
  CC_MX4 _7660_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [4]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [4]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [4]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1067_[4])
  );
  CC_MX4 _7661_ (
    .D0(_1064_[4]),
    .D1(_1065_[4]),
    .D2(_1066_[4]),
    .D3(_1067_[4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1063_[4])
  );
  CC_MX4 _7662_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [4]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [4]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [4]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1491_[0])
  );
  CC_MX4 _7663_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1059_[4])
  );
  CC_MX4 _7664_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1060_[4])
  );
  CC_MX4 _7665_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [4]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [4]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1061_[4])
  );
  CC_MX4 _7666_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [4]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [4]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [4]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1062_[4])
  );
  CC_MX4 _7667_ (
    .D0(_1059_[4]),
    .D1(_1060_[4]),
    .D2(_1061_[4]),
    .D3(_1062_[4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1058_[4])
  );
  CC_MX4 _7668_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [4]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [4]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [4]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [4]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1773_[0])
  );
  CC_MX4 _7669_ (
    .D0(_1063_[4]),
    .D1(_0422_),
    .D2(_1058_[4]),
    .D3(_0392_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ar [0])
  );
  CC_MX4 _7670_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1064_[5])
  );
  CC_MX4 _7671_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1065_[5])
  );
  CC_MX4 _7672_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [5]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [5]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1066_[5])
  );
  CC_MX4 _7673_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [5]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [5]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [5]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1067_[5])
  );
  CC_MX4 _7674_ (
    .D0(_1064_[5]),
    .D1(_1065_[5]),
    .D2(_1066_[5]),
    .D3(_1067_[5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1063_[5])
  );
  CC_MX4 _7675_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [5]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [5]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [5]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1490_[0])
  );
  CC_MX4 _7676_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1059_[5])
  );
  CC_MX4 _7677_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1060_[5])
  );
  CC_MX4 _7678_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [5]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [5]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1061_[5])
  );
  CC_MX4 _7679_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [5]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [5]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [5]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1062_[5])
  );
  CC_MX4 _7680_ (
    .D0(_1059_[5]),
    .D1(_1060_[5]),
    .D2(_1061_[5]),
    .D3(_1062_[5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1058_[5])
  );
  CC_MX4 _7681_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [5]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [5]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [5]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [5]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1774_[0])
  );
  CC_MX4 _7682_ (
    .D0(_1063_[5]),
    .D1(_0423_),
    .D2(_1058_[5]),
    .D3(_0393_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ar [1])
  );
  CC_MX4 _7683_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1064_[6])
  );
  CC_MX4 _7684_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1065_[6])
  );
  CC_MX4 _7685_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [6]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [6]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1066_[6])
  );
  CC_MX4 _7686_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [6]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [6]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [6]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1067_[6])
  );
  CC_MX4 _7687_ (
    .D0(_1064_[6]),
    .D1(_1065_[6]),
    .D2(_1066_[6]),
    .D3(_1067_[6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1063_[6])
  );
  CC_MX4 _7688_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [6]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [6]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [6]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1489_[0])
  );
  CC_MX4 _7689_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1059_[6])
  );
  CC_MX4 _7690_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1060_[6])
  );
  CC_MX4 _7691_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [6]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [6]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1061_[6])
  );
  CC_MX4 _7692_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [6]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [6]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [6]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1062_[6])
  );
  CC_MX4 _7693_ (
    .D0(_1059_[6]),
    .D1(_1060_[6]),
    .D2(_1061_[6]),
    .D3(_1062_[6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1058_[6])
  );
  CC_MX4 _7694_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [6]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [6]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [6]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [6]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1775_[0])
  );
  CC_MX4 _7695_ (
    .D0(_1063_[6]),
    .D1(_0424_),
    .D2(_1058_[6]),
    .D3(_0394_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ar [2])
  );
  CC_MX4 _7696_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1064_[7])
  );
  CC_MX4 _7697_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1065_[7])
  );
  CC_MX4 _7698_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[9] [7]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[10] [7]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[11] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1066_[7])
  );
  CC_MX4 _7699_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[12] [7]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[13] [7]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[14] [7]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[15] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1067_[7])
  );
  CC_MX4 _7700_ (
    .D0(_1064_[7]),
    .D1(_1065_[7]),
    .D2(_1066_[7]),
    .D3(_1067_[7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1063_[7])
  );
  CC_MX4 _7701_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[16] [7]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[17] [7]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[18] [7]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[1].genblk1.mem_bank.ram[19] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1486_[0])
  );
  CC_MX4 _7702_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1059_[7])
  );
  CC_MX4 _7703_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1060_[7])
  );
  CC_MX4 _7704_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[9] [7]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[10] [7]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[11] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1061_[7])
  );
  CC_MX4 _7705_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[12] [7]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[13] [7]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[14] [7]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[15] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1062_[7])
  );
  CC_MX4 _7706_ (
    .D0(_1059_[7]),
    .D1(_1060_[7]),
    .D2(_1061_[7]),
    .D3(_1062_[7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [3]),
    .Y(_1058_[7])
  );
  CC_MX4 _7707_ (
    .D0(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[16] [7]),
    .D1(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[17] [7]),
    .D2(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[18] [7]),
    .D3(\channels.control_operators.ar_dr_mem.bankgen[0].genblk1.mem_bank.ram[19] [7]),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [1]),
    .Y(_1776_[0])
  );
  CC_MX4 _7708_ (
    .D0(_1063_[7]),
    .D1(_0425_),
    .D2(_1058_[7]),
    .D3(_0395_),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.ar [3])
  );
  CC_MX4 _7709_ (
    .D0(1'h0),
    .D1(_0005_),
    .D2(1'h0),
    .D3(_0031_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [0])
  );
  CC_MX4 _7710_ (
    .D0(1'h0),
    .D1(_0016_),
    .D2(1'h0),
    .D3(_0042_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [1])
  );
  CC_MX4 _7711_ (
    .D0(1'h0),
    .D1(_0023_),
    .D2(1'h0),
    .D3(_0049_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [2])
  );
  CC_MX4 _7712_ (
    .D0(1'h0),
    .D1(_0024_),
    .D2(1'h0),
    .D3(_0050_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [3])
  );
  CC_MX4 _7713_ (
    .D0(1'h0),
    .D1(_0025_),
    .D2(1'h0),
    .D3(_0051_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [4])
  );
  CC_MX4 _7714_ (
    .D0(1'h0),
    .D1(_0026_),
    .D2(1'h0),
    .D3(_0052_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [5])
  );
  CC_MX4 _7715_ (
    .D0(1'h0),
    .D1(_0027_),
    .D2(1'h0),
    .D3(_0053_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [6])
  );
  CC_MX4 _7716_ (
    .D0(1'h0),
    .D1(_0028_),
    .D2(1'h0),
    .D3(_0054_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [7])
  );
  CC_MX4 _7717_ (
    .D0(1'h0),
    .D1(_0029_),
    .D2(1'h0),
    .D3(_0055_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [8])
  );
  CC_MX4 _7718_ (
    .D0(1'h0),
    .D1(_0030_),
    .D2(1'h0),
    .D3(_0056_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [9])
  );
  CC_MX4 _7719_ (
    .D0(1'h0),
    .D1(_0006_),
    .D2(1'h0),
    .D3(_0032_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [10])
  );
  CC_MX4 _7720_ (
    .D0(1'h0),
    .D1(_0007_),
    .D2(1'h0),
    .D3(_0033_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [11])
  );
  CC_MX4 _7721_ (
    .D0(1'h0),
    .D1(_0008_),
    .D2(1'h0),
    .D3(_0034_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [12])
  );
  CC_MX4 _7722_ (
    .D0(1'h0),
    .D1(_0009_),
    .D2(1'h0),
    .D3(_0035_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [13])
  );
  CC_MX4 _7723_ (
    .D0(1'h0),
    .D1(_0010_),
    .D2(1'h0),
    .D3(_0036_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [14])
  );
  CC_MX4 _7724_ (
    .D0(1'h0),
    .D1(_0011_),
    .D2(1'h0),
    .D3(_0037_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [15])
  );
  CC_MX4 _7725_ (
    .D0(1'h0),
    .D1(_0012_),
    .D2(1'h0),
    .D3(_0038_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [16])
  );
  CC_MX4 _7726_ (
    .D0(1'h0),
    .D1(_0013_),
    .D2(1'h0),
    .D3(_0039_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [17])
  );
  CC_MX4 _7727_ (
    .D0(1'h0),
    .D1(_0014_),
    .D2(1'h0),
    .D3(_0040_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [18])
  );
  CC_MX4 _7728_ (
    .D0(1'h0),
    .D1(_0015_),
    .D2(1'h0),
    .D3(_0041_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [19])
  );
  CC_MX4 _7729_ (
    .D0(1'h0),
    .D1(_0017_),
    .D2(1'h0),
    .D3(_0043_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [20])
  );
  CC_MX4 _7730_ (
    .D0(1'h0),
    .D1(_0018_),
    .D2(1'h0),
    .D3(_0044_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [21])
  );
  CC_MX4 _7731_ (
    .D0(1'h0),
    .D1(_0019_),
    .D2(1'h0),
    .D3(_0045_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [22])
  );
  CC_MX4 _7732_ (
    .D0(1'h0),
    .D1(_0020_),
    .D2(1'h0),
    .D3(_0046_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [23])
  );
  CC_MX4 _7733_ (
    .D0(1'h0),
    .D1(_0021_),
    .D2(1'h0),
    .D3(_0047_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [24])
  );
  CC_MX4 _7734_ (
    .D0(1'h0),
    .D1(_0022_),
    .D2(1'h0),
    .D3(_0048_),
    .S0(_0058_),
    .S1(\channels.control_operators.operator.envelope_generator.env_int_mem.banka ),
    .Y(\channels.control_operators.operator.feedback_mem.dob [25])
  );
  CC_MX4 _7735_ (
    .D0(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[0] ),
    .D1(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[1] ),
    .D2(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[2] ),
    .D3(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[3] ),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1104_)
  );
  CC_MX4 _7736_ (
    .D0(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[4] ),
    .D1(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[5] ),
    .D2(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[6] ),
    .D3(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[7] ),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1105_)
  );
  CC_MX4 _7737_ (
    .D0(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[8] ),
    .D1(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[9] ),
    .D2(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[10] ),
    .D3(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[11] ),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1106_)
  );
  CC_MX4 _7738_ (
    .D0(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[12] ),
    .D1(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[13] ),
    .D2(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[14] ),
    .D3(\channels.control_operators.operator.kon_mem.bankgen[1].genblk1.mem_bank.ram[15] ),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1107_)
  );
  CC_MX4 _7739_ (
    .D0(_1104_),
    .D1(_1105_),
    .D2(_1106_),
    .D3(_1107_),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1103_)
  );
  CC_MX4 _7740_ (
    .D0(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[0] ),
    .D1(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[1] ),
    .D2(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[2] ),
    .D3(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[3] ),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1099_)
  );
  CC_MX4 _7741_ (
    .D0(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[4] ),
    .D1(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[5] ),
    .D2(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[6] ),
    .D3(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[7] ),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1100_)
  );
  CC_MX4 _7742_ (
    .D0(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[8] ),
    .D1(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[9] ),
    .D2(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[10] ),
    .D3(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[11] ),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1101_)
  );
  CC_MX4 _7743_ (
    .D0(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[12] ),
    .D1(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[13] ),
    .D2(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[14] ),
    .D3(\channels.control_operators.operator.kon_mem.bankgen[0].genblk1.mem_bank.ram[15] ),
    .S0(\channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0]),
    .S1(\channels.control_operators.op_num [1]),
    .Y(_1102_)
  );
  CC_MX4 _7744_ (
    .D0(_1099_),
    .D1(_1100_),
    .D2(_1101_),
    .D3(_1102_),
    .S0(\channels.control_operators.op_num [2]),
    .S1(\channels.control_operators.op_num [3]),
    .Y(_1098_)
  );
  CC_MX4 _7745_ (
    .D0(_1103_),
    .D1(_0677_),
    .D2(_1098_),
    .D3(_0658_),
    .S0(\channels.control_operators.op_num [4]),
    .S1(_0862_[5]),
    .Y(\channels.control_operators.operator.kon_mem.dob )
  );
  CC_MX4 _7746_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3] ),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1439_[1])
  );
  CC_MX4 _7747_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7] ),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1439_[0])
  );
  CC_MX4 _7748_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3] ),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1436_[1])
  );
  CC_MX4 _7749_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7] ),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1436_[0])
  );
  CC_MX4 _7750_ (
    .D0(_0310_),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [0]),
    .D2(_0324_),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [0]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [3]),
    .S1(\channels.ch_abcd_cnt_mem.bankb ),
    .Y(\channels.cnt )
  );
  CC_MX4 _7751_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1786_[1])
  );
  CC_MX4 _7752_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1786_[0])
  );
  CC_MX4 _7753_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [7]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [7]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [7]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [7]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1443_[1])
  );
  CC_MX4 _7754_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [7]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [7]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [7]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [7]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1443_[0])
  );
  CC_MX4 _7755_ (
    .D0(_0314_),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [7]),
    .D2(_0328_),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [7]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [3]),
    .S1(\channels.ch_abcd_cnt_mem.bankb ),
    .Y(\channels.chd )
  );
  CC_MX4 _7756_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1441_[1])
  );
  CC_MX4 _7757_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1441_[0])
  );
  CC_MX4 _7758_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [6]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [6]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [6]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [6]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1435_[1])
  );
  CC_MX4 _7759_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [6]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [6]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [6]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [6]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1435_[0])
  );
  CC_MX4 _7760_ (
    .D0(_0313_),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [6]),
    .D2(_0327_),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [6]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [3]),
    .S1(\channels.ch_abcd_cnt_mem.bankb ),
    .Y(\channels.chc )
  );
  CC_MX4 _7761_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1433_[1])
  );
  CC_MX4 _7762_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1433_[0])
  );
  CC_MX4 _7763_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [5]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [5]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [5]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [5]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1431_[1])
  );
  CC_MX4 _7764_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [5]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [5]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [5]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [5]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1431_[0])
  );
  CC_MX4 _7765_ (
    .D0(_0312_),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [5]),
    .D2(_0326_),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [5]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [3]),
    .S1(\channels.ch_abcd_cnt_mem.bankb ),
    .Y(\channels.chb )
  );
  CC_MX4 _7766_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1787_[1])
  );
  CC_MX4 _7767_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1787_[0])
  );
  CC_MX4 _7768_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [4]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [4]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [4]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [4]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1440_[1])
  );
  CC_MX4 _7769_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [4]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [4]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [4]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [4]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [0]),
    .S1(\channels.ch_abcd_cnt_mem.addrb [1]),
    .Y(_1440_[0])
  );
  CC_MX4 _7770_ (
    .D0(_0311_),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [4]),
    .D2(_0325_),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [4]),
    .S0(\channels.ch_abcd_cnt_mem.addrb [3]),
    .S1(\channels.ch_abcd_cnt_mem.bankb ),
    .Y(\channels.cha )
  );
  CC_MX4 _7771_ (
    .D0(1'h0),
    .D1(_1023_[0]),
    .D2(1'h0),
    .D3(_1024_[0]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [0])
  );
  CC_MX4 _7772_ (
    .D0(1'h0),
    .D1(_1023_[1]),
    .D2(1'h0),
    .D3(_1024_[1]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [1])
  );
  CC_MX4 _7773_ (
    .D0(1'h0),
    .D1(_1023_[2]),
    .D2(1'h0),
    .D3(_1024_[2]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [2])
  );
  CC_MX4 _7774_ (
    .D0(1'h0),
    .D1(_1023_[3]),
    .D2(1'h0),
    .D3(_1024_[3]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [3])
  );
  CC_MX4 _7775_ (
    .D0(1'h0),
    .D1(_1023_[4]),
    .D2(1'h0),
    .D3(_1024_[4]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [4])
  );
  CC_MX4 _7776_ (
    .D0(1'h0),
    .D1(_1023_[5]),
    .D2(1'h0),
    .D3(_1024_[5]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [5])
  );
  CC_MX4 _7777_ (
    .D0(1'h0),
    .D1(_1023_[6]),
    .D2(1'h0),
    .D3(_1024_[6]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [6])
  );
  CC_MX4 _7778_ (
    .D0(1'h0),
    .D1(_1023_[7]),
    .D2(1'h0),
    .D3(_1024_[7]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [7])
  );
  CC_MX4 _7779_ (
    .D0(1'h0),
    .D1(_1023_[8]),
    .D2(1'h0),
    .D3(_1024_[8]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [8])
  );
  CC_MX4 _7780_ (
    .D0(1'h0),
    .D1(_1023_[9]),
    .D2(1'h0),
    .D3(_1024_[9]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [9])
  );
  CC_MX4 _7781_ (
    .D0(1'h0),
    .D1(_1023_[10]),
    .D2(1'h0),
    .D3(_1024_[10]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [10])
  );
  CC_MX4 _7782_ (
    .D0(1'h0),
    .D1(_1023_[11]),
    .D2(1'h0),
    .D3(_1024_[11]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [11])
  );
  CC_MX4 _7783_ (
    .D0(1'h0),
    .D1(_1023_[12]),
    .D2(1'h0),
    .D3(_1024_[12]),
    .S0(_0059_),
    .S1(\channels.operator_out_mem.bankb_p [1]),
    .Y(\channels.operator_mem_out [12])
  );
  CC_MX4 _7784_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1] ),
    .S0(\channels.control_operators.cnt1_channel_mem_rd_address [0]),
    .S1(_1413_[0]),
    .Y(_1438_[1])
  );
  CC_MX4 _7785_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5] ),
    .S0(\channels.control_operators.cnt1_channel_mem_rd_address [0]),
    .S1(_1413_[0]),
    .Y(_1438_[0])
  );
  CC_MX4 _7786_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3] ),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1425_[1])
  );
  CC_MX4 _7787_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7] ),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1425_[0])
  );
  CC_MX4 _7788_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1434_[1])
  );
  CC_MX4 _7789_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1434_[0])
  );
  CC_MX4 _7790_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1422_[1])
  );
  CC_MX4 _7791_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1422_[0])
  );
  CC_MX4 _7792_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1420_[1])
  );
  CC_MX4 _7793_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1420_[0])
  );
  CC_MX4 _7794_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1] ),
    .S0(\channels.control_operators.cnt1_channel_mem_rd_address [0]),
    .S1(_1413_[0]),
    .Y(_1432_[1])
  );
  CC_MX4 _7795_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5] ),
    .S0(\channels.control_operators.cnt1_channel_mem_rd_address [0]),
    .S1(_1413_[0]),
    .Y(_1432_[0])
  );
  CC_MX4 _7796_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3] ),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1419_[1])
  );
  CC_MX4 _7797_ (
    .D0(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4] ),
    .D1(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5] ),
    .D2(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6] ),
    .D3(\channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7] ),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1419_[0])
  );
  CC_MX4 _7798_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [1]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [1]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [1]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [1]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1417_[1])
  );
  CC_MX4 _7799_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [1]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [1]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [1]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [1]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1417_[0])
  );
  CC_MX4 _7800_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [2]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [2]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [2]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [2]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1426_[1])
  );
  CC_MX4 _7801_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [2]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [2]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [2]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [2]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1426_[0])
  );
  CC_MX4 _7802_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [3]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [3]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [3]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [3]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1416_[1])
  );
  CC_MX4 _7803_ (
    .D0(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [3]),
    .D1(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [3]),
    .D2(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [3]),
    .D3(\channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [3]),
    .S0(\channels.control_operators.fb_cnt0_channel_mem_rd_address [0]),
    .S1(\channels.control_operators.fb_cnt0_channel_mem_rd_address [1]),
    .Y(_1416_[0])
  );
  assign _1140_[2] = \channels.ch_abcd_cnt_mem.bankb  ? _1045_ : _1044_;
  CC_MULT #(
    .A_WIDTH(32'd10),
    .B_WIDTH(32'd4),
    .P_WIDTH(32'd12)
  ) _7805_ (
    .A({ 1'h0, \channels.control_operators.operator.envelope_generator.env_int_p1  }),
    .B({ 1'h0, \channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [17:15] }),
    .P({ _1282_, _1287_, _1288_, _1791_, _1283_, _1285_, _1286_, _1289_, _1290_, _1795_[2:0] })
  );
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd10),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h16857150511384b120451083f0f0390d8330c02d0a8280942207c1c06416050110380b0200600c00),
    .INIT_01(320'h2f8bb2e0b52c4ae2aca8290a12789b260942448e22c88214821f87b1e0751c86f1b069198631805d),
    .INIT_02(320'h4b129495224791b45d144410c42506408ff3ecf83d0f13b4ea39ce3380dc364d6348cf330c8314c2),
    .INIT_03(320'h691a0671996559163589615815f97a5d9725bd6b59d635815c561545454d525465093e4ed374d130),
    .INIT_04(320'h89e2387a1a85a1283a09816017f5f97d5f07b1e8791e0771d8751d0731c8711c06f1b86d1b06b1a8),
    .INIT_05(320'had6b1ab2a8a8e9ea6a95a468ca22839fe7a9da719b6689925f96e5794a4e926459063c8e2348c22b),
    .INIT_06(320'hd474cd1f42cf738ccf2eca724c7f1ac5710c2f06c0afdbe2f3bbae9b96e0b6ed6b4acdb22c4afeba),
    .INIT_07(320'hfebf5fbfeaf93dff6bd4f3fc9f13bfee7b4ebba9e939fe6794e3f8ae137fdeb75dc36ad9760d6f56),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) _7806_ (
    .A_ADDR({ 3'h0, \channels.control_operators.operator.phase_generator.exp_lut_inst.in [7:2], 1'h0, \channels.control_operators.operator.phase_generator.exp_lut_inst.in [1:0], 4'h0 }),
    .A_BM(20'h00000),
    .A_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .A_DI(20'hxxxxx),
    .A_DO({ _1008_, _1198_[1:0], _1202_[1:0], _1205_[1:0], _1204_[1:0], _1213_[0], _1248_[0] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1037_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd20),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd0),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd0),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h003650037e00398003b5003d3003f50041a0044300471004a6004e40052e0058b00607006c300859),
    .INIT_01(320'h002610026d002790028600293002a0002af002bd002cd002dc002ed002ff0031100324003390034e),
    .INIT_02(320'h001cd001d4001dc001e4001ec001f5001fd002060020f00218002220022c00236002400024b00256),
    .INIT_03(320'h001660016b00171001770017c00182001880018f001950019b001a2001a9001b0001b7001be001c5),
    .INIT_04(320'h001180011c0012100125001290012e00133001370013c00141001460014b00150001550015b00160),
    .INIT_05(320'h000db000de000e2000e5000e9000ec000f0000f4000f8000fb000ff00103001070010b0010f00114),
    .INIT_06(320'h000a9000ac000af000b2000b5000b8000bb000be000c1000c4000c7000ca000cd000d1000d4000d7),
    .INIT_07(320'h000810008300086000880008a0008d0008f000920009400097000990009c0009f000a1000a4000a7),
    .INIT_08(320'h00060000620006400066000680006a0006c0006e00070000720007400076000780007a0007d0007f),
    .INIT_09(320'h0004500046000480004a0004b0004d0004e0005000052000530005500057000590005b0005c0005e),
    .INIT_0A(320'h0002f00030000310003300034000350003700038000390003b0003c0003e0003f000400004200043),
    .INIT_0B(320'h0001e0001f000200002100022000230002400025000260002700028000290002a0002b0002d0002e),
    .INIT_0C(320'h0001100011000120001300014000140001500016000170001700018000190001a0001b0001c0001d),
    .INIT_0D(320'h00007000080000800009000090000a0000a0000b0000c0000c0000d0000d0000e0000f0000f00010),
    .INIT_0E(320'h00002000020000200003000030000300004000040000400005000050000500006000060000700007),
    .INIT_0F(320'h00000000000000000000000000000000000000000000100001000010000100001000010000100002),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) _7807_ (
    .A_ADDR({ 2'h0, \channels.control_operators.operator.phase_generator.log_sine_lut_inst.theta [7:1], 1'h0, \channels.control_operators.operator.phase_generator.log_sine_lut_inst.theta [0], 5'h00 }),
    .A_BM(20'h00000),
    .A_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .A_DI(20'hxxxxx),
    .A_DO({ _1030_[19:12], _1515_[1], _1516_[1], _1770_[1], _1512_[1], _1513_[1], _1514_[1], _1517_[1], _1519_[1], _1769_[1], _1383_[2], _1384_[2], _1386_[2] }),
    .A_EN(1'h1),
    .A_WE(1'h0),
    .B_ADDR(16'bxxxxxxxxx0x00000),
    .B_BM(20'h00000),
    .B_CLK(1'h0),
    .B_DI(20'hxxxxx),
    .B_DO(_1038_),
    .B_EN(1'h0),
    .B_WE(1'h0)
  );
  CC_IBUF _7808_ (
    .I(address[0]),
    .Y(\host_if.address [0])
  );
  CC_IBUF _7809_ (
    .I(address[1]),
    .Y(\host_if.address [1])
  );
  CC_IBUF _7810_ (
    .I(clk),
    .Y(_1006_)
  );
  CC_IBUF _7811_ (
    .I(clk_dac),
    .Y(\channels.clk_dac )
  );
  CC_IBUF _7812_ (
    .I(clk_host),
    .Y(_1007_)
  );
  CC_IBUF _7813_ (
    .I(cs_n),
    .Y(\host_if.cs_n )
  );
  CC_IBUF _7814_ (
    .I(din[0]),
    .Y(\host_if.din [0])
  );
  CC_IBUF _7815_ (
    .I(din[1]),
    .Y(\host_if.din [1])
  );
  CC_IBUF _7816_ (
    .I(din[2]),
    .Y(\host_if.din [2])
  );
  CC_IBUF _7817_ (
    .I(din[3]),
    .Y(\host_if.din [3])
  );
  CC_IBUF _7818_ (
    .I(din[4]),
    .Y(\host_if.din [4])
  );
  CC_IBUF _7819_ (
    .I(din[5]),
    .Y(\host_if.din [5])
  );
  CC_IBUF _7820_ (
    .I(din[6]),
    .Y(\host_if.din [6])
  );
  CC_IBUF _7821_ (
    .I(din[7]),
    .Y(\host_if.din [7])
  );
  CC_OBUF _7822_ (
    .A(\host_if.dout [7]),
    .O(dout[0])
  );
  CC_OBUF _7823_ (
    .A(\host_if.dout [7]),
    .O(dout[1])
  );
  CC_OBUF _7824_ (
    .A(\host_if.dout [7]),
    .O(dout[2])
  );
  CC_OBUF _7825_ (
    .A(\host_if.dout [7]),
    .O(dout[3])
  );
  CC_OBUF _7826_ (
    .A(\host_if.dout [7]),
    .O(dout[4])
  );
  CC_OBUF _7827_ (
    .A(\host_if.dout [7]),
    .O(dout[5])
  );
  CC_OBUF _7828_ (
    .A(\host_if.dout [7]),
    .O(dout[6])
  );
  CC_OBUF _7829_ (
    .A(\host_if.dout [7]),
    .O(dout[7])
  );
  CC_IBUF _7830_ (
    .I(ic_n),
    .Y(\host_if.afifo.i_wr_reset_n )
  );
  CC_OBUF _7831_ (
    .A(1'h1),
    .O(irq_n)
  );
  CC_OBUF _7832_ (
    .A(\leds.led [0]),
    .O(led[0])
  );
  CC_OBUF _7833_ (
    .A(\leds.led [1]),
    .O(led[1])
  );
  CC_OBUF _7834_ (
    .A(\leds.led [2]),
    .O(led[2])
  );
  CC_OBUF _7835_ (
    .A(\leds.led [3]),
    .O(led[3])
  );
  CC_IBUF _7836_ (
    .I(rd_n),
    .Y(\host_if.rd_n )
  );
  CC_OBUF _7837_ (
    .A(1'h0),
    .O(sample_l[0])
  );
  CC_OBUF _7838_ (
    .A(1'h0),
    .O(sample_l[1])
  );
  CC_OBUF _7839_ (
    .A(\channels.dac_prep.sample_l [10]),
    .O(sample_l[10])
  );
  CC_OBUF _7840_ (
    .A(\channels.dac_prep.sample_l [11]),
    .O(sample_l[11])
  );
  CC_OBUF _7841_ (
    .A(\channels.dac_prep.sample_l [12]),
    .O(sample_l[12])
  );
  CC_OBUF _7842_ (
    .A(\channels.dac_prep.sample_l [13]),
    .O(sample_l[13])
  );
  CC_OBUF _7843_ (
    .A(\channels.dac_prep.sample_l [14]),
    .O(sample_l[14])
  );
  CC_OBUF _7844_ (
    .A(\channels.dac_prep.sample_l [15]),
    .O(sample_l[15])
  );
  CC_OBUF _7845_ (
    .A(\channels.dac_prep.sample_l [16]),
    .O(sample_l[16])
  );
  CC_OBUF _7846_ (
    .A(\channels.dac_prep.sample_l [17]),
    .O(sample_l[17])
  );
  CC_OBUF _7847_ (
    .A(\channels.dac_prep.sample_l [18]),
    .O(sample_l[18])
  );
  CC_OBUF _7848_ (
    .A(\channels.dac_prep.sample_l [19]),
    .O(sample_l[19])
  );
  CC_OBUF _7849_ (
    .A(1'h0),
    .O(sample_l[2])
  );
  CC_OBUF _7850_ (
    .A(\channels.dac_prep.sample_l [20]),
    .O(sample_l[20])
  );
  CC_OBUF _7851_ (
    .A(\channels.dac_prep.sample_l [23]),
    .O(sample_l[21])
  );
  CC_OBUF _7852_ (
    .A(\channels.dac_prep.sample_l [23]),
    .O(sample_l[22])
  );
  CC_OBUF _7853_ (
    .A(\channels.dac_prep.sample_l [23]),
    .O(sample_l[23])
  );
  CC_OBUF _7854_ (
    .A(1'h0),
    .O(sample_l[3])
  );
  CC_OBUF _7855_ (
    .A(1'h0),
    .O(sample_l[4])
  );
  CC_OBUF _7856_ (
    .A(1'h0),
    .O(sample_l[5])
  );
  CC_OBUF _7857_ (
    .A(\channels.dac_prep.sample_l [6]),
    .O(sample_l[6])
  );
  CC_OBUF _7858_ (
    .A(\channels.dac_prep.sample_l [7]),
    .O(sample_l[7])
  );
  CC_OBUF _7859_ (
    .A(\channels.dac_prep.sample_l [8]),
    .O(sample_l[8])
  );
  CC_OBUF _7860_ (
    .A(\channels.dac_prep.sample_l [9]),
    .O(sample_l[9])
  );
  CC_OBUF _7861_ (
    .A(1'h0),
    .O(sample_r[0])
  );
  CC_OBUF _7862_ (
    .A(1'h0),
    .O(sample_r[1])
  );
  CC_OBUF _7863_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [10]),
    .O(sample_r[10])
  );
  CC_OBUF _7864_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [11]),
    .O(sample_r[11])
  );
  CC_OBUF _7865_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [12]),
    .O(sample_r[12])
  );
  CC_OBUF _7866_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [13]),
    .O(sample_r[13])
  );
  CC_OBUF _7867_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [14]),
    .O(sample_r[14])
  );
  CC_OBUF _7868_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [15]),
    .O(sample_r[15])
  );
  CC_OBUF _7869_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [16]),
    .O(sample_r[16])
  );
  CC_OBUF _7870_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [17]),
    .O(sample_r[17])
  );
  CC_OBUF _7871_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [18]),
    .O(sample_r[18])
  );
  CC_OBUF _7872_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [19]),
    .O(sample_r[19])
  );
  CC_OBUF _7873_ (
    .A(1'h0),
    .O(sample_r[2])
  );
  CC_OBUF _7874_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [20]),
    .O(sample_r[20])
  );
  CC_OBUF _7875_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [23]),
    .O(sample_r[21])
  );
  CC_OBUF _7876_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [23]),
    .O(sample_r[22])
  );
  CC_OBUF _7877_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [23]),
    .O(sample_r[23])
  );
  CC_OBUF _7878_ (
    .A(1'h0),
    .O(sample_r[3])
  );
  CC_OBUF _7879_ (
    .A(1'h0),
    .O(sample_r[4])
  );
  CC_OBUF _7880_ (
    .A(1'h0),
    .O(sample_r[5])
  );
  CC_OBUF _7881_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [6]),
    .O(sample_r[6])
  );
  CC_OBUF _7882_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [7]),
    .O(sample_r[7])
  );
  CC_OBUF _7883_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [8]),
    .O(sample_r[8])
  );
  CC_OBUF _7884_ (
    .A(\channels.dac_prep.sample_opl3_r_p1 [9]),
    .O(sample_r[9])
  );
  CC_OBUF _7885_ (
    .A(\channels.dac_prep.sample_valid ),
    .O(sample_valid)
  );
  CC_IBUF _7886_ (
    .I(wr_n),
    .Y(\host_if.wr_n )
  );
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd20),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[0].genblk1.mem_bank.ram.0.0  (
    .A_ADDR({ 5'h00, _1027_[4:1], 1'h0, _1027_[0], 5'h00 }),
    .A_BM({ 5'h00, _1028_, _1028_, _1028_, _1028_, _1028_, _1028_, _1028_, _1028_, _1028_, _1028_, _1028_, _1028_, _1028_, _1028_, _1028_ }),
    .A_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .A_DI({ 5'hxx, _1025_ }),
    .A_DO(_1039_),
    .A_EN(1'h1),
    .A_WE(_1028_),
    .B_ADDR({ 5'h00, \channels.control_operators.op_num [4:1], 1'h0, \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0], 5'h00 }),
    .B_BM(20'h00000),
    .B_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .B_DI(20'hxxxxx),
    .B_DO({ _1031_[19:15], _1021_ }),
    .B_EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .B_WE(1'h0)
  );
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd20),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \channels.control_operators.operator.envelope_generator.env_rate_counter.counter_mem.bankgen[1].genblk1.mem_bank.ram.0.0  (
    .A_ADDR({ 5'h00, _1027_[4:1], 1'h0, _1027_[0], 5'h00 }),
    .A_BM({ 5'h00, _1029_, _1029_, _1029_, _1029_, _1029_, _1029_, _1029_, _1029_, _1029_, _1029_, _1029_, _1029_, _1029_, _1029_, _1029_ }),
    .A_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .A_DI({ 5'hxx, _1025_ }),
    .A_DO(_1040_),
    .A_EN(1'h1),
    .A_WE(_1029_),
    .B_ADDR({ 5'h00, \channels.control_operators.op_num [4:1], 1'h0, \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0], 5'h00 }),
    .B_BM(20'h00000),
    .B_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .B_DI(20'hxxxxx),
    .B_DO({ _1032_[19:15], _1022_ }),
    .B_EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .B_WE(1'h0)
  );
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'sd0),
    .A_WR_MODE("NO_CHANGE"),
    .A_WR_WIDTH(32'd40),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd40),
    .B_WR_MODE("NO_CHANGE"),
    .B_WR_WIDTH(32'sd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("SDP")
  ) \channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.ram.0.0  (
    .A_ADDR({ 4'h0, _1226_[2], _1245_[2], _1245_[0], _1226_[0], _1246_[0], 7'h00 }),
    .A_BM({ _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1] }),
    .A_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .A_DI({ _1026_[19:10], \channels.control_operators.modulation_out_p1 [9:0] }),
    .A_DO({ _1783_[0], _1451_[0], _1462_[0], _1782_[0], _1456_[0], _1467_[0], _1781_[0], _1461_[0], _1472_[0], _1780_[0], _1466_[0], _1477_[0], _1779_[0], _1471_[0], _1482_[0], _1778_[0], _1476_[0], _1487_[0], _1777_[0], _1481_[1] }),
    .A_EN(1'h1),
    .A_WE(_1339_[1]),
    .B_ADDR({ 4'h0, \channels.control_operators.op_num [4:1], \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0], 7'h00 }),
    .B_BM({ 14'h0000, _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1] }),
    .B_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .B_DI({ 14'hxxxx, _1026_[25:20] }),
    .B_DO({ _1033_[39:26], _1785_[0], _1444_[0], _1452_[0], _1784_[0], _1447_[0], _1457_[0] }),
    .B_EN(\channels.control_operators.fb_cnt0_mem.bankgen[0].genblk1.mem_bank.reb ),
    .B_WE(1'h0)
  );
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'sd0),
    .A_WR_MODE("NO_CHANGE"),
    .A_WR_WIDTH(32'd40),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd40),
    .B_WR_MODE("NO_CHANGE"),
    .B_WR_WIDTH(32'sd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("SDP")
  ) \channels.control_operators.operator.feedback_mem.bankgen[1].genblk1.mem_bank.ram.0.0  (
    .A_ADDR({ 4'h0, _1226_[2], _1245_[2], _1245_[0], _1226_[0], _1246_[0], 7'h00 }),
    .A_BM({ _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1] }),
    .A_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .A_DI({ _1026_[19:10], \channels.control_operators.modulation_out_p1 [9:0] }),
    .A_DO({ _1460_[0], _1449_[0], _1453_[0], _1465_[0], _1454_[0], _1458_[0], _1470_[0], _1459_[0], _1463_[0], _1475_[0], _1464_[0], _1468_[0], _1480_[0], _1469_[0], _1473_[0], _1483_[0], _1474_[0], _1478_[0], _1488_[0], _1479_[1] }),
    .A_EN(1'h1),
    .A_WE(_1335_[1]),
    .B_ADDR({ 4'h0, \channels.control_operators.op_num [4:1], \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0], 7'h00 }),
    .B_BM({ 14'h0000, _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1] }),
    .B_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .B_DI({ 14'hxxxx, _1026_[25:20] }),
    .B_DO({ _1034_[39:26], _1450_[0], _1442_[0], _1445_[0], _1455_[0], _1446_[0], _1448_[0] }),
    .B_EN(\channels.control_operators.fb_cnt0_mem.bankgen[1].genblk1.mem_bank.reb ),
    .B_WE(1'h0)
  );
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd20),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \channels.operator_out_mem.bankgen[0].genblk1.mem_bank.ram.0.0  (
    .A_ADDR({ 5'h00, _1226_[2], _1245_[2], _1245_[0], _1226_[0], 1'h0, _1246_[0], 5'h00 }),
    .A_BM({ 7'h00, _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1], _1339_[1] }),
    .A_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .A_DI({ 7'hxx, _1026_[12:10], \channels.control_operators.modulation_out_p1 [9:0] }),
    .A_DO(_1041_),
    .A_EN(1'h1),
    .A_WE(_1339_[1]),
    .B_ADDR({ 5'h00, \channels.operator_out_mem.addrb [4:1], 1'h0, \channels.operator_out_mem.addrb [0], 5'h00 }),
    .B_BM(20'h00000),
    .B_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .B_DI(20'hxxxxx),
    .B_DO({ _1035_[19:13], _1023_ }),
    .B_EN(\channels.operator_out_mem.bankgen[0].genblk1.mem_bank.reb ),
    .B_WE(1'h0)
  );
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd20),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd20),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \channels.operator_out_mem.bankgen[1].genblk1.mem_bank.ram.0.0  (
    .A_ADDR({ 5'h00, _1226_[2], _1245_[2], _1245_[0], _1226_[0], 1'h0, _1246_[0], 5'h00 }),
    .A_BM({ 7'h00, _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1], _1335_[1] }),
    .A_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .A_DI({ 7'hxx, _1026_[12:10], \channels.control_operators.modulation_out_p1 [9:0] }),
    .A_DO(_1042_),
    .A_EN(1'h1),
    .A_WE(_1335_[1]),
    .B_ADDR({ 5'h00, \channels.operator_out_mem.addrb [4:1], 1'h0, \channels.operator_out_mem.addrb [0], 5'h00 }),
    .B_BM(20'h00000),
    .B_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .B_DI(20'hxxxxx),
    .B_DO({ _1036_[19:13], _1024_ }),
    .B_EN(\channels.operator_out_mem.bankgen[1].genblk1.mem_bank.reb ),
    .B_WE(1'h0)
  );
  CC_BRAM_20K #(
    .A_CLK_INV(1'h0),
    .A_RD_WIDTH(32'd0),
    .A_WR_MODE("WRITE_THROUGH"),
    .A_WR_WIDTH(32'd10),
    .B_CLK_INV(1'h0),
    .B_RD_WIDTH(32'd10),
    .B_WR_MODE("WRITE_THROUGH"),
    .B_WR_WIDTH(32'd0),
    .INIT_00(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .RAM_MODE("TDP")
  ) \host_if.afifo.mem.0.0  (
    .A_ADDR({ 5'h00, \host_if.afifo.wr_addr [5:2], 1'h0, \host_if.afifo.wr_addr [1:0], 4'h0 }),
    .A_BM({ 10'h000, _0078_, _0078_, _0078_, _0078_, _0078_, _0078_, _0078_, _0078_, _0078_, _0078_ }),
    .A_CLK(\host_if.afifo.i_wclk ),
    .A_DI({ 10'h000, \host_if.address_p1 , \host_if.afifo.i_wr_data [7:0] }),
    .A_DO(_1043_),
    .A_EN(1'h1),
    .A_WE(_0078_),
    .B_ADDR({ 5'h00, \host_if.afifo.rd_addr [5:2], 1'h0, \host_if.afifo.rd_addr [1:0], 4'h0 }),
    .B_BM(20'h00000),
    .B_CLK(\channels.ch_abcd_cnt_mem.bankb_sr.clk ),
    .B_DI(20'hxxxxx),
    .B_DO({ _1009_, \host_if.afifo.o_rd_data  }),
    .B_EN(1'h1),
    .B_WE(1'h0)
  );
  assign _0868_[1:0] = _0867_[2:1];
  assign _0870_[0] = 1'h1;
  assign _0871_[1:0] = _0870_[2:1];
  assign _0873_[7:1] = { _0850_[6], _0836_[3], _0848_[5], _0840_[1], _0844_[3], _0850_[1], _0844_[1] };
  assign _0874_[0] = 1'h1;
  assign _0875_[6:0] = _0874_[7:1];
  assign _0877_[0] = 1'h1;
  assign _0878_[6:0] = _0877_[7:1];
  assign _0880_[0] = 1'h1;
  assign _0881_[6:0] = _0880_[7:1];
  assign _0884_[0] = 1'h1;
  assign _0885_[18:0] = _0884_[19:1];
  assign _0888_[0] = 1'h1;
  assign _0889_[18:0] = _0888_[19:1];
  assign _0891_[0] = 1'h1;
  assign _0892_[3:0] = _0891_[4:1];
  assign _0894_[0] = 1'h1;
  assign _0895_[3:0] = _0894_[4:1];
  assign _0897_[0] = 1'h1;
  assign _0898_[3:0] = _0897_[4:1];
  assign _0900_[0] = 1'h0;
  assign _0901_[3:0] = _0900_[4:1];
  assign _0903_[0] = 1'h0;
  assign _0904_[3:0] = _0903_[4:1];
  assign _0907_[0] = 1'h0;
  assign _0908_[18:0] = _0907_[19:1];
  assign _0910_[0] = 1'h0;
  assign _0911_[17:0] = _0910_[18:1];
  assign _0913_[0] = 1'h0;
  assign _0914_[18:0] = _0913_[19:1];
  assign _0916_[0] = 1'h0;
  assign _0917_[17:0] = _0916_[18:1];
  assign _0919_[0] = 1'h0;
  assign _0920_[3:0] = _0919_[4:1];
  assign _0922_[0] = 1'h0;
  assign _0923_[2:0] = _0922_[3:1];
  assign _0925_[0] = 1'h0;
  assign _0926_[3:0] = _0925_[4:1];
  assign _0928_[0] = 1'h0;
  assign _0929_[2:0] = _0928_[3:1];
  assign _0931_[0] = 1'h0;
  assign _0932_[12:0] = _0931_[13:1];
  assign _0934_[0] = 1'h0;
  assign _0935_[12:0] = _0934_[13:1];
  assign _0937_[0] = 1'h0;
  assign _0938_[13:0] = _0937_[14:1];
  assign _0941_[0] = 1'h0;
  assign _0942_[18:0] = _0941_[19:1];
  assign _0944_[0] = 1'h0;
  assign _0945_[17:0] = _0944_[18:1];
  assign _0947_[0] = 1'h0;
  assign _0948_[18:0] = _0947_[19:1];
  assign _0950_[0] = 1'h0;
  assign _0951_[17:0] = _0950_[18:1];
  assign _0953_[0] = 1'h0;
  assign _0954_[2:0] = _0953_[3:1];
  assign _0956_[0] = 1'h0;
  assign _0957_[1:0] = _0956_[2:1];
  assign _0959_[0] = 1'h0;
  assign _0960_[6:0] = _0959_[7:1];
  assign _0962_[0] = 1'h1;
  assign _0963_[3:0] = _0962_[4:1];
  assign _0965_[0] = 1'h0;
  assign _0966_[12:0] = _0965_[13:1];
  assign _0968_[0] = 1'h0;
  assign _0969_[8:0] = _0968_[9:1];
  assign _0970_[0] = 1'h0;
  assign _0971_[5:0] = _0970_[6:1];
  assign _0972_[0] = 1'h0;
  assign _0973_[5:0] = _0972_[6:1];
  assign _0975_[0] = 1'h0;
  assign _0976_[9:0] = _0975_[10:1];
  assign _0978_[0] = 1'h0;
  assign _0979_[3:0] = _0978_[4:1];
  assign _0980_[0] = 1'h0;
  assign _0981_[2:0] = _0980_[3:1];
  assign _0984_[0] = 1'h0;
  assign _0985_[16:0] = _0984_[17:1];
  assign _0986_[0] = 1'h0;
  assign _0987_[2:0] = _0986_[3:1];
  assign _0988_[0] = 1'h0;
  assign _0989_[3:0] = _0988_[4:1];
  assign _0991_[0] = 1'h0;
  assign _0992_[12:0] = _0991_[13:1];
  assign _0994_[0] = 1'h0;
  assign _0995_[2:0] = _0994_[3:1];
  assign _0997_[0] = 1'h0;
  assign _0998_[8:0] = _0997_[9:1];
  assign _1000_[0] = 1'h0;
  assign _1001_[8:0] = _1000_[9:1];
  assign _1003_[0] = 1'h0;
  assign _1004_[8:0] = _1003_[9:1];
  assign _1010_[8] = 1'h0;
  assign _1011_[8] = \channels.control_operators.operator.envelope_generator.env_int_mem.bankgen[0].genblk1.mem_bank.dia [8];
  assign _1013_[0] = 1'h0;
  assign _1014_[7:0] = _1013_[8:1];
  assign _1016_[0] = 1'h0;
  assign _1017_[9:0] = _1016_[10:1];
  assign _1018_[0] = 1'h0;
  assign _1019_[3:0] = _1018_[4:1];
  assign _1026_[9:0] = \channels.control_operators.modulation_out_p1 [9:0];
  assign _1030_[11:0] = { _1515_[1], _1516_[1], _1770_[1], _1512_[1], _1513_[1], _1514_[1], _1517_[1], _1519_[1], _1769_[1], _1383_[2], _1384_[2], _1386_[2] };
  assign _1031_[14:0] = _1021_;
  assign _1032_[14:0] = _1022_;
  assign _1033_[25:0] = { _1785_[0], _1444_[0], _1452_[0], _1784_[0], _1447_[0], _1457_[0], _1783_[0], _1451_[0], _1462_[0], _1782_[0], _1456_[0], _1467_[0], _1781_[0], _1461_[0], _1472_[0], _1780_[0], _1466_[0], _1477_[0], _1779_[0], _1471_[0], _1482_[0], _1778_[0], _1476_[0], _1487_[0], _1777_[0], _1481_[1] };
  assign _1034_[25:0] = { _1450_[0], _1442_[0], _1445_[0], _1455_[0], _1446_[0], _1448_[0], _1460_[0], _1449_[0], _1453_[0], _1465_[0], _1454_[0], _1458_[0], _1470_[0], _1459_[0], _1463_[0], _1475_[0], _1464_[0], _1468_[0], _1480_[0], _1469_[0], _1473_[0], _1483_[0], _1474_[0], _1478_[0], _1488_[0], _1479_[1] };
  assign _1035_[12:0] = _1023_;
  assign _1036_[12:0] = _1024_;
  assign { _1128_[3], _1128_[1:0] } = { \channels.control_operators.am , _0977_[10:9] };
  assign _1129_[2:0] = { \reset_sync.r2 , \host_if.afifo.o_rd_data [2], \channels.ch_abcd_cnt_mem.addra [2] };
  assign _1130_[2:0] = { \reset_sync.r2 , \host_if.afifo.o_rd_data [0], \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia  };
  assign _1132_[2:1] = \channels.state [1:0];
  assign _1133_[1] = \channels.signals [4];
  assign { _1134_[3], _1134_[1:0] } = { _0915_[0], _0949_[0], _1133_[0] };
  assign _1135_[1:0] = { \channels.ch_abcd_cnt_mem.bankb , \channels.control_operators.is_new  };
  assign _1136_[1:0] = { \channels.self [41], \channels.connection_sel [5] };
  assign _1137_[2] = \channels.self [42];
  assign _1138_[2:0] = { \channels.ch_abcd_cnt_mem.bankb , _1044_, _1045_ };
  assign _1139_[1:0] = { \channels.chb , \channels.chd  };
  assign { _1140_[3], _1140_[1:0] } = { _1133_[0], \channels.chb , \channels.chd  };
  assign _1142_[1:0] = { \channels.ch_abcd_cnt_mem.bankb , \channels.control_operators.is_new  };
  assign { _1143_[3], _1143_[1:0] } = { _1134_[2], _0915_[6], _0918_[5] };
  assign { _1144_[3], _1144_[1:0] } = { _1133_[0], _0952_[5], _0949_[6] };
  assign _1145_[3] = \channels.control_operators.sample_clk_en ;
  assign _1146_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign _1147_[1:0] = { _1145_[2], \channels.self [6] };
  assign _1148_[1] = \channels.self [44];
  assign _1149_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign _1150_[1:0] = { _1145_[2], \channels.self [7] };
  assign { _1151_[2], _1151_[0] } = { \channels.control_operators.ksr , \channels.control_operators.block [1] };
  assign { _1152_[2], _1152_[0] } = { _1141_[2], _1132_[0] };
  assign _1153_[1] = _1134_[2];
  assign { _1154_[3], _1154_[1:0] } = { _0924_[0], \channels.self [40], _1153_[3] };
  assign { _1155_[3], _1155_[1:0] } = { \channels.control_operators.sample_clk_en , _1132_[0], _1152_[1] };
  assign { _1156_[2], _1156_[0] } = { \channels.control_operators.sample_clk_en , \channels.self [57] };
  assign { _1157_[3:2], _1157_[0] } = { _1156_[3], \channels.control_operators.sample_clk_en , \channels.self [61] };
  assign _1158_[0] = \channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4];
  assign _1159_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign { _1160_[3], _1160_[1:0] } = { \channels.control_operators.am , _0974_[0], _0977_[0] };
  assign { _1161_[3:2], _1161_[0] } = { _1156_[3], \channels.control_operators.sample_clk_en , \channels.self [52] };
  assign { _1162_[2], _1162_[0] } = { \channels.control_operators.sample_clk_en , \channels.self [64] };
  assign _1163_[1:0] = { \channels.ch_abcd_cnt_mem.bankb , \channels.control_operators.is_new  };
  assign { _1164_[3], _1164_[1:0] } = { _1134_[2], _0909_[14], _0912_[13] };
  assign _1165_[2] = _1141_[2];
  assign { _1166_[3], _1166_[1:0] } = { _1133_[0], _0946_[13], _0943_[14] };
  assign _1168_[2] = _1167_[2];
  assign _1169_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [35] };
  assign _1170_[1] = \channels.control_operators.sample_clk_en ;
  assign _1171_[2] = _1167_[2];
  assign _1172_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [34] };
  assign _1173_[1:0] = \channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5:4];
  assign _1174_[1:0] = { \channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4], \channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5] };
  assign _1175_[2] = _1145_[2];
  assign _1176_[3:2] = { \channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4], \channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5] };
  assign _1177_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign { _1179_[2], _1179_[0] } = { \channels.control_operators.delay_counter , \channels.control_operators.sample_clk_en  };
  assign _1180_[1:0] = { _1145_[2], \channels.self [1] };
  assign _1181_[1] = \channels.control_operators.sample_clk_en ;
  assign _1182_[2] = _1167_[2];
  assign _1183_[2] = _1167_[2];
  assign _1184_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [32] };
  assign _1185_[1] = \channels.self [2];
  assign { _1186_[3:2], _1186_[0] } = { _1156_[3], \channels.control_operators.sample_clk_en , \channels.self [54] };
  assign { _1187_[3], _1187_[1:0] } = { _1145_[2], _1143_[2], _1134_[2] };
  assign _1188_[2] = _1167_[2];
  assign _1189_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [37] };
  assign _1190_[2:0] = { \channels.self [75], \channels.self [76], \channels.cnt  };
  assign _1191_[2] = _1167_[2];
  assign { _1192_[3:2], _1192_[0] } = { _1156_[3], \channels.control_operators.sample_clk_en , \channels.self [62] };
  assign _1193_[1:0] = { _0921_[2], _1153_[0] };
  assign { _1194_[3], _1194_[1:0] } = { \channels.control_operators.sample_clk_en , \channels.self [46], _1148_[0] };
  assign _1195_[3:1] = { _1193_[3], _1131_[1], _0921_[3] };
  assign { _1196_[3:2], _1196_[0] } = { _1156_[3], \channels.control_operators.sample_clk_en , \channels.self [55] };
  assign _1197_[3:1] = { \channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [4], \channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5], _1158_[1] };
  assign _1198_[3:2] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8] };
  assign { _1199_[2], _1199_[0] } = \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9:8];
  assign _1200_[1] = \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10];
  assign _1201_[3:1] = \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11:9];
  assign _1202_[3:2] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8] };
  assign { _1203_[2], _1203_[0] } = { \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9], _1199_[1] };
  assign _1204_[3:2] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8] };
  assign _1205_[3:2] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8] };
  assign _1206_[2] = \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9];
  assign _1207_[2] = \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10];
  assign _1208_[2] = \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11];
  assign _1209_[2:1] = { \channels.control_operators.operator.phase_generator.final_phase_p5 [19], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [12] };
  assign _1210_[2] = \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9];
  assign _1211_[2:0] = \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10:8];
  assign { _1212_[3], _1212_[1:0] } = { \channels.control_operators.operator.phase_generator.final_phase_p5 [19], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10], _1207_[0] };
  assign _1213_[3:1] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8], _1204_[0] };
  assign _1214_[2] = \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9];
  assign _1215_[1] = \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10];
  assign _1216_[1] = _1211_[3];
  assign _1217_[1] = _1211_[3];
  assign { _1218_[2], _1218_[0] } = { \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10], _1215_[0] };
  assign _1219_[2] = _1167_[2];
  assign _1220_[2] = _1167_[2];
  assign { _1221_[2], _1221_[0] } = { \channels.control_operators.sample_clk_en , \channels.self [0] };
  assign _1222_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [38] };
  assign _1223_[1] = \channels.control_operators.operator.envelope_generator.tremolo.dam_p1 ;
  assign _1224_[1:0] = { _1178_[0], _1178_[1] };
  assign _1225_[1:0] = { _1178_[0], _1178_[1] };
  assign { _1226_[3], _1226_[1] } = { \channels.control_operators.op_num [4], \channels.control_operators.op_num [1] };
  assign _1227_[2] = \channels.control_operators.op_num_p [5];
  assign _1228_[2:1] = \channels.control_operators.op_num_p [6:5];
  assign _1229_[0] = \channels.control_operators.op_num_p [6];
  assign _1230_[1:0] = { \channels.control_operators.ryt_p1 , \channels.control_operators.bank_num_p1  };
  assign _1231_[3:1] = { \channels.control_operators.op_num_p [6], _1227_[3], \channels.control_operators.op_num_p [5] };
  assign { _1232_[2], _1232_[0] } = { \channels.control_operators.op_num_p [5], \channels.control_operators.op_num_p [6] };
  assign { _1235_[3], _1235_[1:0] } = { _1234_[0], _1230_[3], _1228_[0] };
  assign _1237_[1:0] = { \host_if.afifo.rgray [0], \host_if.afifo.rd_wgray [0] };
  assign _1238_[1:0] = _0967_[12:11];
  assign _1239_[1] = _0967_[13];
  assign _1240_[2] = _1239_[2];
  assign _1242_[1:0] = { _1178_[0], _1178_[1] };
  assign _1243_[0] = _1179_[1];
  assign _1244_[0] = _1179_[1];
  assign { _1245_[3], _1245_[1] } = \channels.control_operators.op_num [3:2];
  assign _1246_[1] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0];
  assign _1248_[3:1] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [8], _1213_[0] };
  assign { _1249_[2], _1249_[0] } = { \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9], _1206_[1] };
  assign _1250_[2] = \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10];
  assign { _1251_[3:2], _1251_[0] } = { \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [12], _1217_[0] };
  assign _1252_[3:2] = { \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11] };
  assign _1253_[3:2] = { \channels.control_operators.operator.phase_generator.final_phase_p5 [19], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [12] };
  assign _1254_[1:0] = { _1214_[1], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [9] };
  assign _1255_[2:1] = { \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10], _1218_[1] };
  assign { _1256_[3:2], _1256_[0] } = { \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [11], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [12], _1216_[0] };
  assign _1257_[1] = \channels.control_operators.operator.phase_generator.final_phase_p5 [19];
  assign _1258_[2:1] = { _0806_[0], _0806_[2] };
  assign { _1259_[3], _1259_[1:0] } = { \channels.control_operators.operator.phase_generator.final_phase_p5 [19], \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [10], _1252_[0] };
  assign _1260_[3:2] = { _1247_[1], _0806_[3] };
  assign { _1262_[2], _1262_[0] } = { _0806_[7], _1247_[2] };
  assign _1265_[0] = \channels.control_operators.op_num [4];
  assign _1267_[0] = _1224_[2];
  assign _1269_[1:0] = { _1266_[2], _1263_[0] };
  assign _1270_[1:0] = { _1265_[1], \channels.control_operators.op_num [4] };
  assign _1271_[1:0] = { _1263_[0], _1263_[2] };
  assign _1272_[1] = _1268_[1];
  assign _1275_[1] = \channels.control_operators.fb_cnt0_channel_mem_rd_address [3];
  assign { _1277_[3], _1277_[1:0] } = { _1264_[1], _1273_[0], _1273_[1] };
  assign { _1278_[2], _1278_[0] } = { \channels.control_operators.op_type [2], \channels.control_operators.op_type [0] };
  assign _1279_[3:2] = \channels.control_operators.op_type [1:0];
  assign _1280_[3:2] = { _1264_[0], _1273_[1] };
  assign _1281_[0] = \channels.control_operators.op_type [0];
  assign _1284_[2:0] = { _0806_[6], _1262_[1], _1247_[2] };
  assign _1293_[0] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4];
  assign { _1294_[3:2], _1294_[0] } = { \channels.control_operators.opl3_reg_wr [17], _0892_[4], \channels.control_operators.opl3_reg_wr [13] };
  assign _1295_[2:1] = { \channels.control_operators.opl3_reg_wr [14], \channels.control_operators.opl3_reg_wr [15] };
  assign _1296_[1] = \channels.ch_abcd_cnt_mem.banka ;
  assign _1297_[1:0] = \channels.ch_abcd_cnt_mem.addra [3:2];
  assign _1299_[2:0] = { \channels.ch_abcd_cnt_mem.addra [3], _0839_[4], _0868_[2] };
  assign _1300_[2:0] = { \channels.control_operators.opl3_reg_wr [14], _0868_[2], _0839_[4] };
  assign _1301_[2] = \channels.control_operators.opl3_reg_wr [17];
  assign _1302_[0] = \channels.ch_abcd_cnt_mem.banka ;
  assign _1304_[0] = _1303_[0];
  assign _1305_[0] = _1303_[0];
  assign _1306_[0] = _1298_[0];
  assign { _1307_[3], _1307_[1:0] } = { \channels.control_operators.opl3_reg_wr [13], \channels.control_operators.opl3_reg_wr [14], \channels.control_operators.opl3_reg_wr [15] };
  assign { _1308_[3], _1308_[1:0] } = { _0858_[6], \channels.control_operators.opl3_reg_wr [14], \channels.control_operators.opl3_reg_wr [15] };
  assign { _1309_[3], _1309_[0] } = { \channels.control_operators.opl3_reg_wr [17], _0881_[7] };
  assign _1310_[0] = \channels.ch_abcd_cnt_mem.banka ;
  assign _1311_[0] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4];
  assign _1313_[0] = _1312_[0];
  assign _1314_[0] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4];
  assign _1315_[0] = _1312_[0];
  assign _1316_[0] = _1303_[0];
  assign _1317_[0] = _1312_[0];
  assign { _1318_[3:2], _1318_[0] } = { _0875_[7], \channels.control_operators.opl3_reg_wr [13], _1307_[2] };
  assign _1320_[1] = \channels.ch_abcd_cnt_mem.banka ;
  assign _1321_[1] = _1313_[1];
  assign _1322_[0] = _1321_[0];
  assign _1323_[0] = _1312_[0];
  assign _1324_[0] = _1297_[2];
  assign _1325_[0] = _1321_[0];
  assign _1326_[0] = _1297_[2];
  assign _1327_[0] = _1321_[0];
  assign _1328_[0] = _1321_[0];
  assign _1329_[0] = _1321_[0];
  assign _1330_[0] = _1321_[0];
  assign _1331_[0] = _1321_[0];
  assign _1332_[0] = _1321_[0];
  assign _1333_[0] = _1321_[0];
  assign _1334_[0] = _1321_[0];
  assign _1336_[0] = _1312_[0];
  assign _1337_[1] = _1314_[1];
  assign _1338_[0] = _1312_[0];
  assign _1339_[0] = _1335_[0];
  assign _1340_[1] = _1298_[1];
  assign _1341_[1] = _1294_[1];
  assign _1342_[3:1] = { \channels.control_operators.opl3_reg_wr [17], _0835_[4], _1293_[1] };
  assign _1343_[2:0] = { _0865_[3], _1306_[1], _1342_[0] };
  assign _1344_[0] = \channels.ch_abcd_cnt_mem.banka ;
  assign _1345_[1] = _1306_[1];
  assign _1346_[1] = _1306_[1];
  assign { _1347_[3:2], _1347_[0] } = { \channels.control_operators.opl3_reg_wr [17], _0878_[7], _1306_[1] };
  assign { _1348_[2], _1348_[0] } = { _0855_[6], _1305_[1] };
  assign _1349_[0] = \channels.ch_abcd_cnt_mem.banka ;
  assign _1350_[1] = _1307_[2];
  assign _1351_[1] = _1307_[2];
  assign _1352_[3:2] = { \channels.control_operators.op_num_p [10], \channels.control_operators.op_num_p [11] };
  assign _1353_[2:0] = { _1352_[0], \channels.control_operators.op_num_p [10], \channels.control_operators.op_num_p [11] };
  assign { _1354_[3:2], _1354_[0] } = { \channels.control_operators.op_num_p [10], _1352_[0], \channels.control_operators.op_num_p [11] };
  assign { _1355_[3:2], _1355_[0] } = { \channels.control_operators.op_num_p [10], \channels.control_operators.op_num_p [11], _1352_[0] };
  assign _1356_[2:0] = { _1352_[0], \channels.control_operators.op_num_p [10], \channels.control_operators.op_num_p [11] };
  assign _1357_[3:1] = { \channels.control_operators.op_num_p [10], \channels.control_operators.op_num_p [11], _1352_[1] };
  assign { _1358_[2], _1358_[0] } = { \channels.control_operators.operator.envelope_generator.state_mem.state [0], \channels.control_operators.operator.envelope_generator.state_mem.self [6] };
  assign _1360_[2:0] = { \channels.control_operators.operator.envelope_generator.state_mem.state [0], \channels.control_operators.operator.envelope_generator.state_mem.self [1], \channels.control_operators.op_num_p [5] };
  assign { _1362_[2], _1362_[0] } = { _1361_[2], _1361_[0] };
  assign _1363_[1:0] = { _1362_[1], _1361_[0] };
  assign _1364_[1:0] = { _1362_[1], _1361_[0] };
  assign { _1365_[2], _1365_[0] } = { _1364_[2], _1361_[0] };
  assign _1366_[1:0] = { _1365_[1], _1361_[0] };
  assign { _1367_[2], _1367_[0] } = { _1361_[2], _1361_[0] };
  assign _1368_[0] = _1361_[0];
  assign _1369_[0] = _1361_[0];
  assign { _1370_[2], _1370_[0] } = { \channels.control_operators.operator.envelope_generator.state_mem.state [0], \channels.control_operators.operator.envelope_generator.state_mem.self [6] };
  assign _1371_[2:1] = { _1361_[1], _1366_[2] };
  assign _1372_[1] = _1331_[1];
  assign _1373_[3:1] = { \channels.control_operators.opl3_reg_wr [15], _0847_[7], _1305_[1] };
  assign { _1374_[2], _1374_[0] } = { \channels.control_operators.opl3_reg_wr [17], \channels.ch_abcd_cnt_mem.banka  };
  assign _1375_[1] = _1307_[2];
  assign _1376_[1] = _1313_[1];
  assign { _1377_[3], _1377_[0] } = { \channels.control_operators.opl3_reg_wr [17], _0871_[2] };
  assign _1378_[0] = \channels.ch_abcd_cnt_mem.banka ;
  assign _1379_[1] = _1307_[2];
  assign _1380_[1] = _1313_[1];
  assign _1381_[2:0] = { \channels.control_operators.operator.phase_generator.ws_post_opl_p [15], _1002_[4], \channels.control_operators.operator.phase_generator.env_p5 [4] };
  assign _1382_[1:0] = { _1381_[3], _1005_[2] };
  assign _1383_[1:0] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3], _1381_[3] };
  assign _1384_[1:0] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3], _1381_[3] };
  assign _1385_[1:0] = { _1381_[3], _1005_[4] };
  assign _1386_[1:0] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3], _1381_[3] };
  assign { _1387_[3], _1387_[1:0] } = { _1297_[2], \channels.ch_abcd_cnt_mem.addra [3:2] };
  assign _1388_[1:0] = { _1381_[3], _1005_[1] };
  assign _1389_[2:0] = \channels.control_operators.op_num_p [33:31];
  assign _1390_[0] = \channels.ch_abcd_cnt_mem.bankb ;
  assign _1391_[1:0] = { \host_if.afifo.wgray [2], \host_if.afifo.wr_rgray [2] };
  assign _1392_[3] = \host_if.wr_p1 ;
  assign _1393_[0] = \host_if.wr_p2 ;
  assign _1394_[1] = \channels.control_operators.modulation_out_p1 [6];
  assign _1395_[1] = \channels.control_operators.am_vib_egt_ksr_mult_mem.reb ;
  assign _1397_[0] = \channels.control_operators.am_vib_egt_ksr_mult_mem.reb ;
  assign _1398_[2:0] = \channels.control_operators.operator.envelope_generator.env_int_mem.dob [8:6];
  assign _1399_[1:0] = \channels.control_operators.operator.envelope_generator.env_int_mem.dob [4:3];
  assign _1400_[2:1] = { _1396_[2], _1396_[0] };
  assign _1401_[1:0] = { \channels.control_operators.am_vib_egt_ksr_mult_mem.reb , _1397_[1] };
  assign _1402_[1:0] = { \channels.control_operators.operator.envelope_generator.sl [2], \channels.control_operators.operator.envelope_generator.env_int_mem.dob [6] };
  assign _1403_[2:0] = { \channels.control_operators.operator.envelope_generator.sl [3], \channels.control_operators.operator.envelope_generator.env_int_mem.dob [7], \channels.control_operators.operator.envelope_generator.env_int_mem.dob [8] };
  assign _1404_[1] = _0825_[4];
  assign _1405_[1] = _1400_[0];
  assign _1406_[3] = _1401_[3];
  assign _1407_[1:0] = { \channels.control_operators.ar_dr_mem.dob [3], \channels.control_operators.operator.envelope_generator.next_state_p0 [1] };
  assign _1408_[1:0] = { \channels.control_operators.ar_dr_mem.dob [2], \channels.control_operators.operator.envelope_generator.next_state_p0 [1] };
  assign _1409_[1:0] = { \channels.control_operators.ar_dr_mem.dob [1], \channels.control_operators.operator.envelope_generator.next_state_p0 [1] };
  assign _1410_[1:0] = { \channels.control_operators.ar_dr_mem.dob [0], \channels.control_operators.operator.envelope_generator.next_state_p0 [1] };
  assign { _1411_[3:2], _1411_[0] } = { \channels.control_operators.opl3_reg_wr [17], \channels.ch_abcd_cnt_mem.banka , _1305_[1] };
  assign _1412_[3] = _1276_[1];
  assign _1413_[1] = _1276_[0];
  assign _1414_[1] = \channels.self [22];
  assign _1415_[2:0] = { _1272_[2], _1274_[0], \channels.connection_sel [2] };
  assign _1417_[2] = _1416_[2];
  assign { _1418_[2], _1418_[0] } = { \channels.control_operators.fb_cnt0_channel_mem_rd_address [3], \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [1] };
  assign _1419_[2] = _1416_[2];
  assign _1420_[2] = _1416_[2];
  assign { _1421_[2], _1421_[0] } = { \channels.control_operators.fb_cnt0_channel_mem_rd_address [3], \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [3] };
  assign _1422_[2] = _1416_[2];
  assign { _1423_[2], _1423_[0] } = { \channels.control_operators.fb_cnt0_channel_mem_rd_address [3], \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [3] };
  assign { _1424_[2], _1424_[0] } = { \channels.control_operators.fb_cnt0_channel_mem_rd_address [3], \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [2] };
  assign _1425_[2] = _1416_[2];
  assign _1426_[2] = _1416_[2];
  assign { _1427_[2], _1427_[0] } = { \channels.control_operators.fb_cnt0_channel_mem_rd_address [3], \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [0] };
  assign { _1428_[2], _1428_[0] } = { \channels.control_operators.fb_cnt0_channel_mem_rd_address [3], \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [0] };
  assign { _1429_[3:2], _1429_[0] } = { _1162_[3], \channels.control_operators.sample_clk_en , \channels.self [71] };
  assign { _1430_[3], _1430_[1] } = { _0905_[2], \channels.self [42] };
  assign _1432_[2] = _1275_[2];
  assign _1433_[2] = _1431_[2];
  assign _1434_[2] = _1416_[2];
  assign _1435_[2] = _1431_[2];
  assign _1436_[2] = _1431_[2];
  assign { _1437_[2], _1437_[0] } = { \channels.control_operators.fb_cnt0_channel_mem_rd_address [3], \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[8] [1] };
  assign _1438_[2] = _1275_[2];
  assign _1439_[2] = _1431_[2];
  assign _1440_[2] = _1431_[2];
  assign _1441_[2] = _1431_[2];
  assign _1443_[2] = _1431_[2];
  assign _1445_[2] = _1442_[2];
  assign _1446_[2] = _1442_[2];
  assign _1447_[2] = _1444_[2];
  assign _1448_[2] = _1442_[2];
  assign _1449_[2] = _1442_[2];
  assign _1450_[2] = _1442_[2];
  assign _1451_[2] = _1444_[2];
  assign _1452_[2] = _1444_[2];
  assign _1453_[2] = _1442_[2];
  assign _1454_[2] = _1442_[2];
  assign _1455_[2] = _1442_[2];
  assign _1456_[2] = _1444_[2];
  assign _1457_[2] = _1444_[2];
  assign _1458_[2] = _1442_[2];
  assign _1459_[2] = _1442_[2];
  assign _1460_[2] = _1442_[2];
  assign _1461_[2] = _1444_[2];
  assign _1462_[2] = _1444_[2];
  assign _1463_[2] = _1442_[2];
  assign _1464_[2] = _1442_[2];
  assign _1465_[2] = _1442_[2];
  assign _1466_[2] = _1444_[2];
  assign _1467_[2] = _1444_[2];
  assign _1468_[2] = _1442_[2];
  assign _1469_[2] = _1442_[2];
  assign _1470_[2] = _1442_[2];
  assign _1471_[2] = _1444_[2];
  assign _1472_[2] = _1444_[2];
  assign _1473_[2] = _1442_[2];
  assign _1474_[2] = _1442_[2];
  assign _1475_[2] = _1442_[2];
  assign _1476_[2] = _1444_[2];
  assign _1477_[2] = _1444_[2];
  assign _1478_[2] = _1442_[2];
  assign _1479_[2] = _1442_[2];
  assign _1480_[2] = _1442_[2];
  assign _1481_[2] = _1444_[2];
  assign _1482_[2] = _1444_[2];
  assign _1483_[2] = _1442_[2];
  assign _1484_[1:0] = { _0955_[1], _0958_[0] };
  assign _1485_[1] = \channels.control_operators.op_num [2];
  assign _1486_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1487_[2] = _1444_[2];
  assign _1488_[2] = _1442_[2];
  assign _1489_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1490_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1491_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1492_[2:0] = { \channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [16:15], \channels.control_operators.operator.envelope_generator.env_rate_counter.overflow_tmp_p1 [17] };
  assign _1493_[1:0] = { \channels.control_operators.operator.envelope_generator.env_add_p1 [8], \channels.control_operators.operator.envelope_generator.env_add_p1 [9] };
  assign { _1494_[3], _1494_[0] } = { \channels.control_operators.operator.envelope_generator.state_mem.wea , _1015_[8] };
  assign _1495_[0] = \channels.control_operators.operator.envelope_generator.env_int_p1 [8];
  assign { _1496_[3], _1496_[1:0] } = { \channels.control_operators.operator.envelope_generator.state_mem.wea , _1494_[1], _1015_[6] };
  assign _1497_[1:0] = { _1495_[1], \channels.control_operators.operator.envelope_generator.env_int_p1 [6] };
  assign { _1498_[3], _1498_[1:0] } = { \channels.control_operators.operator.envelope_generator.state_mem.wea , _1494_[1], _1015_[4] };
  assign _1499_[1:0] = { _1495_[1], \channels.control_operators.operator.envelope_generator.env_int_p1 [4] };
  assign { _1500_[3], _1500_[1:0] } = { \channels.control_operators.operator.envelope_generator.state_mem.wea , _1494_[1], _1015_[7] };
  assign { _1501_[3], _1501_[1:0] } = { \channels.control_operators.operator.envelope_generator.state_mem.wea , _1494_[1], _1015_[2] };
  assign _1502_[1:0] = { _1495_[1], \channels.control_operators.operator.envelope_generator.env_int_p1 [7] };
  assign _1503_[1:0] = { _1495_[1], \channels.control_operators.operator.envelope_generator.env_int_p1 [2] };
  assign { _1504_[3], _1504_[1:0] } = { \channels.control_operators.operator.envelope_generator.state_mem.wea , _1494_[1], _1015_[5] };
  assign { _1505_[3], _1505_[1:0] } = { \channels.control_operators.operator.envelope_generator.state_mem.wea , _1494_[1], _1015_[0] };
  assign _1506_[1:0] = { _1495_[1], \channels.control_operators.operator.envelope_generator.env_int_p1 [5] };
  assign { _1507_[3], _1507_[1:0] } = { \channels.control_operators.operator.envelope_generator.state_mem.wea , _1494_[1], _1015_[3] };
  assign _1508_[1:0] = { _1495_[1], \channels.control_operators.operator.envelope_generator.env_int_p1 [3] };
  assign { _1509_[3], _1509_[1:0] } = { \channels.control_operators.operator.envelope_generator.state_mem.wea , _1494_[1], _1015_[1] };
  assign _1510_[1:0] = { _1495_[1], \channels.control_operators.operator.envelope_generator.env_int_p1 [1] };
  assign _1511_[1] = _1406_[1];
  assign _1512_[0] = \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3];
  assign _1513_[0] = \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3];
  assign _1514_[0] = \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3];
  assign _1515_[0] = \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3];
  assign _1516_[0] = \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3];
  assign _1517_[0] = \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3];
  assign _1518_[1:0] = { _1005_[7], _1381_[3] };
  assign _1519_[0] = \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3];
  assign _1520_[1:0] = { _1005_[6], _1381_[3] };
  assign _1521_[2] = _1239_[2];
  assign { _1522_[2], _1522_[0] } = { _1241_[2], _0967_[13] };
  assign { _1523_[2], _1523_[0] } = { _1241_[2], _0967_[13] };
  assign _1524_[1:0] = { _1005_[8], _1381_[3] };
  assign _1525_[2] = _1239_[2];
  assign { _1526_[2], _1526_[0] } = { _1241_[2], _1522_[1] };
  assign { _1527_[2], _1527_[0] } = { _1239_[2], _1525_[0] };
  assign _1528_[2] = _1241_[2];
  assign { _1529_[2], _1529_[0] } = { _1239_[2], _1240_[0] };
  assign { _1530_[2], _1530_[0] } = { _1241_[2], _1528_[1] };
  assign _1531_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1532_[3:2] = { _1241_[2], _1241_[0] };
  assign _1533_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1534_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1536_[2] = _1535_[2];
  assign _1537_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1538_[2] = _1535_[2];
  assign _1539_[2] = _1535_[2];
  assign _1540_[2] = _1535_[2];
  assign { _1541_[3], _1541_[1:0] } = { _1272_[2], _1263_[1], _1270_[2] };
  assign { _1542_[2], _1542_[0] } = { _1277_[2], _1272_[0] };
  assign _1543_[1:0] = { \channels.connection_sel [2], _1274_[0] };
  assign _1544_[2] = _1535_[2];
  assign _1545_[2] = _1535_[2];
  assign _1546_[1:0] = { _1274_[1], _1268_[0] };
  assign _1547_[2:0] = { _1272_[2], _1274_[0], \channels.connection_sel [2] };
  assign _1548_[2] = _1535_[2];
  assign _1549_[2] = _1535_[2];
  assign _1550_[2] = _1535_[2];
  assign _1551_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1552_[2] = _1535_[2];
  assign _1553_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1554_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1555_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1556_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1557_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1558_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1559_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1560_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1561_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1562_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1563_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1564_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1565_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1566_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1567_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1568_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1569_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1570_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1571_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1572_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1573_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1574_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1575_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1576_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1577_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1578_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1579_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1580_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1581_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1582_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1583_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1584_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1585_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1586_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1587_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1588_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1589_[2:1] = { _1485_[2], \channels.control_operators.op_num [4] };
  assign _1590_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1591_[1:0] = { _0832_[4], \channels.control_operators.op_num [3] };
  assign _1592_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1593_[3:1] = { \channels.control_operators.operator.envelope_generator.tremolo.dam_p1 , \channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [1], _0812_[5] };
  assign _1594_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1595_[2] = _1535_[2];
  assign _1596_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1597_[3:1] = { \channels.control_operators.operator.envelope_generator.tremolo.dam_p1 , _0812_[5], \channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [0] };
  assign _1598_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1599_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1600_[2] = _1535_[2];
  assign _1601_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1602_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1603_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign { _1604_[3], _1604_[1:0] } = { _0806_[11], _1262_[1], _1247_[0] };
  assign _1605_[1] = \channels.control_operators.operator.phase_generator.final_phase_p5 [19];
  assign { _1606_[3], _1606_[1:0] } = { _0806_[10], _1262_[1], _1247_[0] };
  assign _1608_[1] = \channels.control_operators.operator.phase_generator.final_phase_p5 [19];
  assign { _1609_[3], _1609_[1:0] } = { _0806_[9], _1262_[1], _1247_[0] };
  assign { _1610_[2], _1610_[0] } = _1607_[2:1];
  assign _1611_[1] = \channels.control_operators.operator.phase_generator.final_phase_p5 [19];
  assign _1612_[3:2] = { _1607_[2], _1607_[0] };
  assign { _1613_[3], _1613_[1:0] } = { _0806_[8], _1262_[1], _1247_[0] };
  assign _1614_[2] = _1607_[2];
  assign _1615_[1] = \channels.control_operators.operator.phase_generator.final_phase_p5 [19];
  assign _1616_[3:1] = { _0806_[5], _1262_[1], _1247_[0] };
  assign _1617_[2:1] = { \channels.control_operators.operator.phase_generator.final_phase_p5 [19], _1211_[3] };
  assign _1618_[3:1] = { _0806_[4], _1262_[1], _1247_[0] };
  assign _1619_[2] = _1607_[2];
  assign _1620_[3:1] = { _0806_[3], _1262_[1], _1247_[0] };
  assign { _1621_[2], _1621_[0] } = { _1607_[2], _1614_[1] };
  assign _1622_[3:1] = { _0806_[2], _1262_[1], _1247_[0] };
  assign _1623_[2] = _1607_[2];
  assign _1624_[1:0] = { _1262_[1], _0806_[1] };
  assign { _1625_[3], _1625_[0] } = { _0927_[4], \channels.self [48] };
  assign _1626_[2] = _0905_[4];
  assign { _1627_[3], _1627_[0] } = { _0930_[3], _0902_[4] };
  assign _1630_[1:0] = { _1262_[1], _0806_[0] };
  assign _1631_[2] = _1607_[2];
  assign { _1633_[3], _1633_[1:0] } = { \channels.self [40], _1626_[1], _1627_[2] };
  assign _1634_[1:0] = { _1627_[1], _0902_[0] };
  assign _1638_[1] = _0961_[4];
  assign _1639_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [31] };
  assign _1640_[2:0] = { \channels.self [72], \channels.self [76], \channels.cnt  };
  assign _1641_[2:0] = { \channels.self [69], \channels.self [76], \channels.cnt  };
  assign _1642_[2:0] = { \channels.self [74], \channels.self [76], \channels.cnt  };
  assign _1643_[2:0] = { \channels.self [70], \channels.self [76], \channels.cnt  };
  assign _1644_[2:0] = { \channels.self [67], \channels.self [76], \channels.cnt  };
  assign _1645_[2:0] = { \channels.self [73], \channels.self [76], \channels.cnt  };
  assign _1646_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [27] };
  assign _1647_[0] = \channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5];
  assign _1648_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign _1649_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign _1650_[1:0] = { _1145_[2], \channels.self [18] };
  assign _1651_[2] = _1145_[2];
  assign _1652_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign _1653_[1] = \channels.control_operators.sample_clk_en ;
  assign _1654_[2] = _1145_[2];
  assign _1655_[1:0] = { _1145_[2], \channels.self [4] };
  assign _1656_[2:0] = { \channels.control_operators.sample_clk_en , _1145_[2], \channels.self [12] };
  assign { _1657_[3:2], _1657_[0] } = { _1162_[3], \channels.control_operators.sample_clk_en , \channels.self [63] };
  assign _1658_[2] = _1145_[2];
  assign _1659_[1:0] = { _1145_[2], \channels.self [3] };
  assign _1660_[2:1] = { \channels.control_operators.operator.envelope_generator.env_rate_counter.effective_rate_p1 [5], _1647_[1] };
  assign _1661_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign _1662_[1:0] = { _1145_[2], \channels.self [13] };
  assign { _1663_[3], _1663_[1] } = { \channels.control_operators.sample_clk_en , _0921_[0] };
  assign { _1664_[3:2], _1664_[0] } = { _1156_[3], \channels.control_operators.sample_clk_en , \channels.self [53] };
  assign _1665_[2] = _1167_[2];
  assign _1666_[2] = _1167_[2];
  assign _1667_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [29] };
  assign _1668_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [28] };
  assign _1669_[2] = _1167_[2];
  assign _1670_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [21] };
  assign { _1671_[3:2], _1671_[0] } = { _1156_[3], \channels.control_operators.sample_clk_en , \channels.self [56] };
  assign _1672_[2:1] = \channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 [1:0];
  assign { _1674_[3:2], _1674_[0] } = { _1162_[3], \channels.control_operators.sample_clk_en , \channels.self [73] };
  assign _1675_[1] = _0993_[6];
  assign { _1676_[2], _1676_[0] } = { \channels.control_operators.operator.envelope_generator.state_mem.state [0], \channels.control_operators.operator.envelope_generator.state_mem.self [3] };
  assign _1677_[1] = _0990_[1];
  assign _1678_[2] = _1167_[2];
  assign _1679_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [30] };
  assign _1680_[2] = _1167_[2];
  assign _1681_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [33] };
  assign _1682_[2:0] = { \channels.self [63], \channels.self [76], \channels.cnt  };
  assign _1683_[2] = _1167_[2];
  assign _1684_[2:0] = { \channels.self [68], \channels.self [76], \channels.cnt  };
  assign _1685_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [26] };
  assign _1686_[2:0] = { \channels.self [65], \channels.self [76], \channels.cnt  };
  assign _1687_[2] = _1167_[2];
  assign _1688_[2] = _1167_[2];
  assign _1689_[1] = \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [4];
  assign _1690_[3:2] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0], \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1] };
  assign { _1691_[3:2], _1691_[0] } = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 , _1690_[0] };
  assign _1692_[2:0] = { _1690_[1], \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0], \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1] };
  assign _1693_[3:2] = \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 ;
  assign _1694_[2:0] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0], _1693_[0], \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1] };
  assign { _1695_[2], _1695_[0] } = \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 ;
  assign _1696_[3:1] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0], \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1], _1693_[1] };
  assign { _1697_[3:2], _1697_[0] } = { _1162_[3], \channels.control_operators.sample_clk_en , \channels.self [72] };
  assign _1698_[2:0] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0], _1696_[0], \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1] };
  assign _1699_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign _1700_[1:0] = { _1145_[2], \channels.self [10] };
  assign _1701_[2] = _1145_[2];
  assign _1702_[2] = _1145_[2];
  assign _1703_[2] = _1167_[2];
  assign _1704_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign _1705_[1:0] = { _1145_[2], \channels.self [15] };
  assign _1706_[1:0] = { _1145_[2], \channels.self [19] };
  assign _1707_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign _1708_[3:2] = { \channels.control_operators.sample_clk_en , _1145_[2] };
  assign _1709_[1:0] = { _1145_[2], \channels.self [8] };
  assign _1710_[1:0] = { _1145_[2], \channels.self [14] };
  assign _1711_[2:0] = { \channels.control_operators.sample_clk_en , _1145_[2], \channels.self [17] };
  assign _1712_[2:0] = { \channels.self [64], \channels.self [76], \channels.cnt  };
  assign _1713_[2:0] = { \channels.self [71], \channels.self [76], \channels.cnt  };
  assign _1714_[2:0] = { \channels.self [66], \channels.self [76], \channels.cnt  };
  assign _1715_[2:1] = { \channels.control_operators.ryt , \channels.ch_abcd_cnt_mem.bankb  };
  assign { _1716_[2], _1716_[0] } = { \channels.control_operators.ryt , \channels.ch_abcd_cnt_mem.bankb  };
  assign _1717_[0] = \channels.cnt ;
  assign { _1718_[3], _1718_[1] } = { \channels.operator_mem_out [11], _0936_[11] };
  assign { _1719_[2], _1719_[0] } = { \channels.cnt , _1717_[1] };
  assign _1720_[1] = \channels.self [61];
  assign _1721_[2:0] = { _1719_[1], \channels.self [59], \channels.cnt  };
  assign _1722_[1:0] = { _0936_[9], _1718_[0] };
  assign _1723_[2:0] = { _1719_[1], \channels.self [58], \channels.cnt  };
  assign _1724_[1:0] = { \channels.self [60], _1720_[0] };
  assign _1725_[1:0] = { _1718_[0], _0936_[4] };
  assign _1726_[2:0] = { \channels.self [54], _1719_[1], \channels.cnt  };
  assign _1727_[1:0] = { _0936_[8], _1718_[0] };
  assign _1728_[1:0] = { \channels.self [51], _1720_[0] };
  assign _1729_[2:0] = { _1719_[1], \channels.self [55], \channels.cnt  };
  assign _1730_[1:0] = { _0936_[5], _1718_[0] };
  assign _1731_[1:0] = { \channels.self [53], _1720_[0] };
  assign _1732_[2] = _1167_[2];
  assign _1733_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [23] };
  assign _1734_[2] = \channels.operator_out_mem.bankb_p [1];
  assign _1735_[2] = \channels.control_operators.operator.envelope_generator.env_int_mem.banka ;
  assign { _1736_[3], _1736_[0] } = { \channels.control_operators.operator.use_feedback_p1 , _1233_[2] };
  assign _1737_[1:0] = { \channels.self [56], _1720_[0] };
  assign _1738_[1:0] = { \channels.self [50], _1720_[0] };
  assign _1739_[1:0] = { \channels.self [52], _1720_[0] };
  assign _1740_[1:0] = { \channels.self [57], _1720_[0] };
  assign _1741_[1:0] = { \channels.self [62], _1720_[0] };
  assign _1742_[2:0] = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [0], _1693_[1], \channels.control_operators.operator.envelope_generator.ksl_add_rom.ksl_p1 [1] };
  assign _1743_[2:0] = { _1135_[2], \channels.ch_abcd_cnt_mem.bankb , _1153_[0] };
  assign { _1744_[2], _1744_[0] } = { \channels.control_operators.sample_clk_en , \channels.control_operators.ops_done_pulse  };
  assign _1745_[2:1] = { \channels.control_operators.sample_clk_en , \channels.signals [4] };
  assign { _1746_[3], _1746_[1:0] } = { _1167_[2], _1164_[2], _1134_[2] };
  assign { _1747_[2], _1747_[0] } = { \channels.control_operators.sample_clk_en , \channels.self [20] };
  assign _1748_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [24] };
  assign { _1749_[3], _1749_[1:0] } = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [25] };
  assign { _1750_[3], _1750_[1:0] } = { \channels.control_operators.sample_clk_en , \channels.self [45], _1148_[0] };
  assign _1751_[1:0] = { _1145_[2], \channels.self [9] };
  assign _1752_[2:0] = { \channels.control_operators.sample_clk_en , _1145_[2], \channels.self [11] };
  assign _1753_[2:0] = { \channels.control_operators.sample_clk_en , _1145_[2], \channels.self [16] };
  assign _1754_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [22] };
  assign { _1755_[2], _1755_[0] } = { \channels.control_operators.sample_clk_en , \channels.ch_abcd_cnt_mem.bankb  };
  assign _1756_[1] = \channels.control_operators.operator.envelope_generator.tremolo.dam_p1 ;
  assign _1757_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [39] };
  assign _1758_[2:0] = { \channels.control_operators.sample_clk_en , _1167_[2], \channels.self [36] };
  assign _1759_[2:0] = { \channels.control_operators.sample_clk_en , _1145_[2], \channels.self [5] };
  assign { _1760_[3], _1760_[1:0] } = { \channels.control_operators.sample_clk_en , \channels.self [47], _1148_[0] };
  assign _1761_[2] = _1535_[2];
  assign _1762_[2] = _1535_[2];
  assign _1763_[2] = _1535_[2];
  assign _1764_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1765_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1766_[3:2] = { _1241_[2], _1526_[1] };
  assign { _1767_[2], _1767_[0] } = { _1241_[2], _1523_[1] };
  assign _1768_[1:0] = { _1005_[5], _1381_[3] };
  assign _1769_[0] = \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3];
  assign _1770_[0] = \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [3];
  assign { _1771_[3], _1771_[1:0] } = { \channels.control_operators.sample_clk_en , _0921_[4], _1663_[0] };
  assign _1772_[1:0] = { _1495_[1], \channels.control_operators.operator.envelope_generator.env_int_p1 [0] };
  assign _1773_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1774_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1775_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1776_[2] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [2];
  assign _1777_[2] = _1444_[2];
  assign _1778_[2] = _1444_[2];
  assign _1779_[2] = _1444_[2];
  assign _1780_[2] = _1444_[2];
  assign _1781_[2] = _1444_[2];
  assign _1782_[2] = _1444_[2];
  assign _1783_[2] = _1444_[2];
  assign _1784_[2] = _1444_[2];
  assign _1785_[2] = _1444_[2];
  assign _1786_[2] = _1431_[2];
  assign _1787_[2] = _1431_[2];
  assign { _1788_[2], _1788_[0] } = { \channels.control_operators.fb_cnt0_channel_mem_rd_address [3], \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[8] [2] };
  assign _1789_[1:0] = { _1381_[3], _1005_[0] };
  assign _1790_[1:0] = { _1381_[3], _1005_[3] };
  assign _1792_[2:0] = { \channels.control_operators.sample_clk_en , _1145_[2], \channels.self [2] };
  assign _1793_[2:0] = { \channels.self [75], \channels.self [76], \channels.cnt  };
  assign _1794_[1] = \channels.control_operators.sample_clk_en ;
  assign _1795_[11:3] = { _1282_, _1287_, _1288_, _1791_, _1283_, _1285_, _1286_, _1289_, _1290_ };
  assign _0867_[0] = 1'h1;
  assign _0865_[2:0] = _0864_[3:1];
  assign _0864_[0] = 1'h1;
  assign _0862_[4:0] = _0861_[5:1];
  assign _0861_[0] = 1'h1;
  assign \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [0] = \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia ;
  assign \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[0] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[0] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[1] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[1] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[2] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[2] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[3] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[3] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[4] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[4] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[5] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[5] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[6] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[6] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.ram[7] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.ram[7] ;
  assign _0858_[5:0] = _0857_[6:1];
  assign _0857_[0] = 1'h1;
  assign _0855_[5:0] = _0854_[6:1];
  assign _0854_[0] = 1'h1;
  assign _0852_[5:0] = _0851_[6:1];
  assign \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[0] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[0] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[1] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[1] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[2] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[2] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[3] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[3] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[4] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[4] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[5] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[5] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[6] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[6] ;
  assign \channels.ch_abcd_cnt_mem.bankgen[1].genblk1.mem_bank.ram[7] [0] = \channels.control_operators.fb_cnt1_mem.bankgen[1].genblk1.mem_bank.ram[7] ;
  assign _0851_[0] = 1'h1;
  assign { _0850_[5:2], _0850_[0] } = { _0836_[3], _0848_[5], _0840_[1], _0844_[3], _0844_[1] };
  assign { _0848_[7:6], _0848_[4:0] } = { \channels.control_operators.opl3_reg_wr [15], _0836_[3], \channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4], _0844_[3], \channels.ch_abcd_cnt_mem.addra [2], _0844_[1], \channels.ch_abcd_cnt_mem.addra [0] };
  assign _0847_[6:0] = _0846_[7:1];
  assign _0846_[0] = 1'h1;
  assign { _0844_[7:4], _0844_[2], _0844_[0] } = { \channels.control_operators.opl3_reg_wr [15:13], \channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4], \channels.ch_abcd_cnt_mem.addra [2], \channels.ch_abcd_cnt_mem.addra [0] };
  assign _0843_[6:0] = _0842_[7:1];
  assign _0842_[0] = 1'h1;
  assign \channels.control_operators.am_vib_egt_ksr_mult_mem.addra [3:0] = \channels.ch_abcd_cnt_mem.addra ;
  assign { _0840_[4:2], _0840_[0] } = { \channels.control_operators.opl3_reg_wr [15], _0836_[3], \channels.control_operators.opl3_reg_wr [13], \channels.ch_abcd_cnt_mem.addra [3] };
  assign _0839_[3:0] = _0838_[4:1];
  assign _0838_[0] = 1'h1;
  assign { _0836_[4], _0836_[2:0] } = { \channels.control_operators.opl3_reg_wr [15], \channels.control_operators.opl3_reg_wr [13], \channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4], \channels.ch_abcd_cnt_mem.addra [3] };
  assign _0835_[3:0] = _0834_[4:1];
  assign _0834_[0] = 1'h1;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[0] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[10] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[11] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[12] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[13] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[14] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[15] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[16] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[17] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[18] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[19] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[1] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[20] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[21] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[2] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[3] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[4] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[5] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[6] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[7] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[8] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[0].genblk1.mem_bank.ram[9] [3:0] } = 5'hxx;
  assign _0832_[3:0] = _0831_[4:1];
  assign _0831_[0] = 1'h1;
  assign _0829_[3:0] = _0828_[4:1];
  assign _0828_[0] = 1'h1;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[0] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[10] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[11] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[12] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[13] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[14] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[15] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[16] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[17] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[18] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[19] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[1] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[20] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[21] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[2] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[3] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[4] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[5] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[6] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[7] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[8] [3:0] } = 5'hxx;
  assign { \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9] [6], \channels.control_operators.am_vib_egt_ksr_mult_mem.bankgen[1].genblk1.mem_bank.ram[9] [3:0] } = 5'hxx;
  assign _0825_[3:0] = _0824_[4:1];
  assign _0824_[0] = 1'h1;
  assign _0821_[30:0] = _0820_[31:1];
  assign _0820_[0] = 1'h1;
  assign _0819_[31:7] = 25'h1ffffff;
  assign { _0818_[31:7], _0818_[1:0] } = { 25'h0000000, \channels.control_operators.operator.envelope_generator.env_rate_counter.rate_tmp2_p0 [1:0] };
  assign _0816_[5:0] = _0815_[6:1];
  assign _0815_[0] = 1'h1;
  assign _0812_[4:0] = _0811_[5:1];
  assign _0811_[0] = 1'h1;
  assign _0808_[11:0] = _0807_[12:1];
  assign _0807_[0] = 1'h1;
  assign \channels.control_operators.ar_dr_mem.dob [7:4] = \channels.control_operators.ar ;
  assign { \channels.control_operators.bank_num_p [6], \channels.control_operators.bank_num_p [2:1] } = { \channels.control_operators.operator.feedback_mem.banka , \channels.control_operators.operator.envelope_generator.env_int_mem.banka , \channels.control_operators.bank_num_p1  };
  assign { \channels.control_operators.cnt1_channel_mem_rd_address [3], \channels.control_operators.cnt1_channel_mem_rd_address [1] } = 2'b0x;
  assign \channels.control_operators.fnum [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.addrb [3] = \channels.control_operators.fb_cnt0_channel_mem_rd_address [3];
  assign \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[0] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[1] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[2] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[3] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[4] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[5] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[6] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[7] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[0].genblk1.mem_bank.ram[8] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[0] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[1] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[2] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[3] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[4] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[5] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[6] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[7] [5:0] = 6'hxx;
  assign \channels.control_operators.fnum_low_mem.bankgen[1].genblk1.mem_bank.ram[8] [5:0] = 6'hxx;
  assign \channels.control_operators.ksl_tl_mem.dob [7:6] = \channels.control_operators.ksl ;
  assign \channels.control_operators.modulation_out_p1 [12:10] = 3'hx;
  assign \channels.control_operators.op_num [0] = \channels.control_operators.am_vib_egt_ksr_mult_mem.addrb [0];
  assign { \channels.control_operators.op_sample_clk_en_p [6], \channels.control_operators.op_sample_clk_en_p [3:1] } = { \channels.control_operators.operator.feedback_mem.wea , \channels.control_operators.operator.phase_generator.phase_acc_mem.wea , \channels.control_operators.operator.envelope_generator.env_int_mem.wea , \channels.control_operators.operator.envelope_generator.state_mem.wea  };
  assign \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp0_p1 [5:4] = 2'hx;
  assign { \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [6], \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [2:0] } = { \channels.control_operators.operator.envelope_generator.ksl_add_rom.tmp1_p1 [7], \channels.control_operators.operator.envelope_generator.ksl_add_rom.rom_out_p1 [2:0] };
  assign \channels.control_operators.operator.envelope_generator.state_mem.next_state [31:1] = 31'h00000000;
  assign \channels.control_operators.operator.envelope_generator.state_mem.self [0] = 1'hx;
  assign \channels.control_operators.operator.envelope_generator.state_mem.state [31:1] = 31'h00000000;
  assign \channels.control_operators.operator.envelope_generator.tl_p [23:18] = 6'hxx;
  assign \channels.control_operators.operator.envelope_generator.tremolo.tremolo_index_p1 [13:8] = \channels.control_operators.operator.envelope_generator.tremolo.am_val_tmp0_p1 ;
  assign \channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [0] = 1'hx;
  assign { \channels.control_operators.operator.feedback_p [181:143], \channels.control_operators.operator.feedback_p [129:117], \channels.control_operators.operator.feedback_p [103:91], \channels.control_operators.operator.feedback_p [77:65] } = { 13'hxxxx, \channels.control_operators.operator.feedback_mem.bankgen[0].genblk1.mem_bank.dia [25:13], 52'hxxxxxxxxxxxxx };
  assign { \channels.control_operators.operator.phase_generator.final_phase_p4 [19], \channels.control_operators.operator.phase_generator.final_phase_p4 [9:0] } = { \channels.control_operators.operator.phase_generator.final_phase_msb_mem.bankgen[0].genblk1.mem_bank.dia , 10'b0xxxxx0xx0 };
  assign \channels.control_operators.operator.phase_generator.final_phase_p5 [17:0] = 18'hxxxxx;
  assign { \channels.control_operators.operator.phase_generator.key_on_pulse_p [6:4], \channels.control_operators.operator.phase_generator.key_on_pulse_p [1] } = { 3'hx, \channels.control_operators.operator.envelope_generator.env_rate_counter.key_on_pulse_p1  };
  assign \channels.control_operators.operator.phase_generator.log_sin_plus_gain_p6 [7:0] = 8'hxx;
  assign \channels.control_operators.operator.phase_generator.modulation_p1 [12:10] = 3'hx;
  assign \channels.control_operators.operator.phase_generator.modulation_p2 [12:10] = 3'hx;
  assign { \channels.control_operators.operator.phase_generator.modulation_shifted_p3 [22:20], \channels.control_operators.operator.phase_generator.modulation_shifted_p3 [9:0] } = 13'bxxx0000000000;
  assign \channels.control_operators.operator.phase_generator.op_type_p [11:3] = \channels.control_operators.operator.phase_generator.calc_rhythm_phase.op_type_p ;
  assign \channels.control_operators.operator.phase_generator.tmp_ws7_p5 [2:0] = 3'h0;
  assign \channels.control_operators.operator.phase_generator.ws_post_opl_p0 [1:0] = \channels.control_operators.operator.phase_generator.ws [1:0];
  assign { \channels.control_operators.opl3_reg_wr [16], \channels.control_operators.opl3_reg_wr [12:0] } = { \channels.ch_abcd_cnt_mem.banka , \channels.control_operators.am_vib_egt_ksr_mult_mem.addra [4], \channels.ch_abcd_cnt_mem.addra , \channels.ch_abcd_cnt_mem.bankgen[0].genblk1.mem_bank.dia [7:1], \channels.control_operators.fb_cnt1_mem.bankgen[0].genblk1.mem_bank.dia  };
  assign \channels.control_operators.state [5:1] = \channels.control_operators.next_state [5:1];
  assign { \channels.dac_prep.sample_l [22:21], \channels.dac_prep.sample_l [5:0] } = { \channels.dac_prep.sample_l [23], \channels.dac_prep.sample_l [23], 6'h00 };
  assign { \channels.dac_prep.sample_opl3_r_p1 [22:21], \channels.dac_prep.sample_opl3_r_p1 [5:0] } = { \channels.dac_prep.sample_opl3_r_p1 [23], \channels.dac_prep.sample_opl3_r_p1 [23], 6'h00 };
  assign \channels.self [49] = \channels.ch_abcd_cnt_mem.bankb ;
  assign { \channels.signals [43:39], \channels.signals [37:5], \channels.signals [3:0] } = { \channels.operator_out_mem.addrb , \channels.ch_abcd_cnt_mem.addrb , 33'hxxxxxxxxx };
  assign \channels.state [31:4] = 28'h0000000;
  assign \host_if.afifo.i_wr_data [9:8] = \host_if.address_p1 ;
  assign \host_if.afifo.rgray [6] = \host_if.afifo.rd_addr [6];
  assign \host_if.afifo.wr_addr [6] = \host_if.afifo.wgray [6];
  assign \host_if.dout [6:0] = { \host_if.dout [7], \host_if.dout [7], \host_if.dout [7], \host_if.dout [7], \host_if.dout [7], \host_if.dout [7], \host_if.dout [7] };
  assign _0000_[4] = _1636_[2];
endmodule
