ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_syscfg.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.syscfg_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	syscfg_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	syscfg_deinit:
  26              	.LFB116:
  27              		.file 1 "../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c"
   1:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** /*!
   2:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \file    gd32f4xx_syscfg.c
   3:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \brief   SYSCFG driver
   4:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
   5:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** */
  10:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
  11:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** /*
  12:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
  14:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** are permitted provided that the following conditions are met:
  16:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
  17:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****        list of conditions and the following disclaimer.
  19:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****        and/or other materials provided with the distribution.
  22:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****        may be used to endorse or promote products derived from this software without
  24:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****        specific prior written permission.
  25:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
  26:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 2


  32:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** OF SUCH DAMAGE.
  36:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** */
  37:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
  38:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** #include "gd32f4xx_syscfg.h"
  39:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
  40:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** /*!
  41:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \brief    reset the SYSCFG registers
  42:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[in]  none
  43:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[out] none
  44:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \retval     none
  45:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** */
  46:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** void syscfg_deinit(void)
  47:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** {
  28              		.loc 1 47 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  48:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     rcu_periph_reset_enable(RCU_SYSCFGRST);
  32              		.loc 1 48 5 view .LVU1
  47:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     rcu_periph_reset_enable(RCU_SYSCFGRST);
  33              		.loc 1 47 1 is_stmt 0 view .LVU2
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  39              		.loc 1 48 5 view .LVU3
  40 0002 40F60E10 		movw	r0, #2318
  41 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  42              	.LVL0:
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     rcu_periph_reset_disable(RCU_SYSCFGRST);
  43              		.loc 1 49 5 is_stmt 1 view .LVU4
  50:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** }
  44              		.loc 1 50 1 is_stmt 0 view .LVU5
  45 000a BDE80840 		pop	{r3, lr}
  46              	.LCFI1:
  47              		.cfi_restore 14
  48              		.cfi_restore 3
  49              		.cfi_def_cfa_offset 0
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     rcu_periph_reset_disable(RCU_SYSCFGRST);
  50              		.loc 1 49 5 view .LVU6
  51 000e 40F60E10 		movw	r0, #2318
  52 0012 FFF7FEBF 		b	rcu_periph_reset_disable
  53              	.LVL1:
  54              		.cfi_endproc
  55              	.LFE116:
  57 0016 00BF     		.section	.text.syscfg_bootmode_config,"ax",%progbits
  58              		.align	1
  59              		.p2align 2,,3
  60              		.global	syscfg_bootmode_config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	syscfg_bootmode_config:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 3


  66              	.LVL2:
  67              	.LFB117:
  51:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
  52:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** /*!
  53:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \brief    configure the boot mode
  54:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[in]  syscfg_bootmode: selects the memory remapping
  55:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  56:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_FLASH: main flash memory (0x08000000~0x083BFFFF) is mapped at add
  57:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_BOOTLOADER: boot loader (0x1FFF0000 - 0x1FFF77FF) is mapped at ad
  58:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_EXMC_SRAM: SRAM/NOR 0 and 1 of EXMC (0x60000000~0x67FFFFFF) is ma
  59:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_SRAM: SRAM0 of on-chip SRAM (0x20000000~0x2001BFFF) is mapped at 
  60:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_BOOTMODE_EXMC_SDRAM: SDRAM bank0 of EXMC (0xC0000000~0xC7FFFFFF) is mapped
  61:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[out] none
  62:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \retval     none
  63:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** */
  64:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** void syscfg_bootmode_config(uint8_t syscfg_bootmode)
  65:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** {
  68              		.loc 1 65 1 is_stmt 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
  66:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CFG0_BOOT_MODE bit and set according to syscfg_bootmode */
  67:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 &= ~SYSCFG_CFG0_BOOT_MODE;
  73              		.loc 1 67 5 view .LVU8
  74              		.loc 1 67 17 is_stmt 0 view .LVU9
  75 0000 064B     		ldr	r3, .L5
  76 0002 D3F80028 		ldr	r2, [r3, #2048]
  77 0006 22F00702 		bic	r2, r2, #7
  78 000a C3F80028 		str	r2, [r3, #2048]
  68:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 |= (uint32_t)syscfg_bootmode;
  79              		.loc 1 68 5 is_stmt 1 view .LVU10
  80              		.loc 1 68 17 is_stmt 0 view .LVU11
  81 000e D3F80028 		ldr	r2, [r3, #2048]
  82 0012 1043     		orrs	r0, r0, r2
  83              	.LVL3:
  84              		.loc 1 68 17 view .LVU12
  85 0014 C3F80008 		str	r0, [r3, #2048]
  69:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** }
  86              		.loc 1 69 1 view .LVU13
  87 0018 7047     		bx	lr
  88              	.L6:
  89 001a 00BF     		.align	2
  90              	.L5:
  91 001c 00300140 		.word	1073819648
  92              		.cfi_endproc
  93              	.LFE117:
  95              		.section	.text.syscfg_fmc_swap_config,"ax",%progbits
  96              		.align	1
  97              		.p2align 2,,3
  98              		.global	syscfg_fmc_swap_config
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	syscfg_fmc_swap_config:
 104              	.LVL4:
 105              	.LFB118:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 4


  70:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
  71:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** /*!
  72:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \brief    FMC memory mapping swap
  73:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[in]  syscfg_fmc_swap: selects the interal flash bank swapping
  74:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  75:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_FMC_SWP_BANK0: bank 0 is mapped at address 0x08000000 and bank 1 is mapped
  76:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_FMC_SWP_BANK1: bank 1 is mapped at address 0x08000000 and bank 0 is mapped
  77:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[out] none
  78:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \retval     none
  79:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** */
  80:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** void syscfg_fmc_swap_config(uint32_t syscfg_fmc_swap)
  81:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** {
 106              		.loc 1 81 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
  82:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     uint32_t reg;
 111              		.loc 1 82 5 view .LVU15
  83:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG0;
 112              		.loc 1 83 5 view .LVU16
 113              		.loc 1 83 9 is_stmt 0 view .LVU17
 114 0000 044A     		ldr	r2, .L8
 115 0002 D2F80038 		ldr	r3, [r2, #2048]
 116              	.LVL5:
  84:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     /* reset the FMC_SWP bit and set according to syscfg_fmc_swap */
  85:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG0_FMC_SWP;
 117              		.loc 1 85 5 is_stmt 1 view .LVU18
  86:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_fmc_swap);
 118              		.loc 1 86 5 view .LVU19
  85:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_fmc_swap);
 119              		.loc 1 85 9 is_stmt 0 view .LVU20
 120 0006 23F48073 		bic	r3, r3, #256
 121              	.LVL6:
 122              		.loc 1 86 24 view .LVU21
 123 000a 0343     		orrs	r3, r3, r0
 124              	.LVL7:
 125              		.loc 1 86 17 view .LVU22
 126 000c C2F80038 		str	r3, [r2, #2048]
  87:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** }
 127              		.loc 1 87 1 view .LVU23
 128 0010 7047     		bx	lr
 129              	.L9:
 130 0012 00BF     		.align	2
 131              	.L8:
 132 0014 00300140 		.word	1073819648
 133              		.cfi_endproc
 134              	.LFE118:
 136              		.section	.text.syscfg_exmc_swap_config,"ax",%progbits
 137              		.align	1
 138              		.p2align 2,,3
 139              		.global	syscfg_exmc_swap_config
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 144              	syscfg_exmc_swap_config:
 145              	.LVL8:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 5


 146              	.LFB119:
  88:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
  89:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** /*!
  90:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \brief    EXMC memory mapping swap
  91:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[in]  syscfg_exmc_swap: selects the memories in EXMC swapping
  92:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
  93:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_EXMC_SWP_ENABLE: SDRAM bank 0 and bank 1 are swapped with NAND bank 1 and 
  94:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_EXMC_SWP_DISABLE: no memory mapping swap
  95:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[out] none
  96:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \retval     none
  97:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** */
  98:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** void syscfg_exmc_swap_config(uint32_t syscfg_exmc_swap)
  99:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** {
 147              		.loc 1 99 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 100:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     uint32_t reg;
 152              		.loc 1 100 5 view .LVU25
 101:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
 102:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG0;
 153              		.loc 1 102 5 view .LVU26
 154              		.loc 1 102 9 is_stmt 0 view .LVU27
 155 0000 044A     		ldr	r2, .L11
 156 0002 D2F80038 		ldr	r3, [r2, #2048]
 157              	.LVL9:
 103:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CFG0_EXMC_SWP bits and set according to syscfg_exmc_swap */
 104:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG0_EXMC_SWP;
 158              		.loc 1 104 5 is_stmt 1 view .LVU28
 105:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_exmc_swap);
 159              		.loc 1 105 5 view .LVU29
 104:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     SYSCFG_CFG0 = (reg | syscfg_exmc_swap);
 160              		.loc 1 104 9 is_stmt 0 view .LVU30
 161 0006 23F44063 		bic	r3, r3, #3072
 162              	.LVL10:
 163              		.loc 1 105 24 view .LVU31
 164 000a 0343     		orrs	r3, r3, r0
 165              	.LVL11:
 166              		.loc 1 105 17 view .LVU32
 167 000c C2F80038 		str	r3, [r2, #2048]
 106:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** }
 168              		.loc 1 106 1 view .LVU33
 169 0010 7047     		bx	lr
 170              	.L12:
 171 0012 00BF     		.align	2
 172              	.L11:
 173 0014 00300140 		.word	1073819648
 174              		.cfi_endproc
 175              	.LFE119:
 177              		.section	.text.syscfg_exti_line_config,"ax",%progbits
 178              		.align	1
 179              		.p2align 2,,3
 180              		.global	syscfg_exti_line_config
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 6


 185              	syscfg_exti_line_config:
 186              	.LVL12:
 187              	.LFB120:
 107:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
 108:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** /*!
 109:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \brief    configure the GPIO pin as EXTI Line
 110:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[in]  exti_port: specify the GPIO port used in EXTI
 111:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        EXTI_SOURCE_GPIOx(x = A,B,C,D,E,F,G,H,I): EXTI GPIO port
 113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[in]  exti_pin: specify the EXTI line
 114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        EXTI_SOURCE_PINx(x = 0..15): EXTI GPIO pin
 116:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[out] none
 117:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \retval     none
 118:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** */
 119:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** void syscfg_exti_line_config(uint8_t exti_port, uint8_t exti_pin)
 120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** {
 188              		.loc 1 120 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 121:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     uint32_t clear_exti_mask = ~((uint32_t)EXTI_SS_MASK << (EXTI_SS_MSTEP(exti_pin)));
 193              		.loc 1 121 5 view .LVU35
 194              		.loc 1 121 61 is_stmt 0 view .LVU36
 195 0000 01F00302 		and	r2, r1, #3
 196 0004 9200     		lsls	r2, r2, #2
 197              		.loc 1 121 57 view .LVU37
 198 0006 0F23     		movs	r3, #15
 199 0008 9340     		lsls	r3, r3, r2
 122:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     uint32_t config_exti_mask = ((uint32_t)exti_port) << (EXTI_SS_MSTEP(exti_pin));
 123:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
 124:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     switch(exti_pin / EXTI_SS_JSTEP) {
 200              		.loc 1 124 5 view .LVU38
 201 000a 8908     		lsrs	r1, r1, #2
 202              	.LVL13:
 121:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     uint32_t clear_exti_mask = ~((uint32_t)EXTI_SS_MASK << (EXTI_SS_MSTEP(exti_pin)));
 203              		.loc 1 121 14 view .LVU39
 204 000c DB43     		mvns	r3, r3
 205              	.LVL14:
 122:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     uint32_t config_exti_mask = ((uint32_t)exti_port) << (EXTI_SS_MSTEP(exti_pin));
 206              		.loc 1 122 5 is_stmt 1 view .LVU40
 122:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     uint32_t config_exti_mask = ((uint32_t)exti_port) << (EXTI_SS_MSTEP(exti_pin));
 207              		.loc 1 122 14 is_stmt 0 view .LVU41
 208 000e 9040     		lsls	r0, r0, r2
 209              	.LVL15:
 210              		.loc 1 124 5 is_stmt 1 view .LVU42
 211 0010 0329     		cmp	r1, #3
 212 0012 0ED8     		bhi	.L13
 213 0014 DFE801F0 		tbb	[pc, r1]
 214              	.L16:
 215 0018 26       		.byte	(.L19-.L16)/2
 216 0019 1A       		.byte	(.L18-.L16)/2
 217 001a 0E       		.byte	(.L17-.L16)/2
 218 001b 02       		.byte	(.L15-.L16)/2
 219              		.p2align 1
 220              	.L15:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 7


 125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     case EXTISS0:
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* clear EXTI source line(0..3) */
 127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS0 &= clear_exti_mask;
 128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(0..3) */
 129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS0 |= config_exti_mask;
 130:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 131:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     case EXTISS1:
 132:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(4..7) */
 133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS1 &= clear_exti_mask;
 134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(4..7) */
 135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS1 |= config_exti_mask;
 136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 137:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     case EXTISS2:
 138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(8..11) */
 139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS2 &= clear_exti_mask;
 140:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(8..11) */
 141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS2 |= config_exti_mask;
 142:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 143:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     case EXTISS3:
 144:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* clear EXTI soure line(12..15) */
 145:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS3 &= clear_exti_mask;
 221              		.loc 1 145 9 view .LVU43
 222              		.loc 1 145 24 is_stmt 0 view .LVU44
 223 001c 1749     		ldr	r1, .L20
 224 001e D1F81428 		ldr	r2, [r1, #2068]
 225 0022 1340     		ands	r3, r3, r2
 226              	.LVL16:
 227              		.loc 1 145 24 view .LVU45
 228 0024 C1F81438 		str	r3, [r1, #2068]
 146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(12..15) */
 147:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         SYSCFG_EXTISS3 |= config_exti_mask;
 229              		.loc 1 147 9 is_stmt 1 view .LVU46
 230              		.loc 1 147 24 is_stmt 0 view .LVU47
 231 0028 D1F81428 		ldr	r2, [r1, #2068]
 232 002c 1043     		orrs	r0, r0, r2
 233              	.LVL17:
 234              		.loc 1 147 24 view .LVU48
 235 002e C1F81408 		str	r0, [r1, #2068]
 148:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 236              		.loc 1 148 9 is_stmt 1 view .LVU49
 237              	.L13:
 149:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     default:
 150:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     }
 152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** }
 238              		.loc 1 152 1 is_stmt 0 view .LVU50
 239 0032 7047     		bx	lr
 240              	.LVL18:
 241              	.L17:
 139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(8..11) */
 242              		.loc 1 139 9 is_stmt 1 view .LVU51
 139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(8..11) */
 243              		.loc 1 139 24 is_stmt 0 view .LVU52
 244 0034 1149     		ldr	r1, .L20
 245 0036 D1F81028 		ldr	r2, [r1, #2064]
 246 003a 1340     		ands	r3, r3, r2
 247              	.LVL19:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 8


 139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(8..11) */
 248              		.loc 1 139 24 view .LVU53
 249 003c C1F81038 		str	r3, [r1, #2064]
 141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 250              		.loc 1 141 9 is_stmt 1 view .LVU54
 141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 251              		.loc 1 141 24 is_stmt 0 view .LVU55
 252 0040 D1F81028 		ldr	r2, [r1, #2064]
 253 0044 1043     		orrs	r0, r0, r2
 254              	.LVL20:
 141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 255              		.loc 1 141 24 view .LVU56
 256 0046 C1F81008 		str	r0, [r1, #2064]
 142:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     case EXTISS3:
 257              		.loc 1 142 9 is_stmt 1 view .LVU57
 258 004a 7047     		bx	lr
 259              	.LVL21:
 260              	.L18:
 133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(4..7) */
 261              		.loc 1 133 9 view .LVU58
 133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(4..7) */
 262              		.loc 1 133 24 is_stmt 0 view .LVU59
 263 004c 0B49     		ldr	r1, .L20
 264 004e D1F80C28 		ldr	r2, [r1, #2060]
 265 0052 1340     		ands	r3, r3, r2
 266              	.LVL22:
 133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(4..7) */
 267              		.loc 1 133 24 view .LVU60
 268 0054 C1F80C38 		str	r3, [r1, #2060]
 135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 269              		.loc 1 135 9 is_stmt 1 view .LVU61
 135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 270              		.loc 1 135 24 is_stmt 0 view .LVU62
 271 0058 D1F80C28 		ldr	r2, [r1, #2060]
 272 005c 1043     		orrs	r0, r0, r2
 273              	.LVL23:
 135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 274              		.loc 1 135 24 view .LVU63
 275 005e C1F80C08 		str	r0, [r1, #2060]
 136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     case EXTISS2:
 276              		.loc 1 136 9 is_stmt 1 view .LVU64
 277 0062 7047     		bx	lr
 278              	.LVL24:
 279              	.L19:
 127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(0..3) */
 280              		.loc 1 127 9 view .LVU65
 127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(0..3) */
 281              		.loc 1 127 24 is_stmt 0 view .LVU66
 282 0064 0549     		ldr	r1, .L20
 283 0066 D1F80828 		ldr	r2, [r1, #2056]
 284 006a 1340     		ands	r3, r3, r2
 285              	.LVL25:
 127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         /* configure EXTI soure line(0..3) */
 286              		.loc 1 127 24 view .LVU67
 287 006c C1F80838 		str	r3, [r1, #2056]
 129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 288              		.loc 1 129 9 is_stmt 1 view .LVU68
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 9


 129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 289              		.loc 1 129 24 is_stmt 0 view .LVU69
 290 0070 D1F80828 		ldr	r2, [r1, #2056]
 291 0074 1043     		orrs	r0, r0, r2
 292              	.LVL26:
 129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         break;
 293              		.loc 1 129 24 view .LVU70
 294 0076 C1F80808 		str	r0, [r1, #2056]
 130:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     case EXTISS1:
 295              		.loc 1 130 9 is_stmt 1 view .LVU71
 296 007a 7047     		bx	lr
 297              	.L21:
 298              		.align	2
 299              	.L20:
 300 007c 00300140 		.word	1073819648
 301              		.cfi_endproc
 302              	.LFE120:
 304              		.section	.text.syscfg_enet_phy_interface_config,"ax",%progbits
 305              		.align	1
 306              		.p2align 2,,3
 307              		.global	syscfg_enet_phy_interface_config
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 312              	syscfg_enet_phy_interface_config:
 313              	.LVL27:
 314              	.LFB121:
 153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
 154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** /*!
 155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \brief    configure the PHY interface for the ethernet MAC
 156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[in]  syscfg_enet_phy_interface: specifies the media interface mode.
 157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_ENET_PHY_MII: MII mode is selected
 159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_ENET_PHY_RMII: RMII mode is selected
 160:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[out] none
 161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \retval     none
 162:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** */
 163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** void syscfg_enet_phy_interface_config(uint32_t syscfg_enet_phy_interface)
 164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** {
 315              		.loc 1 164 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319              		@ link register save eliminated.
 165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     uint32_t reg;
 320              		.loc 1 165 5 view .LVU73
 166:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
 167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     reg = SYSCFG_CFG1;
 321              		.loc 1 167 5 view .LVU74
 322              		.loc 1 167 9 is_stmt 0 view .LVU75
 323 0000 044A     		ldr	r2, .L23
 324 0002 D2F80438 		ldr	r3, [r2, #2052]
 325              	.LVL28:
 168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     /* reset the ENET_PHY_SEL bit and set according to syscfg_enet_phy_interface */
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CFG1_ENET_PHY_SEL;
 326              		.loc 1 169 5 is_stmt 1 view .LVU76
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     SYSCFG_CFG1 = (reg | syscfg_enet_phy_interface);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 10


 327              		.loc 1 170 5 view .LVU77
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     SYSCFG_CFG1 = (reg | syscfg_enet_phy_interface);
 328              		.loc 1 169 9 is_stmt 0 view .LVU78
 329 0006 23F40003 		bic	r3, r3, #8388608
 330              	.LVL29:
 331              		.loc 1 170 24 view .LVU79
 332 000a 0343     		orrs	r3, r3, r0
 333              	.LVL30:
 334              		.loc 1 170 17 view .LVU80
 335 000c C2F80438 		str	r3, [r2, #2052]
 171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** }
 336              		.loc 1 171 1 view .LVU81
 337 0010 7047     		bx	lr
 338              	.L24:
 339 0012 00BF     		.align	2
 340              	.L23:
 341 0014 00300140 		.word	1073819648
 342              		.cfi_endproc
 343              	.LFE121:
 345              		.section	.text.syscfg_compensation_config,"ax",%progbits
 346              		.align	1
 347              		.p2align 2,,3
 348              		.global	syscfg_compensation_config
 349              		.syntax unified
 350              		.thumb
 351              		.thumb_func
 353              	syscfg_compensation_config:
 354              	.LVL31:
 355              	.LFB122:
 172:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
 173:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** /*!
 174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \brief    configure the I/O compensation cell
 175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[in]  syscfg_compensation: specifies the I/O compensation cell mode
 176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****                 only one parameter can be selected which is shown as below:
 177:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_COMPENSATION_ENABLE: I/O compensation cell is enabled
 178:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****       \arg        SYSCFG_COMPENSATION_DISABLE: I/O compensation cell is disabled
 179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[out] none
 180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \retval     none
 181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** */
 182:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** void syscfg_compensation_config(uint32_t syscfg_compensation)
 183:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** {
 356              		.loc 1 183 1 is_stmt 1 view -0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              		@ link register save eliminated.
 184:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     uint32_t reg;
 361              		.loc 1 184 5 view .LVU83
 185:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
 186:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     reg = SYSCFG_CPSCTL;
 362              		.loc 1 186 5 view .LVU84
 363              		.loc 1 186 9 is_stmt 0 view .LVU85
 364 0000 044A     		ldr	r2, .L26
 365 0002 D2F82038 		ldr	r3, [r2, #2080]
 366              	.LVL32:
 187:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     /* reset the SYSCFG_CPSCTL_CPS_EN bit and set according to syscfg_compensation */
 188:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     reg &= ~SYSCFG_CPSCTL_CPS_EN;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 11


 367              		.loc 1 188 5 is_stmt 1 view .LVU86
 189:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     SYSCFG_CPSCTL = (reg | syscfg_compensation);
 368              		.loc 1 189 5 view .LVU87
 188:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     SYSCFG_CPSCTL = (reg | syscfg_compensation);
 369              		.loc 1 188 9 is_stmt 0 view .LVU88
 370 0006 23F00103 		bic	r3, r3, #1
 371              	.LVL33:
 372              		.loc 1 189 26 view .LVU89
 373 000a 0343     		orrs	r3, r3, r0
 374              	.LVL34:
 375              		.loc 1 189 19 view .LVU90
 376 000c C2F82038 		str	r3, [r2, #2080]
 190:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** }
 377              		.loc 1 190 1 view .LVU91
 378 0010 7047     		bx	lr
 379              	.L27:
 380 0012 00BF     		.align	2
 381              	.L26:
 382 0014 00300140 		.word	1073819648
 383              		.cfi_endproc
 384              	.LFE122:
 386              		.section	.text.syscfg_flag_get,"ax",%progbits
 387              		.align	1
 388              		.p2align 2,,3
 389              		.global	syscfg_flag_get
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	syscfg_flag_get:
 395              	.LFB123:
 191:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** 
 192:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** /*!
 193:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \brief    checks whether the I/O compensation cell ready flag is set or not
 194:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[in]  none
 195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \param[out] none
 196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     \retval     FlagStatus: SET or RESET
 197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****   */
 198:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** FlagStatus syscfg_flag_get(void)
 199:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** {
 396              		.loc 1 199 1 is_stmt 1 view -0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 0
 399              		@ frame_needed = 0, uses_anonymous_args = 0
 400              		@ link register save eliminated.
 200:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     if(((uint32_t)RESET) != (SYSCFG_CPSCTL & SYSCFG_CPSCTL_CPS_RDY)) {
 401              		.loc 1 200 5 view .LVU93
 402              		.loc 1 200 30 is_stmt 0 view .LVU94
 403 0000 024B     		ldr	r3, .L29
 404 0002 D3F82008 		ldr	r0, [r3, #2080]
 201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         return SET;
 202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     } else {
 203:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****         return RESET;
 204:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c ****     }
 205:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_syscfg.c **** }
 405              		.loc 1 205 1 view .LVU95
 406 0006 C0F30020 		ubfx	r0, r0, #8, #1
 407 000a 7047     		bx	lr
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 12


 408              	.L30:
 409              		.align	2
 410              	.L29:
 411 000c 00300140 		.word	1073819648
 412              		.cfi_endproc
 413              	.LFE123:
 415              		.text
 416              	.Letext0:
 417              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 418              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 419              		.file 4 "../../../support/device/gd32f4xx/inc/gd32f4xx.h"
 420              		.file 5 "../../../support/device/gd32f4xx/peripherals/inc/gd32f4xx_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_syscfg.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:18     .text.syscfg_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:25     .text.syscfg_deinit:0000000000000000 syscfg_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:58     .text.syscfg_bootmode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:65     .text.syscfg_bootmode_config:0000000000000000 syscfg_bootmode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:91     .text.syscfg_bootmode_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:96     .text.syscfg_fmc_swap_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:103    .text.syscfg_fmc_swap_config:0000000000000000 syscfg_fmc_swap_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:132    .text.syscfg_fmc_swap_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:137    .text.syscfg_exmc_swap_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:144    .text.syscfg_exmc_swap_config:0000000000000000 syscfg_exmc_swap_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:173    .text.syscfg_exmc_swap_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:178    .text.syscfg_exti_line_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:185    .text.syscfg_exti_line_config:0000000000000000 syscfg_exti_line_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:215    .text.syscfg_exti_line_config:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:219    .text.syscfg_exti_line_config:000000000000001c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:300    .text.syscfg_exti_line_config:000000000000007c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:305    .text.syscfg_enet_phy_interface_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:312    .text.syscfg_enet_phy_interface_config:0000000000000000 syscfg_enet_phy_interface_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:341    .text.syscfg_enet_phy_interface_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:346    .text.syscfg_compensation_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:353    .text.syscfg_compensation_config:0000000000000000 syscfg_compensation_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:382    .text.syscfg_compensation_config:0000000000000014 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:387    .text.syscfg_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:394    .text.syscfg_flag_get:0000000000000000 syscfg_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccsX1bpN.s:411    .text.syscfg_flag_get:000000000000000c $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
