# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab_5_1.srcs/sources_1/new/Seven_seg_driver.vhd"
vhdl xil_defaultlib  "../../../Lab_5_1.srcs/sources_1/new/Execute.vhd"
vhdl xil_defaultlib  "../../../Lab_5_1.srcs/sources_1/new/Divider.vhd"
vhdl xil_defaultlib  "../../../Lab_5_1.srcs/sources_1/new/Memory.vhd"
vhdl xil_defaultlib  "../../../Lab_5_1.srcs/sources_1/new/Top.vhd"

# Do not sort compile order
nosort
