
*** Running vivado
    with args -log Project_FPGA_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Project_FPGA_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Project_FPGA_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/ip 
Command: link_design -top Project_FPGA_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1018.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_microblaze_0_0/Project_FPGA_microblaze_0_0.xdc] for cell 'Project_FPGA_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_microblaze_0_0/Project_FPGA_microblaze_0_0.xdc] for cell 'Project_FPGA_i/microblaze_0/U0'
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_microblaze_0_axi_intc_0/Project_FPGA_microblaze_0_axi_intc_0.xdc] for cell 'Project_FPGA_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_microblaze_0_axi_intc_0/Project_FPGA_microblaze_0_axi_intc_0.xdc] for cell 'Project_FPGA_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_mdm_1_0/Project_FPGA_mdm_1_0.xdc] for cell 'Project_FPGA_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_mdm_1_0/Project_FPGA_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1393.941 ; gain = 375.723
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_mdm_1_0/Project_FPGA_mdm_1_0.xdc] for cell 'Project_FPGA_i/mdm_1/U0'
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_clk_wiz_1_0/Project_FPGA_clk_wiz_1_0_board.xdc] for cell 'Project_FPGA_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_clk_wiz_1_0/Project_FPGA_clk_wiz_1_0_board.xdc] for cell 'Project_FPGA_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_clk_wiz_1_0/Project_FPGA_clk_wiz_1_0.xdc] for cell 'Project_FPGA_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_clk_wiz_1_0/Project_FPGA_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_clk_wiz_1_0/Project_FPGA_clk_wiz_1_0.xdc] for cell 'Project_FPGA_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_rst_clk_wiz_1_100M_0/Project_FPGA_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Project_FPGA_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_rst_clk_wiz_1_100M_0/Project_FPGA_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Project_FPGA_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_rst_clk_wiz_1_100M_0/Project_FPGA_rst_clk_wiz_1_100M_0.xdc] for cell 'Project_FPGA_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_rst_clk_wiz_1_100M_0/Project_FPGA_rst_clk_wiz_1_100M_0.xdc] for cell 'Project_FPGA_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_0_0/Project_FPGA_axi_gpio_0_0_board.xdc] for cell 'Project_FPGA_i/sw_bp/U0'
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_0_0/Project_FPGA_axi_gpio_0_0_board.xdc] for cell 'Project_FPGA_i/sw_bp/U0'
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_0_0/Project_FPGA_axi_gpio_0_0.xdc] for cell 'Project_FPGA_i/sw_bp/U0'
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_0_0/Project_FPGA_axi_gpio_0_0.xdc] for cell 'Project_FPGA_i/sw_bp/U0'
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_1_0/Project_FPGA_axi_gpio_1_0_board.xdc] for cell 'Project_FPGA_i/led/U0'
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_1_0/Project_FPGA_axi_gpio_1_0_board.xdc] for cell 'Project_FPGA_i/led/U0'
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_1_0/Project_FPGA_axi_gpio_1_0.xdc] for cell 'Project_FPGA_i/led/U0'
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_1_0/Project_FPGA_axi_gpio_1_0.xdc] for cell 'Project_FPGA_i/led/U0'
Parsing XDC File [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/constrs_1/imports/Project_FPGA/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/constrs_1/imports/Project_FPGA/Nexys4DDR_Master.xdc]
Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_microblaze_0_axi_intc_0/Project_FPGA_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Project_FPGA_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_microblaze_0_axi_intc_0/Project_FPGA_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Project_FPGA_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Project_FPGA_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/ip/Project_FPGA_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1393.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

13 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1393.941 ; gain = 375.723
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1393.941 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 17d7b2368

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.456 . Memory (MB): peak = 1413.016 ; gain = 19.074

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24f1427b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.527 . Memory (MB): peak = 1615.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 13 cells and removed 70 cells
INFO: [Opt 31-1021] In phase Retarget, 22 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 24dcad252

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.589 . Memory (MB): peak = 1615.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 22 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19f4576c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.836 . Memory (MB): peak = 1615.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 26c32a133

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.957 . Memory (MB): peak = 1615.090 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 26c32a133

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.976 . Memory (MB): peak = 1615.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24c46c99f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1615.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              13  |              70  |                                             22  |
|  Constant propagation         |               5  |              22  |                                              1  |
|  Sweep                        |              16  |              14  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1615.090 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a83abdaa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1615.090 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1a83abdaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1720.762 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a83abdaa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1720.762 ; gain = 105.672

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a83abdaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.762 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1720.762 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a83abdaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1720.762 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.762 ; gain = 326.820
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1720.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Project_FPGA_wrapper_drc_opted.rpt -pb Project_FPGA_wrapper_drc_opted.pb -rpx Project_FPGA_wrapper_drc_opted.rpx
Command: report_drc -file Project_FPGA_wrapper_drc_opted.rpt -pb Project_FPGA_wrapper_drc_opted.pb -rpx Project_FPGA_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1720.762 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bb286bee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1720.762 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17ef887a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.575 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 246acbb77

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 246acbb77

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1720.762 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 246acbb77

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 195d91c50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b2cdbd84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 269 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 119 nets or cells. Created 0 new cell, deleted 119 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1720.762 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            119  |                   119  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            119  |                   119  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: a5dfe873

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1720.762 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 122404900

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.762 ; gain = 0.000
Phase 2 Global Placement | Checksum: 122404900

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d91e02f7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bf555c62

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 213954db0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19575233e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10ce865bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: cfaa4032

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15a6ded24

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1720.762 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15a6ded24

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a53c152b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.525 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 238cc7f56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.346 . Memory (MB): peak = 1720.762 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2120ff3f7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1720.762 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a53c152b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.762 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.525. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.762 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1914bbb9e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1914bbb9e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1914bbb9e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.762 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1914bbb9e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.762 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1720.762 ; gain = 0.000

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.762 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f15ba5d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.762 ; gain = 0.000
Ending Placer Task | Checksum: 850d8c74

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.762 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1720.762 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.579 . Memory (MB): peak = 1720.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Project_FPGA_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1720.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Project_FPGA_wrapper_utilization_placed.rpt -pb Project_FPGA_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Project_FPGA_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1720.762 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.855 . Memory (MB): peak = 1720.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5981e791 ConstDB: 0 ShapeSum: 2b8ba4e3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10223bb24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1756.477 ; gain = 35.715
Post Restoration Checksum: NetGraph: f91df93b NumContArr: 905c1e9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10223bb24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1756.496 ; gain = 35.734

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10223bb24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1762.484 ; gain = 41.723

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10223bb24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1762.484 ; gain = 41.723
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14e371fa9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1771.410 ; gain = 50.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.658  | TNS=0.000  | WHS=-0.264 | THS=-132.004|

Phase 2 Router Initialization | Checksum: 17ea3cc6d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1772.695 ; gain = 51.934

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00677669 %
  Global Horizontal Routing Utilization  = 0.00338365 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3940
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3889
  Number of Partially Routed Nets     = 51
  Number of Node Overlaps             = 3


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17ea3cc6d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1776.438 ; gain = 55.676
Phase 3 Initial Routing | Checksum: 175c26857

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1778.117 ; gain = 57.355

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 362
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.400  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 7330a5f8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.117 ; gain = 57.355
Phase 4 Rip-up And Reroute | Checksum: 7330a5f8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.117 ; gain = 57.355

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f2502557

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.117 ; gain = 57.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.400  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: f2502557

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.117 ; gain = 57.355

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f2502557

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.117 ; gain = 57.355
Phase 5 Delay and Skew Optimization | Checksum: f2502557

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1778.117 ; gain = 57.355

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 38e1809c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.117 ; gain = 57.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.400  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 7db51d40

Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.117 ; gain = 57.355
Phase 6 Post Hold Fix | Checksum: 7db51d40

Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.117 ; gain = 57.355

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.29634 %
  Global Horizontal Routing Utilization  = 1.75299 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e1b217d3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.117 ; gain = 57.355

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e1b217d3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.117 ; gain = 57.355

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15a6e3e92

Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.117 ; gain = 57.355

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.400  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15a6e3e92

Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.117 ; gain = 57.355
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.117 ; gain = 57.355

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1778.117 ; gain = 57.355
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.860 . Memory (MB): peak = 1795.891 ; gain = 17.773
INFO: [Common 17-1381] The checkpoint 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Project_FPGA_wrapper_drc_routed.rpt -pb Project_FPGA_wrapper_drc_routed.pb -rpx Project_FPGA_wrapper_drc_routed.rpx
Command: report_drc -file Project_FPGA_wrapper_drc_routed.rpt -pb Project_FPGA_wrapper_drc_routed.pb -rpx Project_FPGA_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Project_FPGA_wrapper_methodology_drc_routed.rpt -pb Project_FPGA_wrapper_methodology_drc_routed.pb -rpx Project_FPGA_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Project_FPGA_wrapper_methodology_drc_routed.rpt -pb Project_FPGA_wrapper_methodology_drc_routed.pb -rpx Project_FPGA_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/Project_FPGA_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Project_FPGA_wrapper_power_routed.rpt -pb Project_FPGA_wrapper_power_summary_routed.pb -rpx Project_FPGA_wrapper_power_routed.rpx
Command: report_power -file Project_FPGA_wrapper_power_routed.rpt -pb Project_FPGA_wrapper_power_summary_routed.pb -rpx Project_FPGA_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
113 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Project_FPGA_wrapper_route_status.rpt -pb Project_FPGA_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Project_FPGA_wrapper_timing_summary_routed.rpt -pb Project_FPGA_wrapper_timing_summary_routed.pb -rpx Project_FPGA_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Project_FPGA_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Project_FPGA_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Project_FPGA_wrapper_bus_skew_routed.rpt -pb Project_FPGA_wrapper_bus_skew_routed.pb -rpx Project_FPGA_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Project_FPGA_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[15]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[18]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[1]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[21]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[23]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[28]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[29]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[2]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[30]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[31]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[33]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[34]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[35]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[36]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[37]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[38]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[39]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[3]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[40]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[41]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[42]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[44]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[45]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[46]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[47]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[48]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[49]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[50]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[5]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[6]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[7]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1/O, cell Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 51 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Project_FPGA_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/marcs/OneDrive/Bureau/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 18 18:22:35 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2272.148 ; gain = 459.613
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 18:22:36 2023...
