ENTITY gal2 IS
    PORT (
	selector : inout std_logic_vector (2 downto 0) ; 
	display : inout std_logic_vector (6 downto 0) ; 
	e0 : in std_logic_vector (3 downto 0) ; 
	e1 : in std_logic_vector (2 downto 0) ; 
	clk : in std_logic  ; 
	clr : in std_logic 
    ) ;
END gal2 ;
