--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MECHANICAL_CLOCK.twx MECHANICAL_CLOCK.ncd -o
MECHANICAL_CLOCK.twr MECHANICAL_CLOCK.pcf -ucf MECHANICAL_CLOCK.ucf

Design file:              MECHANICAL_CLOCK.ncd
Physical constraint file: MECHANICAL_CLOCK.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
-------------------+------------+------------+------------+------------+------------------+--------+
                   |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source             | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------------+------------+------------+------------+------------+------------------+--------+
MODE_BUTTON        |    2.552(R)|      SLOW  |    0.500(R)|      SLOW  |CLK_BUFGP         |   0.000|
RESET_BUTTON       |    3.366(R)|      SLOW  |   -0.961(R)|      FAST  |CLK_BUFGP         |   0.000|
RESET_SECOND_BUTTON|    2.928(R)|      SLOW  |   -0.787(R)|      FAST  |CLK_BUFGP         |   0.000|
RX                 |    3.545(R)|      SLOW  |   -1.205(R)|      FAST  |CLK_BUFGP         |   0.000|
SEND_BUTTON        |    2.205(R)|      SLOW  |   -0.765(R)|      FAST  |CLK_BUFGP         |   0.000|
-------------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
INDEX_RX<0>   |         8.216(R)|      SLOW  |         4.319(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<1>   |         8.265(R)|      SLOW  |         4.385(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<2>   |         8.401(R)|      SLOW  |         4.473(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<3>   |         8.186(R)|      SLOW  |         4.258(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<4>   |         8.287(R)|      SLOW  |         4.423(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<0>   |         8.607(R)|      SLOW  |         4.630(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<1>   |         7.965(R)|      SLOW  |         4.162(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<2>   |         8.035(R)|      SLOW  |         4.210(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<3>   |         7.889(R)|      SLOW  |         4.126(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<4>   |         8.037(R)|      SLOW  |         4.262(R)|      FAST  |CLK_BUFGP         |   0.000|
MODE_LED      |         8.830(R)|      SLOW  |         4.769(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<0>|         8.048(R)|      SLOW  |         4.200(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<1>|         8.075(R)|      SLOW  |         4.175(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<2>|         7.922(R)|      SLOW  |         4.071(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<3>|         7.949(R)|      SLOW  |         4.080(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<4>|         7.846(R)|      SLOW  |         4.038(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<5>|         7.746(R)|      SLOW  |         3.927(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<6>|         7.752(R)|      SLOW  |         3.946(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<7>|         7.837(R)|      SLOW  |         4.016(R)|      FAST  |CLK_BUFGP         |   0.000|
RX_EN         |         7.648(R)|      SLOW  |         3.972(R)|      FAST  |CLK_BUFGP         |   0.000|
TX            |         9.195(R)|      SLOW  |         4.952(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_ACTIVE     |         8.977(R)|      SLOW  |         4.818(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_DONE       |         8.273(R)|      SLOW  |         4.443(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.759|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
INPUT_DATA<0>  |OUTPUT_DATA<0> |    9.543|
INPUT_DATA<0>  |OUTPUT_DATA<1> |    9.568|
INPUT_DATA<0>  |OUTPUT_DATA<2> |    9.176|
INPUT_DATA<0>  |OUTPUT_DATA<3> |    9.180|
INPUT_DATA<0>  |OUTPUT_DATA<4> |    8.837|
INPUT_DATA<0>  |OUTPUT_DATA<5> |    8.689|
INPUT_DATA<0>  |OUTPUT_DATA<6> |    8.548|
INPUT_DATA<0>  |OUTPUT_DATA<7> |    8.808|
INPUT_DATA<1>  |OUTPUT_DATA<0> |    9.038|
INPUT_DATA<1>  |OUTPUT_DATA<1> |    9.063|
INPUT_DATA<1>  |OUTPUT_DATA<2> |    8.758|
INPUT_DATA<1>  |OUTPUT_DATA<3> |    8.762|
INPUT_DATA<1>  |OUTPUT_DATA<4> |    8.798|
INPUT_DATA<1>  |OUTPUT_DATA<5> |    8.650|
INPUT_DATA<1>  |OUTPUT_DATA<6> |    8.448|
INPUT_DATA<1>  |OUTPUT_DATA<7> |    8.536|
INPUT_DATA<2>  |OUTPUT_DATA<0> |    8.991|
INPUT_DATA<2>  |OUTPUT_DATA<1> |    9.016|
INPUT_DATA<2>  |OUTPUT_DATA<2> |    8.889|
INPUT_DATA<2>  |OUTPUT_DATA<3> |    8.893|
INPUT_DATA<2>  |OUTPUT_DATA<4> |    8.755|
INPUT_DATA<2>  |OUTPUT_DATA<5> |    8.607|
INPUT_DATA<2>  |OUTPUT_DATA<6> |    8.740|
INPUT_DATA<2>  |OUTPUT_DATA<7> |    8.411|
INPUT_DATA<3>  |OUTPUT_DATA<0> |    9.123|
INPUT_DATA<3>  |OUTPUT_DATA<1> |    9.148|
INPUT_DATA<3>  |OUTPUT_DATA<2> |    8.750|
INPUT_DATA<3>  |OUTPUT_DATA<3> |    8.754|
INPUT_DATA<3>  |OUTPUT_DATA<4> |    8.681|
INPUT_DATA<3>  |OUTPUT_DATA<5> |    8.533|
INPUT_DATA<3>  |OUTPUT_DATA<6> |    8.686|
INPUT_DATA<3>  |OUTPUT_DATA<7> |    8.458|
INPUT_DATA<4>  |OUTPUT_DATA<0> |    8.701|
INPUT_DATA<4>  |OUTPUT_DATA<1> |    8.726|
INPUT_DATA<4>  |OUTPUT_DATA<2> |    8.304|
INPUT_DATA<4>  |OUTPUT_DATA<3> |    8.308|
INPUT_DATA<4>  |OUTPUT_DATA<4> |    8.461|
INPUT_DATA<4>  |OUTPUT_DATA<5> |    8.313|
INPUT_DATA<4>  |OUTPUT_DATA<6> |    8.101|
INPUT_DATA<4>  |OUTPUT_DATA<7> |    7.995|
RX             |RX_LED         |    8.856|
---------------+---------------+---------+


Analysis completed Sat May 21 01:10:40 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



