
---------- Begin Simulation Statistics ----------
final_tick                                 3741830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147427                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726120                       # Number of bytes of host memory used
host_op_rate                                   288922                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    79.73                       # Real time elapsed on the host
host_tick_rate                               46932507                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753980                       # Number of instructions simulated
sim_ops                                      23035148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003742                       # Number of seconds simulated
sim_ticks                                  3741830000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12235128                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9768548                       # number of cc regfile writes
system.cpu.committedInsts                    11753980                       # Number of Instructions Simulated
system.cpu.committedOps                      23035148                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.636692                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.636692                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463795                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4332661                       # number of floating regfile writes
system.cpu.idleCycles                          130984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               122401                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2437806                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.396875                       # Inst execution rate
system.cpu.iew.exec_refs                      4910702                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     535046                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  516752                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4690046                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             11319                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               717380                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27258802                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4375656                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            279566                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25421061                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    693                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                101998                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 117146                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                103130                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            328                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41886                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80515                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33930746                       # num instructions consuming a value
system.cpu.iew.wb_count                      25256810                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627082                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21277367                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.374927                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25303977                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31877128                       # number of integer regfile reads
system.cpu.int_regfile_writes                19232758                       # number of integer regfile writes
system.cpu.ipc                               1.570619                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.570619                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166335      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17456933     67.92%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18970      0.07%     68.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630589      2.45%     71.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              198422      0.77%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               324147      1.26%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11149      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55479      0.22%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1233      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98704      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49221      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2552987      9.93%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              370943      1.44%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1867232      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178957      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25700627                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4639783                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9164392                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4510901                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5038348                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      230676                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008976                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   98062     42.51%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    282      0.12%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     66      0.03%     42.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    82      0.04%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     42.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  14831      6.43%     49.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1356      0.59%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            112450     48.75%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3547      1.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21125185                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           49832062                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20745909                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26444391                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27256527                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25700627                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2275                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4223648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             11847                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2076                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6310296                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7352677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.495411                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.385832                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1481724     20.15%     20.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              364589      4.96%     25.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              486401      6.62%     31.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1110101     15.10%     46.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1245405     16.94%     63.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1016005     13.82%     77.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              901699     12.26%     89.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              412930      5.62%     95.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              333823      4.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7352677                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.434232                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282655                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           236838                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4690046                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              717380                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9787490                       # number of misc regfile reads
system.cpu.numCycles                          7483661                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          106                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        94820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3205                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       191687                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3208                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2963                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2457                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1222                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3707                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3707                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2963                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        17019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        17019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  17019                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       584128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       584128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  584128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6670                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6670    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6670                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21718500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35349000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             90172                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77766                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          847                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6695                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1872                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        88301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4588                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       283964                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                288552                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       173824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10899456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11073280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6686                       # Total snoops (count)
system.tol2bus.snoopTraffic                    157440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103552                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032042                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.176277                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 100237     96.80%     96.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3312      3.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103552                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          171998500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         142494499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2806999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   51                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                90143                       # number of demand (read+write) hits
system.l2.demand_hits::total                    90194                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  51                       # number of overall hits
system.l2.overall_hits::.cpu.data               90143                       # number of overall hits
system.l2.overall_hits::total                   90194                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4853                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6672                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1819                       # number of overall misses
system.l2.overall_misses::.cpu.data              4853                       # number of overall misses
system.l2.overall_misses::total                  6672                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    145696500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    381885000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        527581500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    145696500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    381885000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       527581500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            94996                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                96866                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           94996                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               96866                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.972727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.051086                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068879                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.972727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.051086                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068879                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80097.031336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78690.500721                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79073.965827                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80097.031336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78690.500721                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79073.965827                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2458                       # number of writebacks
system.l2.writebacks::total                      2458                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6671                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6671                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127516500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    333305500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    460822000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127516500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    333305500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    460822000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.972727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.051076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.972727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.051076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.068868                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70102.528862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68694.455894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69078.399041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70102.528862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68694.455894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69078.399041                       # average overall mshr miss latency
system.l2.replacements                           6684                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        75308                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            75308                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        75308                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        75308                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          847                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              847                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          847                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          847                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          202                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           202                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2988                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2988                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3707                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3707                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    286427500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     286427500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          6695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.553697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.553697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77266.657675                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77266.657675                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    249357500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    249357500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.553697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.553697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67266.657675                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67266.657675                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1819                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    145696500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    145696500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.972727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80097.031336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80097.031336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127516500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127516500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.972727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70102.528862                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70102.528862                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         87155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             87155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     95457500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     95457500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        88301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         88301                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83296.247818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83296.247818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     83948000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     83948000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73317.030568                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73317.030568                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1998.321715                       # Cycle average of tags in use
system.l2.tags.total_refs                      191377                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.916743                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     549.906886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       226.191242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1222.223587                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.268509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.110445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.596789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975743                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1831                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1541380                       # Number of tag accesses
system.l2.tags.data_accesses                  1541380                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004350514500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          143                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          143                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16359                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2286                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2457                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6670                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2457                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.18                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6670                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2457                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.433566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.012705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    263.205231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           142     99.30%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           143                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.965035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.915468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.334338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               87     60.84%     60.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.80%     63.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               32     22.38%     86.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      8.39%     94.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      4.20%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           143                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  426880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               157248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    114.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3741746500                       # Total gap between requests
system.mem_ctrls.avgGap                     409964.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       116352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       309376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       155264                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 31094945.521309092641                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 82680399.697474241257                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41494135.222604982555                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1818                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4852                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2457                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     52725750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    134078750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  65108091750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29002.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27633.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26499019.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       116352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       310528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        426880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       116352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       116352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       157248                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       157248                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1818                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4852                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6670                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2457                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2457                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     31094946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     82988270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        114083216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     31094946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     31094946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     42024357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        42024357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     42024357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     31094946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     82988270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       156107573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6652                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2426                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          575                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          409                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          139                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          211                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                62079500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              33260000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          186804500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9332.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28082.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5424                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2080                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.74                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1560                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   370.133333                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   231.117892                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   336.456458                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          429     27.50%     27.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          336     21.54%     49.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          183     11.73%     60.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          145      9.29%     70.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          111      7.12%     77.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           61      3.91%     81.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           50      3.21%     84.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           35      2.24%     86.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          210     13.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1560                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                425728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             155264                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              113.775345                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.494135                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5062260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2667885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21184380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5668920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 295027200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    455149560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1053578880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1838339085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   491.294122                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2734495250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    124800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    882534750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6176100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3252315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26310900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6994800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 295027200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    374229510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1121722080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1833712905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   490.057781                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2912611250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    124800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    704418750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 117146                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1048364                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  660258                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1253                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4397469                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1128187                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28288611                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2146                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 404086                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 212810                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 333890                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27335                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37074546                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68978181                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36616085                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6946744                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398886                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6675654                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      13                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  16                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2417576                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       751175                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751175                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       751175                       # number of overall hits
system.cpu.icache.overall_hits::total          751175                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2809                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2809                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2809                       # number of overall misses
system.cpu.icache.overall_misses::total          2809                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203781500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203781500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203781500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203781500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       753984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       753984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       753984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       753984                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003726                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003726                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003726                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003726                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72545.923816                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72545.923816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72545.923816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72545.923816                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1024                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          847                       # number of writebacks
system.cpu.icache.writebacks::total               847                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          937                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          937                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          937                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          937                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1872                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1872                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1872                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1872                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149068000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149068000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149068000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149068000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002483                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002483                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002483                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002483                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79630.341880                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79630.341880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79630.341880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79630.341880                       # average overall mshr miss latency
system.cpu.icache.replacements                    847                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       751175                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751175                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2809                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2809                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203781500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203781500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       753984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       753984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72545.923816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72545.923816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          937                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          937                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1872                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149068000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149068000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002483                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002483                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79630.341880                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79630.341880                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1008.449504                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              753046                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1871                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.483164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1008.449504                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          952                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6033743                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6033743                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82999                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  604961                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  628                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 328                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 262792                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  356                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    554                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4468000                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      535717                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           343                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           275                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      754802                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           979                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   752264                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1732139                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4222311                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                528817                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 117146                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2386996                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2849                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28897640                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 12023                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         31690418                       # The number of ROB reads
system.cpu.rob.writes                        55006653                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3995813                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3995813                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3998019                       # number of overall hits
system.cpu.dcache.overall_hits::total         3998019                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       840889                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         840889                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       841469                       # number of overall misses
system.cpu.dcache.overall_misses::total        841469                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7865998499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7865998499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7865998499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7865998499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4836702                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4836702                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4839488                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4839488                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.173856                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.173856                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.173876                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.173876                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  9354.383871                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9354.383871                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  9347.936168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9347.936168                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13312                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               827                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.096735                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        75308                       # number of writebacks
system.cpu.dcache.writebacks::total             75308                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       746305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       746305                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       746305                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       746305                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        94584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        94584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        94996                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        94996                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1462492999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1462492999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1473194499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1473194499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019555                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019555                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019629                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15462.372061                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15462.372061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15507.963483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15507.963483                       # average overall mshr miss latency
system.cpu.dcache.replacements                  93972                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3547258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3547258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       834188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        834188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7530825000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7530825000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4381446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4381446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.190391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.190391                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9027.731159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9027.731159                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       746298                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       746298                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        87890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        87890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1134263500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1134263500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12905.489817                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12905.489817                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       448555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         448555                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6701                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6701                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    335173499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    335173499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455256                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014719                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014719                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50018.429936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50018.429936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6694                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6694                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    328229499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    328229499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014704                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014704                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49033.387959                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49033.387959                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2206                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2206                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          580                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          580                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2786                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2786                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.208184                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.208184                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          412                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          412                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10701500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10701500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.147882                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.147882                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25974.514563                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25974.514563                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           985.512572                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4093015                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             94996                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.086183                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   985.512572                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962415                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962415                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          667                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38810900                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38810900                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3741830000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3078786                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2915578                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117419                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2533817                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2529811                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.841899                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   37193                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11966                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8676                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3290                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          468                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4172703                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115407                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      6764708                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.405195                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.513328                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2407602     35.59%     35.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          900438     13.31%     48.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          440876      6.52%     55.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          282862      4.18%     59.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          265432      3.92%     63.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68966      1.02%     64.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           54473      0.81%     65.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           81496      1.20%     66.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2262563     33.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      6764708                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753980                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035148                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539673                       # Number of memory references committed
system.cpu.commit.loads                       4085085                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257301                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468251                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318910     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245183      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286837      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035148                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2262563                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753980                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035148                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles             842277                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15885899                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3078786                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2575680                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6384248                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  239784                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  775                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5431                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    753986                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 20928                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7352677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.119755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.405755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1859675     25.29%     25.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    65344      0.89%     26.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1831885     24.91%     51.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   135983      1.85%     52.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   154685      2.10%     55.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   114006      1.55%     56.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   178063      2.42%     59.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   207270      2.82%     61.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2805766     38.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7352677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.411401                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.122744                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
