ARM GAS  /tmp/ccssLHSp.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.Error_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	Error_Handler
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	Error_Handler:
  26              	.LFB70:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "i2c.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** #include <stdio.h>	// use sprintf
  30:Core/Src/main.c **** #include <string.h> // use strlen
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** #include "hc-sr04.h"
ARM GAS  /tmp/ccssLHSp.s 			page 2


  33:Core/Src/main.c **** /* USER CODE END Includes */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* USER CODE END PTD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE BEGIN PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /**
  68:Core/Src/main.c ****  * @brief  The application entry point.
  69:Core/Src/main.c ****  * @retval int
  70:Core/Src/main.c ****  */
  71:Core/Src/main.c **** int main(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** 	/* USER CODE BEGIN 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** 	/* USER CODE END 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** 	/* MCU Configuration--------------------------------------------------------*/
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** 	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  81:Core/Src/main.c **** 	HAL_Init();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** 	/* USER CODE BEGIN Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** 	/* USER CODE END Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** 	/* Configure the system clock */
  88:Core/Src/main.c **** 	SystemClock_Config();
  89:Core/Src/main.c **** 
ARM GAS  /tmp/ccssLHSp.s 			page 3


  90:Core/Src/main.c **** 	/* USER CODE BEGIN SysInit */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** 	/* USER CODE END SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** 	/* Initialize all configured peripherals */
  95:Core/Src/main.c **** 	MX_GPIO_Init();
  96:Core/Src/main.c **** 	MX_USART3_UART_Init();
  97:Core/Src/main.c **** 	MX_ADC1_Init();
  98:Core/Src/main.c **** 	MX_I2C1_Init();
  99:Core/Src/main.c **** 	MX_TIM2_Init();
 100:Core/Src/main.c **** 	MX_USART1_UART_Init();
 101:Core/Src/main.c **** 	MX_TIM3_Init();
 102:Core/Src/main.c **** 	/* USER CODE BEGIN 2 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** 	/* USER CODE END 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** 	/* Infinite loop */
 107:Core/Src/main.c **** 	/* USER CODE BEGIN WHILE */
 108:Core/Src/main.c **** 	while (1)
 109:Core/Src/main.c **** 	{
 110:Core/Src/main.c **** 		char str[100];
 111:Core/Src/main.c **** 		int distance = get_distance();
 112:Core/Src/main.c **** 		sprintf(str, "Distance: %d cm\r\n", distance);
 113:Core/Src/main.c **** 		HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** 		HAL_Delay(100);
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** 		/* USER CODE END WHILE */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** 		/* USER CODE BEGIN 3 */
 120:Core/Src/main.c **** 	}
 121:Core/Src/main.c **** 	/* USER CODE END 3 */
 122:Core/Src/main.c **** }
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /**
 125:Core/Src/main.c ****  * @brief System Clock Configuration
 126:Core/Src/main.c ****  * @retval None
 127:Core/Src/main.c ****  */
 128:Core/Src/main.c **** void SystemClock_Config(void)
 129:Core/Src/main.c **** {
 130:Core/Src/main.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 131:Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 132:Core/Src/main.c **** 	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** 	/** Initializes the RCC Oscillators according to the specified parameters
 135:Core/Src/main.c **** 	 * in the RCC_OscInitTypeDef structure.
 136:Core/Src/main.c **** 	 */
 137:Core/Src/main.c **** 	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 138:Core/Src/main.c **** 	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 139:Core/Src/main.c **** 	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 140:Core/Src/main.c **** 	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 141:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 142:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 143:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 144:Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 145:Core/Src/main.c **** 	{
 146:Core/Src/main.c **** 		Error_Handler();
ARM GAS  /tmp/ccssLHSp.s 			page 4


 147:Core/Src/main.c **** 	}
 148:Core/Src/main.c **** 
 149:Core/Src/main.c **** 	/** Initializes the CPU, AHB and APB buses clocks
 150:Core/Src/main.c **** 	 */
 151:Core/Src/main.c **** 	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RC
 152:Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 153:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 154:Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 155:Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** 	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 158:Core/Src/main.c **** 	{
 159:Core/Src/main.c **** 		Error_Handler();
 160:Core/Src/main.c **** 	}
 161:Core/Src/main.c **** 	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 162:Core/Src/main.c **** 	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 163:Core/Src/main.c **** 	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 164:Core/Src/main.c **** 	{
 165:Core/Src/main.c **** 		Error_Handler();
 166:Core/Src/main.c **** 	}
 167:Core/Src/main.c **** }
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /* USER CODE END 4 */
 172:Core/Src/main.c **** 
 173:Core/Src/main.c **** /**
 174:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 175:Core/Src/main.c ****  * @retval None
 176:Core/Src/main.c ****  */
 177:Core/Src/main.c **** void Error_Handler(void)
 178:Core/Src/main.c **** {
  27              		.loc 1 178 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 179:Core/Src/main.c **** 	/* USER CODE BEGIN Error_Handler_Debug */
 180:Core/Src/main.c **** 	/* User can add his own implementation to report the HAL error return state */
 181:Core/Src/main.c **** 	__disable_irq();
  33              		.loc 1 181 2 view .LVU1
  34              	.LBB4:
  35              	.LBI4:
  36              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  /tmp/ccssLHSp.s 			page 5


  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccssLHSp.s 			page 6


  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  /tmp/ccssLHSp.s 			page 7


 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  37              		.loc 2 140 27 view .LVU2
  38              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  39              		.loc 2 142 3 view .LVU3
  40              		.syntax unified
  41              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 72B6     		cpsid i
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.L2:
  47              	.LBE5:
  48              	.LBE4:
 182:Core/Src/main.c **** 	while (1)
  49              		.loc 1 182 2 discriminator 1 view .LVU4
 183:Core/Src/main.c **** 	{
 184:Core/Src/main.c **** 	}
  50              		.loc 1 184 2 discriminator 1 view .LVU5
 182:Core/Src/main.c **** 	while (1)
  51              		.loc 1 182 8 discriminator 1 view .LVU6
  52 0002 FEE7     		b	.L2
  53              		.cfi_endproc
  54              	.LFE70:
  56              		.section	.text.SystemClock_Config,"ax",%progbits
  57              		.align	1
  58              		.global	SystemClock_Config
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	SystemClock_Config:
  64              	.LFB69:
 129:Core/Src/main.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  65              		.loc 1 129 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 80
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69 0000 00B5     		push	{lr}
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 4
  72              		.cfi_offset 14, -4
  73 0002 95B0     		sub	sp, sp, #84
  74              	.LCFI1:
ARM GAS  /tmp/ccssLHSp.s 			page 8


  75              		.cfi_def_cfa_offset 88
 130:Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  76              		.loc 1 130 2 view .LVU8
 130:Core/Src/main.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  77              		.loc 1 130 21 is_stmt 0 view .LVU9
  78 0004 2822     		movs	r2, #40
  79 0006 0021     		movs	r1, #0
  80 0008 0DEB0200 		add	r0, sp, r2
  81 000c FFF7FEFF 		bl	memset
  82              	.LVL0:
 131:Core/Src/main.c **** 	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  83              		.loc 1 131 2 is_stmt 1 view .LVU10
 131:Core/Src/main.c **** 	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  84              		.loc 1 131 21 is_stmt 0 view .LVU11
  85 0010 0023     		movs	r3, #0
  86 0012 0593     		str	r3, [sp, #20]
  87 0014 0693     		str	r3, [sp, #24]
  88 0016 0793     		str	r3, [sp, #28]
  89 0018 0893     		str	r3, [sp, #32]
  90 001a 0993     		str	r3, [sp, #36]
 132:Core/Src/main.c **** 
  91              		.loc 1 132 2 is_stmt 1 view .LVU12
 132:Core/Src/main.c **** 
  92              		.loc 1 132 27 is_stmt 0 view .LVU13
  93 001c 0193     		str	r3, [sp, #4]
  94 001e 0293     		str	r3, [sp, #8]
  95 0020 0393     		str	r3, [sp, #12]
  96 0022 0493     		str	r3, [sp, #16]
 137:Core/Src/main.c **** 	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  97              		.loc 1 137 2 is_stmt 1 view .LVU14
 137:Core/Src/main.c **** 	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  98              		.loc 1 137 35 is_stmt 0 view .LVU15
  99 0024 0122     		movs	r2, #1
 100 0026 0A92     		str	r2, [sp, #40]
 138:Core/Src/main.c **** 	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 101              		.loc 1 138 2 is_stmt 1 view .LVU16
 138:Core/Src/main.c **** 	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 102              		.loc 1 138 29 is_stmt 0 view .LVU17
 103 0028 4FF48033 		mov	r3, #65536
 104 002c 0B93     		str	r3, [sp, #44]
 139:Core/Src/main.c **** 	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 105              		.loc 1 139 2 is_stmt 1 view .LVU18
 140:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 106              		.loc 1 140 2 view .LVU19
 140:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 107              		.loc 1 140 29 is_stmt 0 view .LVU20
 108 002e 0E92     		str	r2, [sp, #56]
 141:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 109              		.loc 1 141 2 is_stmt 1 view .LVU21
 141:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 110              		.loc 1 141 33 is_stmt 0 view .LVU22
 111 0030 0222     		movs	r2, #2
 112 0032 1192     		str	r2, [sp, #68]
 142:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 113              		.loc 1 142 2 is_stmt 1 view .LVU23
 142:Core/Src/main.c **** 	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 114              		.loc 1 142 34 is_stmt 0 view .LVU24
ARM GAS  /tmp/ccssLHSp.s 			page 9


 115 0034 1293     		str	r3, [sp, #72]
 143:Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 116              		.loc 1 143 2 is_stmt 1 view .LVU25
 143:Core/Src/main.c **** 	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 117              		.loc 1 143 31 is_stmt 0 view .LVU26
 118 0036 4FF4E013 		mov	r3, #1835008
 119 003a 1393     		str	r3, [sp, #76]
 144:Core/Src/main.c **** 	{
 120              		.loc 1 144 2 is_stmt 1 view .LVU27
 144:Core/Src/main.c **** 	{
 121              		.loc 1 144 6 is_stmt 0 view .LVU28
 122 003c 0AA8     		add	r0, sp, #40
 123 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 124              	.LVL1:
 144:Core/Src/main.c **** 	{
 125              		.loc 1 144 5 view .LVU29
 126 0042 C8B9     		cbnz	r0, .L8
 151:Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 127              		.loc 1 151 2 is_stmt 1 view .LVU30
 151:Core/Src/main.c **** 	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 128              		.loc 1 151 30 is_stmt 0 view .LVU31
 129 0044 0F23     		movs	r3, #15
 130 0046 0593     		str	r3, [sp, #20]
 152:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 131              		.loc 1 152 2 is_stmt 1 view .LVU32
 152:Core/Src/main.c **** 	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 132              		.loc 1 152 33 is_stmt 0 view .LVU33
 133 0048 0221     		movs	r1, #2
 134 004a 0691     		str	r1, [sp, #24]
 153:Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 135              		.loc 1 153 2 is_stmt 1 view .LVU34
 153:Core/Src/main.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 136              		.loc 1 153 34 is_stmt 0 view .LVU35
 137 004c 0023     		movs	r3, #0
 138 004e 0793     		str	r3, [sp, #28]
 154:Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 139              		.loc 1 154 2 is_stmt 1 view .LVU36
 154:Core/Src/main.c **** 	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 140              		.loc 1 154 35 is_stmt 0 view .LVU37
 141 0050 4FF48062 		mov	r2, #1024
 142 0054 0892     		str	r2, [sp, #32]
 155:Core/Src/main.c **** 
 143              		.loc 1 155 2 is_stmt 1 view .LVU38
 155:Core/Src/main.c **** 
 144              		.loc 1 155 35 is_stmt 0 view .LVU39
 145 0056 0993     		str	r3, [sp, #36]
 157:Core/Src/main.c **** 	{
 146              		.loc 1 157 2 is_stmt 1 view .LVU40
 157:Core/Src/main.c **** 	{
 147              		.loc 1 157 6 is_stmt 0 view .LVU41
 148 0058 05A8     		add	r0, sp, #20
 149 005a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 150              	.LVL2:
 157:Core/Src/main.c **** 	{
 151              		.loc 1 157 5 view .LVU42
 152 005e 68B9     		cbnz	r0, .L9
 161:Core/Src/main.c **** 	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
ARM GAS  /tmp/ccssLHSp.s 			page 10


 153              		.loc 1 161 2 is_stmt 1 view .LVU43
 161:Core/Src/main.c **** 	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 154              		.loc 1 161 37 is_stmt 0 view .LVU44
 155 0060 0223     		movs	r3, #2
 156 0062 0193     		str	r3, [sp, #4]
 162:Core/Src/main.c **** 	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 157              		.loc 1 162 2 is_stmt 1 view .LVU45
 162:Core/Src/main.c **** 	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 158              		.loc 1 162 34 is_stmt 0 view .LVU46
 159 0064 4FF40043 		mov	r3, #32768
 160 0068 0393     		str	r3, [sp, #12]
 163:Core/Src/main.c **** 	{
 161              		.loc 1 163 2 is_stmt 1 view .LVU47
 163:Core/Src/main.c **** 	{
 162              		.loc 1 163 6 is_stmt 0 view .LVU48
 163 006a 01A8     		add	r0, sp, #4
 164 006c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 165              	.LVL3:
 163:Core/Src/main.c **** 	{
 166              		.loc 1 163 5 view .LVU49
 167 0070 30B9     		cbnz	r0, .L10
 167:Core/Src/main.c **** 
 168              		.loc 1 167 1 view .LVU50
 169 0072 15B0     		add	sp, sp, #84
 170              	.LCFI2:
 171              		.cfi_remember_state
 172              		.cfi_def_cfa_offset 4
 173              		@ sp needed
 174 0074 5DF804FB 		ldr	pc, [sp], #4
 175              	.L8:
 176              	.LCFI3:
 177              		.cfi_restore_state
 146:Core/Src/main.c **** 	}
 178              		.loc 1 146 3 is_stmt 1 view .LVU51
 179 0078 FFF7FEFF 		bl	Error_Handler
 180              	.LVL4:
 181              	.L9:
 159:Core/Src/main.c **** 	}
 182              		.loc 1 159 3 view .LVU52
 183 007c FFF7FEFF 		bl	Error_Handler
 184              	.LVL5:
 185              	.L10:
 165:Core/Src/main.c **** 	}
 186              		.loc 1 165 3 view .LVU53
 187 0080 FFF7FEFF 		bl	Error_Handler
 188              	.LVL6:
 189              		.cfi_endproc
 190              	.LFE69:
 192              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 193              		.align	2
 194              	.LC0:
 195 0000 44697374 		.ascii	"Distance: %d cm\015\012\000"
 195      616E6365 
 195      3A202564 
 195      20636D0D 
 195      0A00
 196              		.section	.text.main,"ax",%progbits
ARM GAS  /tmp/ccssLHSp.s 			page 11


 197              		.align	1
 198              		.global	main
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 203              	main:
 204              	.LFB68:
  72:Core/Src/main.c **** 
 205              		.loc 1 72 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 104
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209 0000 00B5     		push	{lr}
 210              	.LCFI4:
 211              		.cfi_def_cfa_offset 4
 212              		.cfi_offset 14, -4
 213 0002 9BB0     		sub	sp, sp, #108
 214              	.LCFI5:
 215              		.cfi_def_cfa_offset 112
  81:Core/Src/main.c **** 
 216              		.loc 1 81 2 view .LVU55
 217 0004 FFF7FEFF 		bl	HAL_Init
 218              	.LVL7:
  88:Core/Src/main.c **** 
 219              		.loc 1 88 2 view .LVU56
 220 0008 FFF7FEFF 		bl	SystemClock_Config
 221              	.LVL8:
  95:Core/Src/main.c **** 	MX_USART3_UART_Init();
 222              		.loc 1 95 2 view .LVU57
 223 000c FFF7FEFF 		bl	MX_GPIO_Init
 224              	.LVL9:
  96:Core/Src/main.c **** 	MX_ADC1_Init();
 225              		.loc 1 96 2 view .LVU58
 226 0010 FFF7FEFF 		bl	MX_USART3_UART_Init
 227              	.LVL10:
  97:Core/Src/main.c **** 	MX_I2C1_Init();
 228              		.loc 1 97 2 view .LVU59
 229 0014 FFF7FEFF 		bl	MX_ADC1_Init
 230              	.LVL11:
  98:Core/Src/main.c **** 	MX_TIM2_Init();
 231              		.loc 1 98 2 view .LVU60
 232 0018 FFF7FEFF 		bl	MX_I2C1_Init
 233              	.LVL12:
  99:Core/Src/main.c **** 	MX_USART1_UART_Init();
 234              		.loc 1 99 2 view .LVU61
 235 001c FFF7FEFF 		bl	MX_TIM2_Init
 236              	.LVL13:
 100:Core/Src/main.c **** 	MX_TIM3_Init();
 237              		.loc 1 100 2 view .LVU62
 238 0020 FFF7FEFF 		bl	MX_USART1_UART_Init
 239              	.LVL14:
 101:Core/Src/main.c **** 	/* USER CODE BEGIN 2 */
 240              		.loc 1 101 2 view .LVU63
 241 0024 FFF7FEFF 		bl	MX_TIM3_Init
 242              	.LVL15:
 243              	.L12:
 108:Core/Src/main.c **** 	{
ARM GAS  /tmp/ccssLHSp.s 			page 12


 244              		.loc 1 108 2 discriminator 1 view .LVU64
 245              	.LBB6:
 110:Core/Src/main.c **** 		int distance = get_distance();
 246              		.loc 1 110 3 discriminator 1 view .LVU65
 111:Core/Src/main.c **** 		sprintf(str, "Distance: %d cm\r\n", distance);
 247              		.loc 1 111 3 discriminator 1 view .LVU66
 111:Core/Src/main.c **** 		sprintf(str, "Distance: %d cm\r\n", distance);
 248              		.loc 1 111 18 is_stmt 0 discriminator 1 view .LVU67
 249 0028 FFF7FEFF 		bl	get_distance
 250              	.LVL16:
 251 002c 0246     		mov	r2, r0
 252              	.LVL17:
 112:Core/Src/main.c **** 		HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 253              		.loc 1 112 3 is_stmt 1 discriminator 1 view .LVU68
 254 002e 0949     		ldr	r1, .L14
 255 0030 01A8     		add	r0, sp, #4
 256              	.LVL18:
 112:Core/Src/main.c **** 		HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 257              		.loc 1 112 3 is_stmt 0 discriminator 1 view .LVU69
 258 0032 FFF7FEFF 		bl	sprintf
 259              	.LVL19:
 113:Core/Src/main.c **** 
 260              		.loc 1 113 3 is_stmt 1 discriminator 1 view .LVU70
 113:Core/Src/main.c **** 
 261              		.loc 1 113 46 is_stmt 0 discriminator 1 view .LVU71
 262 0036 01A8     		add	r0, sp, #4
 263 0038 FFF7FEFF 		bl	strlen
 264              	.LVL20:
 113:Core/Src/main.c **** 
 265              		.loc 1 113 3 discriminator 1 view .LVU72
 266 003c 4FF0FF33 		mov	r3, #-1
 267 0040 82B2     		uxth	r2, r0
 268 0042 01A9     		add	r1, sp, #4
 269 0044 0448     		ldr	r0, .L14+4
 270 0046 FFF7FEFF 		bl	HAL_UART_Transmit
 271              	.LVL21:
 115:Core/Src/main.c **** 
 272              		.loc 1 115 3 is_stmt 1 discriminator 1 view .LVU73
 273 004a 6420     		movs	r0, #100
 274 004c FFF7FEFF 		bl	HAL_Delay
 275              	.LVL22:
 276              	.LBE6:
 108:Core/Src/main.c **** 	{
 277              		.loc 1 108 8 discriminator 1 view .LVU74
 278 0050 EAE7     		b	.L12
 279              	.L15:
 280 0052 00BF     		.align	2
 281              	.L14:
 282 0054 00000000 		.word	.LC0
 283 0058 00000000 		.word	huart1
 284              		.cfi_endproc
 285              	.LFE68:
 287              		.text
 288              	.Letext0:
 289              		.file 3 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 290              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 291              		.file 5 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stddef.h"
ARM GAS  /tmp/ccssLHSp.s 			page 13


 292              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 293              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 294              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 295              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 296              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 297              		.file 11 "/usr/include/newlib/string.h"
 298              		.file 12 "/usr/include/newlib/stdio.h"
 299              		.file 13 "Core/Inc/tim.h"
 300              		.file 14 "Core/Inc/usart.h"
 301              		.file 15 "Core/Inc/i2c.h"
 302              		.file 16 "Core/Inc/adc.h"
 303              		.file 17 "Core/Inc/gpio.h"
 304              		.file 18 "bsp/hc-sr04.h"
 305              		.file 19 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 306              		.file 20 "<built-in>"
ARM GAS  /tmp/ccssLHSp.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccssLHSp.s:19     .text.Error_Handler:0000000000000000 $t
     /tmp/ccssLHSp.s:25     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccssLHSp.s:57     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccssLHSp.s:63     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccssLHSp.s:193    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccssLHSp.s:197    .text.main:0000000000000000 $t
     /tmp/ccssLHSp.s:203    .text.main:0000000000000000 main
     /tmp/ccssLHSp.s:282    .text.main:0000000000000054 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USART3_UART_Init
MX_ADC1_Init
MX_I2C1_Init
MX_TIM2_Init
MX_USART1_UART_Init
MX_TIM3_Init
get_distance
sprintf
strlen
HAL_UART_Transmit
HAL_Delay
huart1
