V 000047 55 1883          1735438285803 behave
(_unit VHDL(datamemory 0 8(behave 0 17))
	(_version vf3)
	(_time 1735438285804 2024.12.28 21:11:25)
	(_source(\../dataMemory.vhd\))
	(_parameters tan vhdl2019 usedpackagebody)
	(_code 3261633731646224373d766866346634643530353b)
	(_ent
		(_time 1735438285801)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int we -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 11(_ent(_in))))
		(_port(_int wd 0 0 11(_ent(_in))))
		(_port(_int rd 0 0 12(_ent(_out))))
		(_port(_int bytectrl -1 0 13(_ent(_in))))
		(_var(_int file_RESULTS -2 0 19(_arch)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 24(_array 1((_dto i 63 i 0)))))
		(_var(_int mem 2 0 25(_prcs 0)))
		(_var(_int v_OLINE -3 0 26(_prcs 0)))
		(_var(_int num -4 0 27(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(4))(_sens(0)(2))(_mon)(_read(1)(3)(5)))))
		)
		(_subprogram
			(_ext WRITE(1 29))
			(_ext WRITE(1 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED))(ieee(NUMERIC_STD))(ieee(std_logic_textio)))
	(_static
		(1869440365 1970304117 2020879988 116)
		(2112032)
		(33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
V 000047 55 6609          1735438285811 behave
(_unit VHDL(instructionmemory 0 6(behave 0 13))
	(_version vf3)
	(_time 1735438285812 2024.12.28 21:11:25)
	(_source(\../InstructionMemory.vhd\))
	(_parameters tan vhdl2019)
	(_code 3c6f60393a6a6b2b3c382e67683a3f3b383a353a6a)
	(_ent
		(_time 1735438285809)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int rd 1 0 9(_ent(_out))))
		(_var(_int mem_file -2 0 17(_prcs 0)))
		(_var(_int L -3 0 18(_prcs 0)))
		(_var(_int ch -4 0 19(_prcs 0)))
		(_var(_int i -5 0 20(_prcs 0)))
		(_var(_int index -5 0 20(_prcs 0)))
		(_var(_int result -5 0 20(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 23(_array 2((_dto i 63 i 0)))))
		(_var(_int mem 3 0 24(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(1 9))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1953721961 1868789106 1949201253 29816)
		(1836216134 1696625761 1919906418 544108320 1701734764)
	)
	(_model . behave 1 -1)
)
I 000047 55 3482          1735438285818 struct
(_unit VHDL(controladora 0 6(struct 0 19))
	(_version vf3)
	(_time 1735438285819 2024.12.28 21:11:25)
	(_source(\../controladora.vhd\))
	(_parameters tan vhdl2019)
	(_code 3c6f6a39396b3d2b3b692e663b3a6f3a3d3a383a6a)
	(_ent
		(_time 1735438285816)
	)
	(_comp
		(mainDecoder
			(_object
				(_port(_int op 2 0 23(_ent (_in))))
				(_port(_int memtoreg -1 0 24(_ent (_out))))
				(_port(_int memwrite -1 0 24(_ent (_out))))
				(_port(_int branch -1 0 25(_ent (_out))))
				(_port(_int branchNotEqual -1 0 25(_ent (_out))))
				(_port(_int alusrc -1 0 25(_ent (_out))))
				(_port(_int regdst -1 0 26(_ent (_out))))
				(_port(_int regwrite -1 0 26(_ent (_out))))
				(_port(_int jump -1 0 27(_ent (_out))))
				(_port(_int aluop 3 0 28(_ent (_out))))
			)
		)
		(aluDecoder
			(_object
				(_port(_int funct 4 0 34(_ent (_in))))
				(_port(_int aluop 5 0 35(_ent (_in))))
				(_port(_int jumpRegister -1 0 36(_ent (_out))))
				(_port(_int alucontrol 6 0 37(_ent (_out))))
			)
		)
	)
	(_inst md 0 47(_comp mainDecoder)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((branchNotEqual)(branchNotEqual))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_implicit)
			(_port
				((op)(op))
				((memtoreg)(memtoreg))
				((memwrite)(memwrite))
				((branch)(branch))
				((branchNotEqual)(branchNotEqual))
				((alusrc)(alusrc))
				((regdst)(regdst))
				((regwrite)(regwrite))
				((jump)(jump))
				((aluop)(aluop))
			)
		)
	)
	(_inst ad 0 52(_comp aluDecoder)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((jumpRegister)(jumpRegister))
			((alucontrol)(alucontrol))
		)
		(_use(_implicit)
			(_port
				((funct)(funct))
				((aluop)(aluop))
				((jumpRegister)(jumpRegister))
				((alucontrol)(alucontrol))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int funct 0 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int memtoreg -1 0 10(_ent(_out))))
		(_port(_int memwrite -1 0 10(_ent(_out))))
		(_port(_int pcsrc -1 0 11(_ent(_out))))
		(_port(_int alusrc -1 0 11(_ent(_out))))
		(_port(_int regdst -1 0 12(_ent(_out))))
		(_port(_int regwrite -1 0 12(_ent(_out))))
		(_port(_int jump -1 0 13(_ent(_out))))
		(_port(_int jumpRegister -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 23(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 34(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 42(_arch(_uni))))
		(_sig(_int branch -1 0 43(_arch(_uni))))
		(_sig(_int branchNotEqual -1 0 43(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(5))(_sens(2)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
I 000047 55 9318          1735438285824 struct
(_unit VHDL(datapath 0 7(struct 0 22))
	(_version vf3)
	(_time 1735438285825 2024.12.28 21:11:25)
	(_source(\../datapath.vhd\))
	(_parameters tan vhdl2019)
	(_code 46151744411016504114561c164142404e40434047)
	(_ent
		(_time 1735438285822)
	)
	(_comp
		(flipFlop
			(_object
				(_gen(_int width -2 0 65(_ent)))
				(_port(_int clk -1 0 67(_ent (_in))))
				(_port(_int reset -1 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 68(_array -1((_dto c 1 i 0)))))
				(_port(_int d 12 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1310 0 69(_array -1((_dto c 2 i 0)))))
				(_port(_int q 13 0 69(_ent (_out))))
			)
		)
		(somador
			(_object
				(_port(_int a 6 0 45(_ent (_in))))
				(_port(_int b 6 0 45(_ent (_in))))
				(_port(_int y 6 0 46(_ent (_out))))
			)
		)
		(shiftLeftLogic
			(_object
				(_port(_int a 7 0 52(_ent (_in))))
				(_port(_int y 7 0 53(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_gen(_int width -2 0 74(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1312 0 76(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 12 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 76(_array -1((_dto c 4 i 0)))))
				(_port(_int d1 13 0 76(_ent (_in))))
				(_port(_int s -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int y 14 0 78(_ent (_out))))
			)
		)
		(registerFile
			(_object
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int we3 -1 0 36(_ent (_in))))
				(_port(_int ra1 4 0 37(_ent (_in))))
				(_port(_int ra2 4 0 37(_ent (_in))))
				(_port(_int wa3 4 0 37(_ent (_in))))
				(_port(_int wd3 5 0 38(_ent (_in))))
				(_port(_int rd1 5 0 39(_ent (_out))))
				(_port(_int rd2 5 0 39(_ent (_out))))
			)
		)
		(signalExtension
			(_object
				(_port(_int a 8 0 59(_ent (_in))))
				(_port(_int y 9 0 60(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 2 0 26(_ent (_in))))
				(_port(_int b 2 0 26(_ent (_in))))
				(_port(_int alucontrol 3 0 27(_ent (_in))))
				(_port(_int result 2 0 28(_ent (_buffer))))
				(_port(_int zero -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 91(_comp flipFlop)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 92(_comp somador)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 93(_comp shiftLeftLogic)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((y)(y))
			)
		)
	)
	(_inst pcadd2 0 94(_comp somador)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst pcbrmux 0 95(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 96(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcNextBeforeJR))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcJumpRegisterMux 0 97(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcNextBeforeJR))
			((d1)(srca))
			((s)(jumpRegister))
			((y)(pcnext))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 100(_comp registerFile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writeJAL))
			((wd3)(JALorResult))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((we3)(we3))
				((ra1)(ra1))
				((ra2)(ra2))
				((wa3)(wa3))
				((wd3)(wd3))
				((rd1)(rd1))
				((rd2)(rd2))
			)
		)
	)
	(_inst wrmux 0 101(_comp multiplexor)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_implicit)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 102(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst muxjalres 0 103(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(result))
			((d1)(pcplus4))
			((s)(jump))
			((y)(JALorResult))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst muxjalra 0 104(_comp multiplexor)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(writereg))
			((d1)(_string \"11111"\))
			((s)(jump))
			((y)(writeJAL))
		)
		(_use(_implicit)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 105(_comp signalExtension)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((y)(y))
			)
		)
	)
	(_inst srcbmux 0 108(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_implicit)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 109(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((b)(b))
				((alucontrol)(alucontrol))
				((result)(result))
				((zero)(zero))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int memtoreg -1 0 10(_ent(_in))))
		(_port(_int pcsrc -1 0 10(_ent(_in))))
		(_port(_int alusrc -1 0 11(_ent(_in))))
		(_port(_int regdst -1 0 11(_ent(_in))))
		(_port(_int regwrite -1 0 12(_ent(_in))))
		(_port(_int jump -1 0 12(_ent(_in))))
		(_port(_int jumpRegister -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 15(_ent(_buffer))))
		(_port(_int instr 1 0 16(_ent(_in))))
		(_port(_int aluout 1 0 17(_ent(_buffer))))
		(_port(_int writedata 1 0 17(_ent(_buffer))))
		(_port(_int readdata 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 37(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 83(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 10 0 83(_arch(_uni))))
		(_sig(_int writeJAL 10 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 11 0 84(_arch(_uni))))
		(_sig(_int pcnext 11 0 84(_arch(_uni))))
		(_sig(_int pcnextbr 11 0 84(_arch(_uni))))
		(_sig(_int pcplus4 11 0 84(_arch(_uni))))
		(_sig(_int pcbranch 11 0 84(_arch(_uni))))
		(_sig(_int pcNextBeforeJR 11 0 84(_arch(_uni))))
		(_sig(_int JALorResult 11 0 84(_arch(_uni))))
		(_sig(_int signimm 11 0 85(_arch(_uni))))
		(_sig(_int signimmsh 11 0 85(_arch(_uni))))
		(_sig(_int srca 11 0 86(_arch(_uni))))
		(_sig(_int srcb 11 0 86(_arch(_uni))))
		(_sig(_int result 11 0 86(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(18))(_sens(12(d_25_0))(21(d_31_28))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 6 -1)
)
V 000047 55 3872          1735438285830 struct
(_unit VHDL(mips 0 7(struct 0 18))
	(_version vf3)
	(_time 1735438285831 2024.12.28 21:11:25)
	(_source(\../mips.vhd\))
	(_parameters tan vhdl2019)
	(_code 46154744491012514048021c1e414641454013404f)
	(_ent
		(_time 1735438285828)
	)
	(_comp
		(controladora
			(_object
				(_port(_int op 1 0 22(_ent (_in))))
				(_port(_int funct 1 0 22(_ent (_in))))
				(_port(_int zero -1 0 23(_ent (_in))))
				(_port(_int memtoreg -1 0 24(_ent (_out))))
				(_port(_int memwrite -1 0 24(_ent (_out))))
				(_port(_int pcsrc -1 0 25(_ent (_out))))
				(_port(_int alusrc -1 0 25(_ent (_out))))
				(_port(_int regdst -1 0 26(_ent (_out))))
				(_port(_int regwrite -1 0 26(_ent (_out))))
				(_port(_int jump -1 0 27(_ent (_out))))
				(_port(_int jumpRegister -1 0 28(_ent (_out))))
				(_port(_int alucontrol 2 0 29(_ent (_out))))
			)
		)
		(datapath
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int reset -1 0 36(_ent (_in))))
				(_port(_int memtoreg -1 0 37(_ent (_in))))
				(_port(_int pcsrc -1 0 37(_ent (_in))))
				(_port(_int alusrc -1 0 37(_ent (_in))))
				(_port(_int regdst -1 0 37(_ent (_in))))
				(_port(_int regwrite -1 0 37(_ent (_in))))
				(_port(_int jump -1 0 37(_ent (_in))))
				(_port(_int jumpRegister -1 0 37(_ent (_in))))
				(_port(_int alucontrol 3 0 38(_ent (_in))))
				(_port(_int zero -1 0 39(_ent (_out))))
				(_port(_int pc 4 0 40(_ent (_buffer))))
				(_port(_int instr 4 0 41(_ent (_in))))
				(_port(_int aluout 4 0 42(_ent (_buffer))))
				(_port(_int writedata 4 0 42(_ent (_buffer))))
				(_port(_int readdata 4 0 43(_ent (_in))))
			)
		)
	)
	(_inst cont 0 54(_comp controladora)
		(_port
			((op)(instr(d_31_26)))
			((funct)(instr(d_5_0)))
			((zero)(zero))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((jumpRegister)(jumpRegister))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . controladora)
		)
	)
	(_inst dp 0 70(_comp datapath)
		(_port
			((clk)(clk))
			((reset)(reset))
			((memtoreg)(memtoreg))
			((pcsrc)(pcsrc))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((jumpRegister)(jumpRegister))
			((alucontrol)(alucontrol))
			((zero)(zero))
			((pc)(pc))
			((instr)(instr))
			((aluout)(aluout))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . datapath)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 10(_ent(_out))))
		(_port(_int instr 0 0 11(_ent(_in))))
		(_port(_int memwrite -1 0 12(_ent(_out))))
		(_port(_int aluout 0 0 13(_ent(_out))))
		(_port(_int writedata 0 0 13(_ent(_out))))
		(_port(_int readdata 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 29(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 38(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int memtoreg -1 0 48(_arch(_uni))))
		(_sig(_int alusrc -1 0 48(_arch(_uni))))
		(_sig(_int regdst -1 0 48(_arch(_uni))))
		(_sig(_int regwrite -1 0 48(_arch(_uni))))
		(_sig(_int jump -1 0 48(_arch(_uni))))
		(_sig(_int pcsrc -1 0 48(_arch(_uni))))
		(_sig(_int jumpRegister -1 0 48(_arch(_uni))))
		(_sig(_int zero -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int alucontrol 5 0 50(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000047 55 1558          1735438285836 behave
(_unit VHDL(maindecoder 0 6(behave 0 17))
	(_version vf3)
	(_time 1735438285837 2024.12.28 21:11:25)
	(_source(\../mainDecoder.vhd\))
	(_parameters tan vhdl2019)
	(_code 4615474441111b501114521c124045401040424043)
	(_ent
		(_time 1735438285834)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int memtoreg -1 0 9(_ent(_out))))
		(_port(_int memwrite -1 0 9(_ent(_out))))
		(_port(_int branch -1 0 10(_ent(_out))))
		(_port(_int branchNotEqual -1 0 10(_ent(_out))))
		(_port(_int alusrc -1 0 10(_ent(_out))))
		(_port(_int regdst -1 0 11(_ent(_out))))
		(_port(_int regwrite -1 0 11(_ent(_out))))
		(_port(_int jump -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 13(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 19(_array -1((_dto i 8 i 0)))))
		(_sig(_int controls 2 0 19(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(4)(10))(_sens(0)(10)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(1)(2)(3)(5)(6)(7)(8)(9(d_1_0)))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686275 50463234 2)
		(33751555 33686274 2)
		(33751554 33686019 2)
		(50463234 33686018 3)
		(33751555 33686018 2)
		(33686018 33751554 2)
		(33686019 33751554 2)
		(33686018 33686018 3)
		(134744072 134744072 8)
	)
	(_model . behave 2 -1)
)
V 000047 55 1034          1735438285842 behave
(_unit VHDL(aludecoder 0 6(behave 0 15))
	(_version vf3)
	(_time 1735438285843 2024.12.28 21:11:25)
	(_source(\../aluDecoder.vhd\))
	(_parameters tan vhdl2019)
	(_code 50030453030601465653450a025606565456555752)
	(_ent
		(_time 1735438285840)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int funct 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int aluop 1 0 9(_ent(_in))))
		(_port(_int jumpRegister -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 2 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2)(3))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(131842)
		(131843)
		(131586)
		(197122)
		(197379)
		(526344)
		(33751554 514)
	)
	(_model . behave 1 -1)
)
V 000047 55 2193          1735438285848 behave
(_unit VHDL(registerfile 0 8(behave 0 18))
	(_version vf3)
	(_time 1735438285849 2024.12.28 21:11:25)
	(_source(\../registerFile.vhd\))
	(_parameters tan vhdl2019 usedpackagebody)
	(_code 50020753550703465d51430b055655575256565659)
	(_ent
		(_time 1735438285846)
	)
	(_object
		(_port(_int clk -1 0 10(_ent(_in)(_event))))
		(_port(_int we3 -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 12(_array -1((_dto i 4 i 0)))))
		(_port(_int ra1 0 0 12(_ent(_in))))
		(_port(_int ra2 0 0 12(_ent(_in))))
		(_port(_int wa3 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int wd3 1 0 13(_ent(_in))))
		(_port(_int rd1 1 0 14(_ent(_out))))
		(_port(_int rd2 1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ramtype 0 20(_array 2((_dto i 31 i 0)))))
		(_sig(_int mem 3 0 22(_arch(_uni))))
		(_var(_int file_RESULTS -2 0 24(_arch)))
		(_var(_int v_OLINE -5 0 57(_prcs 2)))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_trgt(8))(_sens(0)(1)(4)(5))(_dssslsensitivity 1)(_mon))))
			(line__39(_arch 1 0 39(_prcs(_simple)(_trgt(6)(7))(_sens(2)(3)(8))(_mon))))
			(line__56(_arch 2 0 56(_prcs(_simple)(_sens(8))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 29))
			(_ext WRITE(1 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.standard.STRING(2 STRING)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD_UNSIGNED))(ieee(NUMERIC_STD))(ieee(std_logic_textio)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(1869047154 1970304117 2020879988 116)
		(2112032)
	)
	(_model . behave 3 -1)
)
V 000047 55 698           1735438285854 behave
(_unit VHDL(somador 0 5(behave 0 12))
	(_version vf3)
	(_time 1735438285855 2024.12.28 21:11:25)
	(_source(\../somador.vhd\))
	(_parameters tan vhdl2019)
	(_code 50020653060750465100440a575752575356065604)
	(_ent
		(_time 1735438285852)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_port(_int y 0 0 8(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_model . behave 1 -1)
)
V 000047 55 678           1735438285860 behave
(_unit VHDL(shiftleftlogic 0 7(behave 0 14))
	(_version vf3)
	(_time 1735438285861 2024.12.28 21:11:25)
	(_source(\../shiftLeftLogic.vhd\))
	(_parameters tan vhdl2019)
	(_code 5002065358070d465756440a525655565657545603)
	(_ent
		(_time 1735438285858)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 9(_ent(_in))))
		(_port(_int y 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . behave 1 -1)
)
V 000047 55 827           1735438285866 behave
(_unit VHDL(signalextension 0 4(behave 0 11))
	(_version vf3)
	(_time 1735438285867 2024.12.28 21:11:25)
	(_source(\../signalExtension.vhd\))
	(_parameters tan vhdl2019)
	(_code 5a080c59020d094c0f094b00585c5f5d525d5e5c5f)
	(_ent
		(_time 1735438285864)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 6(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int y 1 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . behave 1 -1)
)
V 000051 55 1029          1735438285872 assincrono
(_unit VHDL(flipflop 0 5(assincrono 0 16))
	(_version vf3)
	(_time 1735438285873 2024.12.28 21:11:25)
	(_source(\../flipFlop.vhd\))
	(_parameters tan vhdl2019)
	(_code 5a090959580d074d5b0d4c00585c0c5d5a5c5c5c09)
	(_ent
		(_time 1735438285870)
	)
	(_object
		(_gen(_int width -1 0 7(_ent gms)))
		(_port(_int clk -2 0 10(_ent(_in)(_event))))
		(_port(_int reset -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 12(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 12(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . assincrono 3 -1)
)
V 000047 55 1003          1735438285878 behave
(_unit VHDL(multiplexor 0 4(behave 0 15))
	(_version vf3)
	(_time 1735438285879 2024.12.28 21:11:25)
	(_source(\../multiplexor.vhd\))
	(_parameters tan vhdl2019)
	(_code 5a095b580e0d5d4d5f5e43010b5c095c5f5d525c0c)
	(_ent
		(_time 1735438285876)
	)
	(_object
		(_gen(_int width -1 0 6 \8\ (_ent gms((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int d0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int d1 1 0 9(_ent(_in))))
		(_port(_int s -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int y 2 0 11(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . behave 4 -1)
)
V 000046 55 1410          1735438285884 synth
(_unit VHDL(alu 0 6(synth 0 15))
	(_version vf3)
	(_time 1735438285885 2024.12.28 21:11:25)
	(_source(\../alu.vhd\))
	(_parameters tan vhdl2019)
	(_code 64373064333235726736273f306265623763616265)
	(_ent
		(_time 1735438285882)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 9(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int S 2 0 16(_arch(_uni))))
		(_sig(_int Bout 2 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(1)(2(2))))))
			(line__22(_arch 1 0 22(_assignment(_trgt(5))(_sens(0)(2(2))(6)))))
			(line__24(_arch 2 0 24(_prcs(_simple)(_trgt(3)(4))(_sens(0)(1)(2(d_1_0))(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . synth 3 -1)
)
V 000045 55 3020          1735438285892 test
(_unit VHDL(top 0 7(test 0 16))
	(_version vf3)
	(_time 1735438285893 2024.12.28 21:11:25)
	(_source(\../top.vhd\))
	(_parameters tan vhdl2019)
	(_code 64363564363230736434223f356360623263646360)
	(_ent
		(_time 1735438285890)
	)
	(_comp
		(mips
			(_object
				(_port(_int clk -1 0 19(_ent (_in))))
				(_port(_int reset -1 0 19(_ent (_in))))
				(_port(_int pc 1 0 20(_ent (_out))))
				(_port(_int instr 1 0 21(_ent (_in))))
				(_port(_int memwrite -1 0 22(_ent (_out))))
				(_port(_int aluout 1 0 23(_ent (_out))))
				(_port(_int writedata 1 0 23(_ent (_out))))
				(_port(_int readdata 1 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int a 2 0 30(_ent (_in))))
				(_port(_int rd 3 0 31(_ent (_out))))
			)
		)
		(dataMemory
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int we -1 0 37(_ent (_in))))
				(_port(_int a 4 0 38(_ent (_in))))
				(_port(_int wd 4 0 38(_ent (_in))))
				(_port(_int rd 4 0 39(_ent (_out))))
				(_port(_int bytectrl -1 0 40(_ent (_in))))
			)
		)
	)
	(_inst mips1 0 49(_comp mips)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc)(pc))
			((instr)(instr))
			((memwrite)(memwrite))
			((aluout)(dataadr))
			((writedata)(writedata))
			((readdata)(readdata))
		)
		(_use(_ent . mips)
		)
	)
	(_inst InstructionMemory1 0 54(_comp InstructionMemory)
		(_port
			((a)(pc(d_7_2)))
			((rd)(instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst dataMemory1 0 58(_comp dataMemory)
		(_port
			((clk)(clk))
			((we)(memwrite))
			((a)(dataadr))
			((wd)(writedata))
			((rd)(readdata))
			((bytectrl)(bytectrl))
		)
		(_use(_ent . dataMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 0 0 10(_ent(_buffer))))
		(_port(_int dataadr 0 0 10(_ent(_buffer))))
		(_port(_int memwrite -1 0 11(_ent(_buffer))))
		(_port(_int stop -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 31(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 44(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc 5 0 44(_arch(_uni))))
		(_sig(_int instr 5 0 44(_arch(_uni))))
		(_sig(_int readdata 5 0 44(_arch(_uni))))
		(_sig(_int bytectrl -1 0 45(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 0 63(_prcs(_simple)(_trgt(9)(5))(_sens(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686275)
		(514)
	)
	(_model . test 1 -1)
)
V 000047 55 3099          1735438285898 struct
(_unit VHDL(controladora 0 6(struct 0 19))
	(_version vf3)
	(_time 1735438285899 2024.12.28 21:11:25)
	(_source(\../controladora.vhd\))
	(_parameters tan vhdl2019)
	(_code 6e3d386e6d396f79693b7c3469683d686f686a6838)
	(_ent
		(_time 1735438285815)
	)
	(_comp
		(mainDecoder
			(_object
				(_port(_int op 2 0 23(_ent (_in))))
				(_port(_int memtoreg -1 0 24(_ent (_out))))
				(_port(_int memwrite -1 0 24(_ent (_out))))
				(_port(_int branch -1 0 25(_ent (_out))))
				(_port(_int branchNotEqual -1 0 25(_ent (_out))))
				(_port(_int alusrc -1 0 25(_ent (_out))))
				(_port(_int regdst -1 0 26(_ent (_out))))
				(_port(_int regwrite -1 0 26(_ent (_out))))
				(_port(_int jump -1 0 27(_ent (_out))))
				(_port(_int aluop 3 0 28(_ent (_out))))
			)
		)
		(aluDecoder
			(_object
				(_port(_int funct 4 0 34(_ent (_in))))
				(_port(_int aluop 5 0 35(_ent (_in))))
				(_port(_int jumpRegister -1 0 36(_ent (_out))))
				(_port(_int alucontrol 6 0 37(_ent (_out))))
			)
		)
	)
	(_inst md 0 47(_comp mainDecoder)
		(_port
			((op)(op))
			((memtoreg)(memtoreg))
			((memwrite)(memwrite))
			((branch)(branch))
			((branchNotEqual)(branchNotEqual))
			((alusrc)(alusrc))
			((regdst)(regdst))
			((regwrite)(regwrite))
			((jump)(jump))
			((aluop)(aluop))
		)
		(_use(_ent . mainDecoder)
		)
	)
	(_inst ad 0 52(_comp aluDecoder)
		(_port
			((funct)(funct))
			((aluop)(aluop))
			((jumpRegister)(jumpRegister))
			((alucontrol)(alucontrol))
		)
		(_use(_ent . aluDecoder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int op 0 0 8(_ent(_in))))
		(_port(_int funct 0 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_in))))
		(_port(_int memtoreg -1 0 10(_ent(_out))))
		(_port(_int memwrite -1 0 10(_ent(_out))))
		(_port(_int pcsrc -1 0 11(_ent(_out))))
		(_port(_int alusrc -1 0 11(_ent(_out))))
		(_port(_int regdst -1 0 12(_ent(_out))))
		(_port(_int regwrite -1 0 12(_ent(_out))))
		(_port(_int jump -1 0 13(_ent(_out))))
		(_port(_int jumpRegister -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 23(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 34(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 42(_array -1((_dto i 1 i 0)))))
		(_sig(_int aluop 7 0 42(_arch(_uni))))
		(_sig(_int branch -1 0 43(_arch(_uni))))
		(_sig(_int branchNotEqual -1 0 43(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(5))(_sens(2)(13)(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . struct 1 -1)
)
V 000047 55 9011          1735438285904 struct
(_unit VHDL(datapath 0 7(struct 0 22))
	(_version vf3)
	(_time 1735438285905 2024.12.28 21:11:25)
	(_source(\../datapath.vhd\))
	(_parameters tan vhdl2019)
	(_code 782b2979712e286e7f2a6822287f7c7e707e7d7e79)
	(_ent
		(_time 1735438285821)
	)
	(_comp
		(flipFlop
			(_object
				(_gen(_int width -2 0 65(_ent)))
				(_port(_int clk -1 0 67(_ent (_in))))
				(_port(_int reset -1 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 68(_array -1((_dto c 1 i 0)))))
				(_port(_int d 12 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1310 0 69(_array -1((_dto c 2 i 0)))))
				(_port(_int q 13 0 69(_ent (_out))))
			)
		)
		(somador
			(_object
				(_port(_int a 6 0 45(_ent (_in))))
				(_port(_int b 6 0 45(_ent (_in))))
				(_port(_int y 6 0 46(_ent (_out))))
			)
		)
		(shiftLeftLogic
			(_object
				(_port(_int a 7 0 52(_ent (_in))))
				(_port(_int y 7 0 53(_ent (_out))))
			)
		)
		(multiplexor
			(_object
				(_gen(_int width -2 0 74(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1312 0 76(_array -1((_dto c 3 i 0)))))
				(_port(_int d0 12 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1314 0 76(_array -1((_dto c 4 i 0)))))
				(_port(_int d1 13 0 76(_ent (_in))))
				(_port(_int s -1 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~1316 0 78(_array -1((_dto c 5 i 0)))))
				(_port(_int y 14 0 78(_ent (_out))))
			)
		)
		(registerFile
			(_object
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int we3 -1 0 36(_ent (_in))))
				(_port(_int ra1 4 0 37(_ent (_in))))
				(_port(_int ra2 4 0 37(_ent (_in))))
				(_port(_int wa3 4 0 37(_ent (_in))))
				(_port(_int wd3 5 0 38(_ent (_in))))
				(_port(_int rd1 5 0 39(_ent (_out))))
				(_port(_int rd2 5 0 39(_ent (_out))))
			)
		)
		(signalExtension
			(_object
				(_port(_int a 8 0 59(_ent (_in))))
				(_port(_int y 9 0 60(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int a 2 0 26(_ent (_in))))
				(_port(_int b 2 0 26(_ent (_in))))
				(_port(_int alucontrol 3 0 27(_ent (_in))))
				(_port(_int result 2 0 28(_ent (_buffer))))
				(_port(_int zero -1 0 29(_ent (_out))))
			)
		)
	)
	(_inst pcreg 0 91(_comp flipFlop)
		(_gen
			((width)((i 32)))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
			((d)(pcnext))
			((q)(pc))
		)
		(_use(_ent . flipFlop)
			(_gen
				((width)((i 32)))
			)
			(_port
				((clk)(clk))
				((reset)(reset))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_inst pcadd1 0 92(_comp somador)
		(_port
			((a)(pc))
			((b)(_string \"00000000000000000000000000000100"\))
			((y)(pcplus4))
		)
		(_use(_ent . somador)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst immsh 0 93(_comp shiftLeftLogic)
		(_port
			((a)(signimm))
			((y)(signimmsh))
		)
		(_use(_ent . shiftLeftLogic)
		)
	)
	(_inst pcadd2 0 94(_comp somador)
		(_port
			((a)(pcplus4))
			((b)(signimmsh))
			((y)(pcbranch))
		)
		(_use(_ent . somador)
		)
	)
	(_inst pcbrmux 0 95(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcplus4))
			((d1)(pcbranch))
			((s)(pcsrc))
			((y)(pcnextbr))
		)
		(_use(_ent . multiplexor)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcmux 0 96(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcnextbr))
			((d1)(pcjump))
			((s)(jump))
			((y)(pcNextBeforeJR))
		)
		(_use(_ent . multiplexor)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst pcJumpRegisterMux 0 97(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(pcNextBeforeJR))
			((d1)(srca))
			((s)(jumpRegister))
			((y)(pcnext))
		)
		(_use(_ent . multiplexor)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst rf 0 100(_comp registerFile)
		(_port
			((clk)(clk))
			((we3)(regwrite))
			((ra1)(instr(d_25_21)))
			((ra2)(instr(d_20_16)))
			((wa3)(writeJAL))
			((wd3)(JALorResult))
			((rd1)(srca))
			((rd2)(writedata))
		)
		(_use(_ent . registerFile)
		)
	)
	(_inst wrmux 0 101(_comp multiplexor)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(instr(d_20_16)))
			((d1)(instr(d_15_11)))
			((s)(regdst))
			((y)(writereg))
		)
		(_use(_ent . multiplexor)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst resmux 0 102(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(aluout))
			((d1)(readdata))
			((s)(memtoreg))
			((y)(result))
		)
		(_use(_ent . multiplexor)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst muxjalres 0 103(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(result))
			((d1)(pcplus4))
			((s)(jump))
			((y)(JALorResult))
		)
		(_use(_ent . multiplexor)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst muxjalra 0 104(_comp multiplexor)
		(_gen
			((width)((i 5)))
		)
		(_port
			((d0)(writereg))
			((d1)(_string \"11111"\))
			((s)(jump))
			((y)(writeJAL))
		)
		(_use(_ent . multiplexor)
			(_gen
				((width)((i 5)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst se 0 105(_comp signalExtension)
		(_port
			((a)(instr(d_15_0)))
			((y)(signimm))
		)
		(_use(_ent . signalExtension)
		)
	)
	(_inst srcbmux 0 108(_comp multiplexor)
		(_gen
			((width)((i 32)))
		)
		(_port
			((d0)(writedata))
			((d1)(signimm))
			((s)(alusrc))
			((y)(srcb))
		)
		(_use(_ent . multiplexor)
			(_gen
				((width)((i 32)))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_inst mainalu 0 109(_comp alu)
		(_port
			((a)(srca))
			((b)(srcb))
			((alucontrol)(alucontrol))
			((result)(aluout))
			((zero)(zero))
		)
		(_use(_ent . alu)
		)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_port(_int memtoreg -1 0 10(_ent(_in))))
		(_port(_int pcsrc -1 0 10(_ent(_in))))
		(_port(_int alusrc -1 0 11(_ent(_in))))
		(_port(_int regdst -1 0 11(_ent(_in))))
		(_port(_int regwrite -1 0 12(_ent(_in))))
		(_port(_int jump -1 0 12(_ent(_in))))
		(_port(_int jumpRegister -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1((_dto i 2 i 0)))))
		(_port(_int alucontrol 0 0 13(_ent(_in))))
		(_port(_int zero -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 15(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 1 0 15(_ent(_buffer))))
		(_port(_int instr 1 0 16(_ent(_in))))
		(_port(_int aluout 1 0 17(_ent(_buffer))))
		(_port(_int writedata 1 0 17(_ent(_buffer))))
		(_port(_int readdata 1 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 27(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 37(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 52(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 60(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 83(_array -1((_dto i 4 i 0)))))
		(_sig(_int writereg 10 0 83(_arch(_uni))))
		(_sig(_int writeJAL 10 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 84(_array -1((_dto i 31 i 0)))))
		(_sig(_int pcjump 11 0 84(_arch(_uni))))
		(_sig(_int pcnext 11 0 84(_arch(_uni))))
		(_sig(_int pcnextbr 11 0 84(_arch(_uni))))
		(_sig(_int pcplus4 11 0 84(_arch(_uni))))
		(_sig(_int pcbranch 11 0 84(_arch(_uni))))
		(_sig(_int pcNextBeforeJR 11 0 84(_arch(_uni))))
		(_sig(_int JALorResult 11 0 84(_arch(_uni))))
		(_sig(_int signimm 11 0 85(_arch(_uni))))
		(_sig(_int signimmsh 11 0 85(_arch(_uni))))
		(_sig(_int srca 11 0 86(_arch(_uni))))
		(_sig(_int srcb 11 0 86(_arch(_uni))))
		(_sig(_int result 11 0 86(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(18))(_sens(12(d_25_0))(21(d_31_28))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(514)
	)
	(_model . struct 6 -1)
)
V 000045 55 1696          1735438285910 test
(_unit VHDL(testbench 0 5(test 0 8))
	(_version vf3)
	(_time 1735438285911 2024.12.28 21:11:25)
	(_source(\../testbench.vhd\))
	(_parameters tan vhdl2019)
	(_code 782a2979752e2f6f7f786a222c7e2d7e7b7e707f7c)
	(_ent
		(_time 1735438285887)
	)
	(_comp
		(top
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 12(_ent (_in))))
				(_port(_int writedata 0 0 13(_ent (_out))))
				(_port(_int dataadr 0 0 13(_ent (_out))))
				(_port(_int memwrite -1 0 14(_ent (_out))))
				(_port(_int stop -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst dut 0 25(_comp top)
		(_port
			((clk)(clk))
			((reset)(reset))
			((writedata)(writedata))
			((dataadr)(dataadr))
			((memwrite)(memwrite))
			((stop)(stop))
		)
		(_use(_ent . top)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 20(_array -1((_dto i 31 i 0)))))
		(_sig(_int writedata 1 0 20(_arch(_uni))))
		(_sig(_int dataadr 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_sig(_int memwrite -1 0 21(_arch(_uni))))
		(_sig(_int stop -1 0 21(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_wait_for)(_trgt(2)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(3)))))
			(line__46(_arch 2 0 46(_prcs(_simple)(_sens(2))(_mon)(_read(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD_UNSIGNED)))
	(_static
		(1159745358 1380930130 1394621011 1819635049 1869182049 1970479214 1701143395 6579556)
	)
	(_model . test 3 -1)
)
