;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	SUB -840, 0
	SUB 12, -10
	DJN -1, @-20
	ADD #270, <1
	ADD 210, 30
	JMZ <120, #103
	ADD -1, <-1
	ADD -1, <-1
	DJN -50, @-24
	ADD 210, 30
	ADD 210, 30
	MOV -1, <-20
	SUB -50, <-24
	JMN 0, #400
	MOV -1, <-20
	JMN @502, #240
	SUB #12, @110
	SUB <0, @2
	SUB 12, -10
	SUB <0, @2
	JMZ <120, #103
	JMZ 10, 5
	JMZ <120, #103
	JMZ <120, #103
	SUB #12, @110
	JMZ <120, #103
	DJN -701, @-10
	ADD -1, <-1
	SUB #321, -103
	SUB #321, -103
	SLT 121, 102
	MOV @-7, <-20
	SUB #321, -103
	MOV @-7, <-20
	MOV @-7, <-20
	MOV @-7, <-20
	MOV @-7, <-20
	CMP -207, <-120
	JMZ <120, #103
	CMP -207, <-120
	SUB 4, <0
	JMZ <120, #103
	MOV @-87, <-40
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	SUB -840, 0
