Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 27 12:17:09 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/network_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.612        0.000                      0                25381        0.252        0.000                      0                25381        8.750        0.000                       0                  9254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.612        0.000                      0                25381        0.252        0.000                      0                25381        8.750        0.000                       0                  9254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.738ns  (logic 9.270ns (62.898%)  route 5.468ns (37.102%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 20.924 - 20.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9310, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_7/DOADO[1]
                         net (fo=341, unplaced)       0.800     4.227    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/q0[15]
                         DSP48E1 (Prop_dsp48e1_A[29]_P[15])
                                                      3.841     8.068 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/grp_fu_3676_p2/P[15]
                         net (fo=7, unplaced)         0.800     8.867    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/grp_fu_3676_p2_n_95
                         LUT5 (Prop_lut5_I4_O)        0.124     8.991 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_124_reg_1518[3]_i_8/O
                         net (fo=1, unplaced)         0.000     8.991    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_124_reg_1518[3]_i_8_n_5
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.524 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_124_reg_1518_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.533    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_124_reg_1518_reg[3]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.650 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_124_reg_1518_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.650    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_124_reg_1518_reg[7]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.981 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_124_reg_1518_reg[11]_i_1/O[3]
                         net (fo=4, unplaced)         0.642    10.623    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/grp_fu_488_p2[11]
                         LUT3 (Prop_lut3_I0_O)        0.302    10.925 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_104_reg_2427[11]_i_2/O
                         net (fo=1, unplaced)         0.000    10.925    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_104_reg_2427[11]_i_2_n_5
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.354 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_104_reg_2427_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.354    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_104_reg_2427_reg[11]_i_1_n_5
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.691 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_104_reg_2427_reg[15]_i_2/O[1]
                         net (fo=2, unplaced)         0.622    12.313    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/add_ln23_104_reg_2427_reg[15]_i_2_n_11
                         LUT6 (Prop_lut6_I2_O)        0.306    12.619 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/ram_reg_0_i_740__0/O
                         net (fo=1, unplaced)         0.449    13.068    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/ram_reg_0_i_740__0_n_5
                         LUT6 (Prop_lut6_I1_O)        0.124    13.192 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/ram_reg_0_i_376__0/O
                         net (fo=1, unplaced)         0.449    13.641    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/grp_pointwise_conv2d_fix_2_fu_573_input_r_address0[13]
                         LUT6 (Prop_lut6_I0_O)        0.124    13.765 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_573/ram_reg_0_i_150/O
                         net (fo=1, unplaced)         0.449    14.214    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_8
                         LUT6 (Prop_lut6_I5_O)        0.124    14.338 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_40/O
                         net (fo=1, unplaced)         0.449    14.787    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_40_n_5
                         LUT5 (Prop_lut5_I3_O)        0.124    14.911 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_526/ram_reg_0_i_3__0/O
                         net (fo=8, unplaced)         0.800    15.711    bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ADDRARDADDR[13]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk (IN)
                         net (fo=9310, unset)         0.924    20.924    bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    20.924    
                         clock uncertainty           -0.035    20.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    20.323    bd_0_i/hls_inst/inst/MemBank_A_U/network_MemBank_A_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -15.711    
  -------------------------------------------------------------------
                         slack                                  4.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9310, unset)         0.410     0.410    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/data0[2]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.803 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.803    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9310, unset)         0.432     0.432    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116               bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_502/trunc_ln28_51_reg_2463_reg/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750                bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         10.000      8.750                bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK



