Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Thu Mar 12 20:35:45 2020
| Host              : daqlab40-skylake16 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_clock_utilization -file Pico_Toplevel_clock_utilization_routed.rpt
| Design            : Pico_Toplevel
| Device            : xcvu9p-flgb2104
| Speed File        : -2L  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
| Design State      : Routed
------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Clock Region Cell Placement per Global Clock: Region X0Y2
31. Clock Region Cell Placement per Global Clock: Region X0Y4
32. Clock Region Cell Placement per Global Clock: Region X0Y5
33. Clock Region Cell Placement per Global Clock: Region X1Y5
34. Clock Region Cell Placement per Global Clock: Region X2Y5
35. Clock Region Cell Placement per Global Clock: Region X3Y5
36. Clock Region Cell Placement per Global Clock: Region X4Y5
37. Clock Region Cell Placement per Global Clock: Region X5Y5
38. Clock Region Cell Placement per Global Clock: Region X0Y6
39. Clock Region Cell Placement per Global Clock: Region X1Y6
40. Clock Region Cell Placement per Global Clock: Region X2Y6
41. Clock Region Cell Placement per Global Clock: Region X3Y6
42. Clock Region Cell Placement per Global Clock: Region X4Y6
43. Clock Region Cell Placement per Global Clock: Region X5Y6
44. Clock Region Cell Placement per Global Clock: Region X0Y7
45. Clock Region Cell Placement per Global Clock: Region X1Y7
46. Clock Region Cell Placement per Global Clock: Region X2Y7
47. Clock Region Cell Placement per Global Clock: Region X3Y7
48. Clock Region Cell Placement per Global Clock: Region X4Y7
49. Clock Region Cell Placement per Global Clock: Region X5Y7
50. Clock Region Cell Placement per Global Clock: Region X0Y8
51. Clock Region Cell Placement per Global Clock: Region X1Y8
52. Clock Region Cell Placement per Global Clock: Region X2Y8
53. Clock Region Cell Placement per Global Clock: Region X3Y8
54. Clock Region Cell Placement per Global Clock: Region X4Y8
55. Clock Region Cell Placement per Global Clock: Region X5Y8
56. Clock Region Cell Placement per Global Clock: Region X0Y9
57. Clock Region Cell Placement per Global Clock: Region X1Y9
58. Clock Region Cell Placement per Global Clock: Region X2Y9
59. Clock Region Cell Placement per Global Clock: Region X3Y9
60. Clock Region Cell Placement per Global Clock: Region X4Y9
61. Clock Region Cell Placement per Global Clock: Region X5Y9

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    6 |       720 |   0 |            0 |      3 |
| BUFGCE_DIV |    0 |       120 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |       240 |   0 |            0 |      0 |
| BUFG_GT    |   15 |       720 |   0 |            0 |     13 |
| MMCM       |    0 |        30 |   0 |            0 |      0 |
| PLL        |    0 |        60 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                                                  | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                             | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y206 | X5Y8         | X2Y7 |                   |                28 |       33941 |               0 |        4.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                                      | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                             |
| g1        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y212 | X5Y8         | X2Y7 |                   |                 4 |        2769 |               0 |        4.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                                         | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                            |
| g2        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y196 | X5Y8         | X5Y8 |                   |                 1 |          31 |               0 |        8.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g3        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y197 | X5Y8         | X5Y7 |                   |                 1 |          13 |               0 |     1000.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                       | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                       | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                              |
| g4        | src0      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y198 | X5Y8         | X5Y5 |                   |                 1 |           1 |               0 |        8.000 | mcap_clk                                                                                                                                                                                                                                                                                                                                                                                                               | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                                      | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                             |
| g5        | src1      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y144 | X5Y6         | X5Y7 |                   |                 4 |        3526 |               0 |       10.000 | sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                | PicoFramework/core/pcie3_uscale_plus_x8/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                                          | PicoFramework/core/pcie3_uscale_plus_x8/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                           |
| g6        | src2      | BUFGCE/O        | PBlock     | BUFGCE_X1Y122  | X4Y5         | X4Y6 |                   |                 6 |        1983 |               0 |      240.000 | sys_picoclk                                                                                                                                                                                                                                                                                                                                                                                                            | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O                                                                                                                                                                                                                                                                                                                                                                 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg_0                                                                                                                                                                                                                                                                                                                                           |
| g7        | src3      | BUFGCE/O        | None       | BUFGCE_X1Y152  | X4Y6         | X4Y6 |                   |                 2 |        1290 |               0 |        8.000 | StreamToFlashCtl_clk                                                                                                                                                                                                                                                                                                                                                                                                   | UserWrapper/StreamToFlashCtl/clk_gen/inst/O                                                                                                                                                                                                                                                                                                                                                                            | UserWrapper/StreamToFlashCtl/clk_gen/clk_o                                                                                                                                                                                                                                                                                                                                                              |
| g8        | src4      | BUFGCE/O        | None       | BUFGCE_X0Y128  | X2Y5         | X2Y5 |                   |                 2 |         460 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                  |
| g9        | src5      | BUFGCE/O        | None       | BUFGCE_X1Y144  | X4Y6         | X4Y6 |                   |                 2 |         256 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                        | s1o_data_reg[127]_i_1/O                                                                                                                                                                                                                                                                                                                                                                                                | stream_out_valid[2]_0                                                                                                                                                                                                                                                                                                                                                                                   |
| g10       | src6      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y190 | X5Y7         | X5Y6 |                   |                 1 |          31 |               0 |        8.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g11       | src7      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y189 | X5Y7         | X5Y7 |                   |                 1 |          31 |               0 |        8.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g12       | src8      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y176 | X5Y7         | X5Y7 |                   |                 1 |          31 |               0 |        8.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g13       | src9      | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y191 | X5Y7         | X5Y7 |                   |                 1 |          31 |               0 |        8.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g14       | src10     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y193 | X5Y8         | X5Y7 |                   |                 2 |          31 |               0 |        8.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g15       | src11     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y200 | X5Y8         | X5Y8 |                   |                 1 |          31 |               0 |        8.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g16       | src12     | BUFG_GT/O       | PBlock     | BUFG_GT_X1Y195 | X5Y8         | X5Y8 |                   |                 1 |          31 |               0 |        8.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g17       | src13     | BUFG_GT/O       | None       | BUFG_GT_X0Y119 | X0Y4         | X0Y3 |                   |                 3 |          21 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                                                                                                                         | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk_in[0]                                                                                                                                                                                                                                                                                           |
| g18       | src13     | BUFG_GT/O       | None       | BUFG_GT_X0Y118 | X0Y4         | X0Y3 |                   |                 3 |          21 |               0 |              |                                                                                                                                                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                                                                                                                         | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk_in[0]                                                                                                                                                                                                                                                                                           |
| g19       | src14     | BUFGCE/O        | PBlock     | BUFGCE_X1Y151  | X4Y6         | X4Y6 | n/a               |                 4 |           0 |            1399 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                                    | PicoFramework/app/PIO_EP/HdrAligner/sof_q_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                                                                             | PicoFramework/app/PIO_EP/HdrAligner/load                                                                                                                                                                                                                                                                                                                                                                |
| g20       | src15     | BUFGCE/O        | PBlock     | BUFGCE_X1Y129  | X4Y5         | X4Y5 | n/a               |                 1 |           0 |            1061 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                                    | PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q[127]_i_1_bufg_place/O                                                                                                                                                                                                                                                                                                                                                   | PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q_0                                                                                                                                                                                                                                                                                                                                                        |
+-----------+-----------+-----------------+------------+----------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+--------------------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id          | Driver Type/Pin        | Constraint           | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                                                                                                                                                                                                                                                                           | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                             | Net                                                                                                                                                                                                                                                                                                                                       |
+-----------+--------------------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0, g1, g2, g3, g4 | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y35* | GTYE4_CHANNEL_X1Y35 | X5Y8         |           6 |               0 |               4.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] |
| src1      | g5                 | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y6*   | GTYE4_COMMON_X1Y6   | X5Y6         |           2 |               0 |              10.000 | sys_clk                                                                                                                                                                                                                                                                                                                                                                                                | PicoFramework/core/refclk_ibuf/ODIV2                                                                                                                                                                                                                                                                                                                                                                   | PicoFramework/core/sys_clk                                                                                                                                                                                                                                                                                                                |
| src2      | g6                 | FDRE/Q                 | PBlock               | SLICE_X112Y331      | X4Y5         |           1 |               1 |                     |                                                                                                                                                                                                                                                                                                                                                                                                        | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q                                                                                                                                                                                                                                                                                                                                          | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0                                                                                                                                                                                                                                                                                |
| src3      | g7                 | FDRE/Q                 | None                 | SLICE_X112Y389      | X4Y6         |           1 |               1 |                     |                                                                                                                                                                                                                                                                                                                                                                                                        | UserWrapper/StreamToFlashCtl/clk_gen/clk_reg_reg/Q                                                                                                                                                                                                                                                                                                                                                     | UserWrapper/StreamToFlashCtl/clk_gen/clk_reg                                                                                                                                                                                                                                                                                              |
| src4      | g8                 | BSCANE2/TCK            | None                 | CONFIG_SITE_X0Y1    | X5Y6         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                                                      |
| src5      | g9                 | LUT3/O                 | None                 | SLICE_X137Y415      | X4Y6         |           1 |              18 |                     |                                                                                                                                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/fifo_filler/s1o_data_reg[127]_i_2/O                                                                                                                                                                                                                                                                                                                                             | UserWrapper/UserModule/fifo_filler/s2o_valid                                                                                                                                                                                                                                                                                              |
| src6      | g10                | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y28* | GTYE4_CHANNEL_X1Y28 | X5Y7         |           2 |               0 |               4.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src7      | g11                | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y29* | GTYE4_CHANNEL_X1Y29 | X5Y7         |           2 |               0 |               4.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] |
| src8      | g12                | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y30* | GTYE4_CHANNEL_X1Y30 | X5Y7         |           2 |               0 |               4.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src9      | g13                | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y31* | GTYE4_CHANNEL_X1Y31 | X5Y7         |           2 |               0 |               4.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3] |
| src10     | g14                | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y32* | GTYE4_CHANNEL_X1Y32 | X5Y8         |           2 |               0 |               4.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src11     | g15                | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y33* | GTYE4_CHANNEL_X1Y33 | X5Y8         |           2 |               0 |               4.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[1] |
| src12     | g16                | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y34* | GTYE4_CHANNEL_X1Y34 | X5Y8         |           2 |               0 |               4.000 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src13     | g17                | GTYE4_CHANNEL/RXOUTCLK | GTYE4_CHANNEL_X0Y19  | GTYE4_CHANNEL_X0Y19 | X0Y4         |           2 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                         | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[3]                                         |
| src13     | g18                | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X0Y19  | GTYE4_CHANNEL_X0Y19 | X0Y4         |           2 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                                        | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                         | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[3]                                         |
| src14     | g19                | LUT1/O                 | PBlock               | SLICE_X124Y351      | X4Y5         |           1 |               2 |                     |                                                                                                                                                                                                                                                                                                                                                                                                        | PicoFramework/app/PIO_EP/HdrAligner/sof_q_i_1/O                                                                                                                                                                                                                                                                                                                                                        | PicoFramework/app/PIO_EP/HdrAligner/load_bufg_place                                                                                                                                                                                                                                                                                       |
| src15     | g20                | LUT1/O                 | PBlock               | SLICE_X158Y322      | X5Y5         |           1 |             269 |                     |                                                                                                                                                                                                                                                                                                                                                                                                        | PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q[127]_i_1/O                                                                                                                                                                                                                                                                                                                                              | PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q_0_bufg_place                                                                                                                                                                                                                                                                               |
+-----------+--------------------+------------------------+----------------------+---------------------+--------------+-------------+-----------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock source. Please check for potential conflicts.


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                                                                                                                                                                                                                                                                                                        | Net                                                                                                                                                                                                                                                                                                            |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
| 0        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y8  | GTYE4_CHANNEL_X0Y8/GTYE4_CHANNEL  | X0Y2         |          15 |               0 |              |       | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0] - Static -
| 1        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y9  | GTYE4_CHANNEL_X0Y9/GTYE4_CHANNEL  | X0Y2         |          15 |               0 |              |       | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1] - Static -
| 2        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y10 | GTYE4_CHANNEL_X0Y10/GTYE4_CHANNEL | X0Y2         |          15 |               0 |              |       | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[2] - Static -
| 3        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y11 | GTYE4_CHANNEL_X0Y11/GTYE4_CHANNEL | X0Y2         |          15 |               0 |              |       | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[3] - Static -
| 4        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y16 | GTYE4_CHANNEL_X0Y16/GTYE4_CHANNEL | X0Y4         |          15 |               0 |              |       | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0] - Static -
| 5        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y17 | GTYE4_CHANNEL_X0Y17/GTYE4_CHANNEL | X0Y4         |          15 |               0 |              |       | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1] - Static -
| 6        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y18 | GTYE4_CHANNEL_X0Y18/GTYE4_CHANNEL | X0Y4         |          15 |               0 |              |       | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[2] - Static -
| 7        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y19 | GTYE4_CHANNEL_X0Y19/GTYE4_CHANNEL | X0Y4         |          15 |               0 |              |       | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[3] - Static -
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y0              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y0              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y0              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y1              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y1              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y1              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y2              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y2              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y2              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y2              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y3              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y3              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y3              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y3              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y4              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    2 |    24 |    0 |     0 |    0 |     0 |
| X1Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y4              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y4              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y4              |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y5              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y5              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y5              |    3 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y5              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y5              |    5 |    24 |    2 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y5              |    5 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y6              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y6              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y6              |    3 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y6              |    4 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y6              |    6 |    24 |    3 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y6              |    8 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    1 |    24 |    0 |     0 |    0 |     0 |
| X0Y7              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y7              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y7              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y7              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y7              |    4 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y7              |   11 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    4 |    24 |    0 |     0 |    0 |     0 |
| X0Y8              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y8              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y8              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y8              |    2 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y8              |    2 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y8              |    9 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    8 |    24 |    0 |     0 |    0 |     0 |
| X0Y9              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y9              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y9              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y9              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y9              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y9              |    1 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y10             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y10             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y10             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y10             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y10             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y10             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y11             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y11             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y11             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y11             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y11             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y11             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y12             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y12             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y12             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y12             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y12             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y12             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y13             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y13             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y13             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y13             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y13             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y13             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X0Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
| X1Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X2Y14             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X3Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X4Y14             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X5Y14             |    0 |    24 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |    24 |    0 |     0 |    0 |     0 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y1              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y2              |      2 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      4 |       4 |      0 |       1 |
| X1Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y2              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      2 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y3              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y4              |      2 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      4 |       4 |      0 |       1 |
| X1Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      4 |      24 |    444 |   27840 |      5 |    6720 |     16 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y5              |      2 |      24 |     59 |   21120 |     11 |    5280 |     20 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y5              |      3 |      24 |    110 |   29760 |     30 |    6720 |     40 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y5              |      2 |      24 |     76 |   21120 |     17 |    5280 |     14 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      5 |      24 |   4453 |   26880 |    177 |    6240 |     46 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y5              |      5 |      24 |   7558 |   24000 |    302 |    5760 |     43 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      1 |       1 |
| X0Y6              |      1 |      24 |    287 |   29760 |     52 |    7680 |     64 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y6              |      1 |      24 |    318 |   23040 |     48 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y6              |      3 |      24 |    338 |   31680 |     64 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y6              |      4 |      24 |    465 |   23040 |     36 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      6 |      24 |   4470 |   28800 |    206 |    7200 |     48 |      48 |      2 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y6              |      8 |      24 |   8252 |   25920 |     10 |    6720 |     40 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      1 |      24 |    426 |   29760 |     74 |    7680 |     70 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y7              |      1 |      24 |   1476 |   23040 |     32 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y7              |      2 |      24 |    795 |   31680 |     70 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y7              |      2 |      24 |    612 |   23040 |     38 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      4 |      24 |    979 |   28800 |     60 |    7200 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y7              |     11 |      24 |   5509 |   25920 |     41 |    6720 |     46 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y8              |      1 |      24 |    396 |   29760 |     76 |    7680 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y8              |      1 |      24 |    719 |   23040 |     40 |    6240 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y8              |      2 |      24 |    793 |   31680 |     91 |    7680 |     72 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y8              |      2 |      24 |     68 |   23040 |      6 |    6240 |     10 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      2 |      24 |    378 |   28800 |     72 |    7200 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y8              |      9 |      24 |   1788 |   25920 |     21 |    6720 |     30 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       1 |
| X0Y9              |      1 |      24 |    196 |   27840 |     41 |    6720 |     52 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y9              |      1 |      24 |     56 |   21120 |      8 |    5280 |     14 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y9              |      1 |      24 |    100 |   29760 |     19 |    6720 |     50 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y9              |      1 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      1 |      24 |     18 |   26880 |      3 |    6240 |     24 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y9              |      1 |      24 |     90 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y10             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y10             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y10             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y10             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y10             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y11             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y11             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y11             |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y11             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y11             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y12             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y12             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y12             |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y12             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y12             |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y12             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   29760 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y13             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y13             |      0 |      24 |      0 |   31680 |      0 |    7680 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y13             |      0 |      24 |      0 |   23040 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y13             |      0 |      24 |      0 |   28800 |      0 |    7200 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y13             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   27840 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       4 |      0 |       1 |
| X1Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y14             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      72 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X3Y14             |      0 |      24 |      0 |   21120 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y14             |      0 |      24 |      0 |   26880 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y14             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 |
+-----+----+----+----+----+----+----+
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  1 |  1 |  1 |  1 |  1 |  1 |
| Y8  |  1 |  1 |  2 |  2 |  2 |  9 |
| Y7  |  1 |  1 |  2 |  2 |  4 | 11 |
| Y6  |  1 |  1 |  3 |  4 |  6 |  8 |
| Y5  |  4 |  2 |  3 |  2 |  5 |  5 |
| Y4  |  2 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |  2 |  0 |  0 |  0 |  0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X3Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    1 |    24 |  4.17 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X5Y5              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X3Y6              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    1 |    24 |  4.17 |    3 |    24 | 12.50 |
| X5Y6              |    1 |    24 |  4.17 |    7 |    24 | 29.17 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X0Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X3Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    1 |    24 |  4.17 |    9 |    24 | 37.50 |    5 |    24 | 20.83 |    3 |    24 | 12.50 |
| X0Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X3Y8              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    5 |    24 | 20.83 |    7 |    24 | 29.17 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |
| X0Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                         |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+
| g0        | BUFG_GT/O       | X5Y8              | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |       4.000 | {0.000 2.000} | X2Y7     |       33108 |        0 |              0 |        0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+-------+---------+------+-------+---------+
|     | X0   | X1    | X2      | X3   | X4    | X5      |
+-----+------+-------+---------+------+-------+---------+
| Y14 |    0 |     0 |       0 |    0 |     0 |       0 |
| Y13 |    0 |     0 |       0 |    0 |     0 |       0 |
| Y12 |    0 |     0 |       0 |    0 |     0 |       0 |
| Y11 |    0 |     0 |       0 |    0 |     0 |       0 |
| Y10 |    0 |     0 |       0 |    0 |     0 |       0 |
| Y9  |  263 |    71 |     144 |    0 |    33 |       0 |
| Y8  |  508 |   771 |     920 |   79 |   474 |  (D) 98 |
| Y7  |  535 |  1520 | (R) 901 |  662 |   946 |    2804 |
| Y6  |  371 |   378 |     438 |  352 |  3666 |    5465 |
| Y5  |   28 |    80 |     160 |  100 |  4371 |    6970 |
| Y4  |    0 |     0 |       0 |    0 |     0 |       0 |
| Y3  |    0 |     0 |       0 |    0 |     0 |       0 |
| Y2  |    0 |     0 |       0 |    0 |     0 |       0 |
| Y1  |    0 |     0 |       0 |    0 |     0 |       0 |
| Y0  |    0 |     0 |       0 |    0 |     0 |       0 |
+-----+------+-------+---------+------+-------+---------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                          |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
| g1        | BUFG_GT/O       | X5Y8              | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |       4.000 | {0.000 2.000} | X2Y7     |        2737 |        0 |              0 |        8 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+-------+----+----+---------+
|     | X0 | X1 | X2    | X3 | X4 | X5      |
+-----+----+----+-------+----+----+---------+
| Y14 |  0 |  0 |     0 |  0 |  0 |       0 |
| Y13 |  0 |  0 |     0 |  0 |  0 |       0 |
| Y12 |  0 |  0 |     0 |  0 |  0 |       0 |
| Y11 |  0 |  0 |     0 |  0 |  0 |       0 |
| Y10 |  0 |  0 |     0 |  0 |  0 |       0 |
| Y9  |  0 |  0 |     0 |  0 |  0 |       0 |
| Y8  |  0 |  0 |     0 |  0 |  0 |  (D) 44 |
| Y7  |  0 |  0 | (R) 0 |  0 |  0 |     310 |
| Y6  |  0 |  0 |     0 |  0 |  0 |    1475 |
| Y5  |  0 |  0 |     0 |  0 |  0 |     916 |
| Y4  |  0 |  0 |     0 |  0 |  0 |       0 |
| Y3  |  0 |  0 |     0 |  0 |  0 |       0 |
| Y2  |  0 |  0 |     0 |  0 |  0 |       0 |
| Y1  |  0 |  0 |     0 |  0 |  0 |       0 |
| Y0  |  0 |  0 |     0 |  0 |  0 |       0 |
+-----+----+----+-------+----+----+---------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X5Y8              | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X5Y8     |          31 |        0 |              0 |        0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         |
+-----+----+----+----+----+----+------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                            | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                        |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X5Y8              | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X5Y7     |          13 |        0 |              0 |        0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4 | X5     |
+-----+----+----+----+----+----+--------+
| Y14 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  (D) 0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) 13 |
| Y6  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |      0 |
+-----+----+----+----+----+----+--------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                         |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X5Y8              | mcap_clk |       8.000 | {0.000 4.000} | X5Y5     |           1 |        0 |              0 |        0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4 | X5     |
+-----+----+----+----+----+----+--------+
| Y14 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  (D) 0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  (R) 1 |
| Y4  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |      0 |
+-----+----+----+----+----+----+--------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g5        | BUFG_GT/O       | X5Y6              | sys_clk |      10.000 | {0.000 5.000} | X5Y7     |        3508 |        0 |              0 |       10 | PicoFramework/core/pcie3_uscale_plus_x8/inst/ext_ch_gt_drpclk |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----------+
|     | X0 | X1 | X2 | X3 | X4 | X5       |
+-----+----+----+----+----+----+----------+
| Y14 |  0 |  0 |  0 |  0 |  0 |        0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |        0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |        0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |        0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |        0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |       90 |
| Y8  |  0 |  0 |  0 |  0 |  0 |     1583 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) 1708 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  (D) 137 |
| Y5  |  0 |  0 |  0 |  0 |  0 |        0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |        0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |        0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |        0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |        0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |        0 |
+-----+----+----+----+----+----+----------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock       | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+-------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g6        | BUFGCE/O        | X4Y5              | sys_picoclk |     240.000 | {0.000 120.000} | X4Y6     |        1983 |        0 |              0 |        0 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg_0 |
+-----------+-----------------+-------------------+-------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----------+------+
|     | X0 | X1 | X2 | X3 | X4       | X5   |
+-----+----+----+----+----+----------+------+
| Y14 |  0 |  0 |  0 |  0 |        0 |    0 |
| Y13 |  0 |  0 |  0 |  0 |        0 |    0 |
| Y12 |  0 |  0 |  0 |  0 |        0 |    0 |
| Y11 |  0 |  0 |  0 |  0 |        0 |    0 |
| Y10 |  0 |  0 |  0 |  0 |        0 |    0 |
| Y9  |  0 |  0 |  0 |  0 |        0 |    0 |
| Y8  |  0 |  0 |  0 |  0 |        0 |    0 |
| Y7  |  0 |  0 |  0 |  0 |      117 |  641 |
| Y6  |  0 |  0 |  0 |  2 |  (R) 843 |   95 |
| Y5  |  0 |  0 |  0 |  0 |  (D) 285 |    0 |
| Y4  |  0 |  0 |  0 |  0 |        0 |    0 |
| Y3  |  0 |  0 |  0 |  0 |        0 |    0 |
| Y2  |  0 |  0 |  0 |  0 |        0 |    0 |
| Y1  |  0 |  0 |  0 |  0 |        0 |    0 |
| Y0  |  0 |  0 |  0 |  0 |        0 |    0 |
+-----+----+----+----+----+----------+------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                        |
+-----------+-----------------+-------------------+----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
| g7        | BUFGCE/O        | X4Y6              | StreamToFlashCtl_clk |       8.000 | {0.000 4.000} | X4Y6     |        1279 |        0 |              0 |        0 | UserWrapper/StreamToFlashCtl/clk_gen/clk_o |
+-----------+-----------------+-------------------+----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-------------+-------+
|     | X0 | X1 | X2 | X3 | X4          | X5    |
+-----+----+----+----+----+-------------+-------+
| Y14 |  0 |  0 |  0 |  0 |           0 |     0 |
| Y13 |  0 |  0 |  0 |  0 |           0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |           0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |           0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |           0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |           0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |           0 |     0 |
| Y7  |  0 |  0 |  0 |  0 |           0 |     0 |
| Y6  |  0 |  0 |  0 |  0 | (R) (D) 193 |  1086 |
| Y5  |  0 |  0 |  0 |  0 |           0 |     0 |
| Y4  |  0 |  0 |  0 |  0 |           0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |           0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |           0 |     0 |
| Y1  |  0 |  0 |  0 |  0 |           0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |           0 |     0 |
+-----+----+----+----+----+-------------+-------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g8        | BUFGCE/O        | X2Y5              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X2Y5     |         458 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+----+-----------+------+----+----+
|     | X0   | X1 | X2        | X3   | X4 | X5 |
+-----+------+----+-----------+------+----+----+
| Y14 |    0 |  0 |         0 |    0 |  0 |  0 |
| Y13 |    0 |  0 |         0 |    0 |  0 |  0 |
| Y12 |    0 |  0 |         0 |    0 |  0 |  0 |
| Y11 |    0 |  0 |         0 |    0 |  0 |  0 |
| Y10 |    0 |  0 |         0 |    0 |  0 |  0 |
| Y9  |    0 |  0 |         0 |    0 |  0 |  0 |
| Y8  |    0 |  0 |         0 |    0 |  0 |  0 |
| Y7  |    0 |  0 |         0 |    0 |  0 |  0 |
| Y6  |    0 |  0 |         0 |  159 |  0 |  0 |
| Y5  |  299 |  0 | (R) (D) 0 |    0 |  0 |  0 |
| Y4  |    0 |  0 |         0 |    0 |  0 |  0 |
| Y3  |    0 |  0 |         0 |    0 |  0 |  0 |
| Y2  |    0 |  0 |         0 |    0 |  0 |  0 |
| Y1  |    0 |  0 |         0 |    0 |  0 |  0 |
| Y0  |    0 |  0 |         0 |    0 |  0 |  0 |
+-----+------+----+-----------+------+----+----+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                   |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------+
| g9        | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |         256 |        0 |              0 |        0 | stream_out_valid[2]_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------------+----+
|     | X0 | X1 | X2 | X3 | X4         | X5 |
+-----+----+----+----+----+------------+----+
| Y14 |  0 |  0 |  0 |  0 |          0 |  0 |
| Y13 |  0 |  0 |  0 |  0 |          0 |  0 |
| Y12 |  0 |  0 |  0 |  0 |          0 |  0 |
| Y11 |  0 |  0 |  0 |  0 |          0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |          0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |          0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |          0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |        168 |  0 |
| Y6  |  0 |  0 |  0 |  0 | (R) (D) 88 |  0 |
| Y5  |  0 |  0 |  0 |  0 |          0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |          0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |          0 |  0 |
| Y2  |  0 |  0 |  0 |  0 |          0 |  0 |
| Y1  |  0 |  0 |  0 |  0 |          0 |  0 |
| Y0  |  0 |  0 |  0 |  0 |          0 |  0 |
+-----+----+----+----+----+------------+----+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X5Y7              | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X5Y6     |          31 |        0 |              0 |        0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+--------+
|     | X0 | X1 | X2 | X3 | X4 | X5     |
+-----+----+----+----+----+----+--------+
| Y14 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |      0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  (D) 0 |
| Y6  |  0 |  0 |  0 |  0 |  0 | (R) 31 |
| Y5  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |      0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |      0 |
+-----+----+----+----+----+----+--------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X5Y7              | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X5Y7     |          31 |        0 |              0 |        0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         |
+-----+----+----+----+----+----+------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X5Y7              | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X5Y7     |          31 |        0 |              0 |        0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         |
+-----+----+----+----+----+----+------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X5Y7              | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X5Y7     |          31 |        0 |              0 |        0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         |
+-----+----+----+----+----+----+------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y7  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X5Y8              | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X5Y7     |          31 |        0 |              0 |        0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+---------+
|     | X0 | X1 | X2 | X3 | X4 | X5      |
+-----+----+----+----+----+----+---------+
| Y14 |  0 |  0 |  0 |  0 |  0 |       0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |       0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |       0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |       0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |       0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |       0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  (D) 15 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  (R) 16 |
| Y6  |  0 |  0 |  0 |  0 |  0 |       0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |       0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |       0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |       0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |       0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |       0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |       0 |
+-----+----+----+----+----+----+---------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X5Y8              | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X5Y8     |          31 |        0 |              0 |        0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         |
+-----+----+----+----+----+----+------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                  | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X5Y8              | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X5Y8     |          31 |        0 |              0 |        0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------------+
|     | X0 | X1 | X2 | X3 | X4 | X5         |
+-----+----+----+----+----+----+------------+
| Y14 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |          0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y8  |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |
| Y7  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |          0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |          0 |
+-----+----+----+----+----+----+------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
| g17       | BUFG_GT/O       | X0Y4              |       |             |               | X0Y3     |           5 |        0 |              0 |        8 | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk_in[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+--------+----+----+----+----+----+
|     | X0     | X1 | X2 | X3 | X4 | X5 |
+-----+--------+----+----+----+----+----+
| Y14 |      0 |  0 |  0 |  0 |  0 |  0 |
| Y13 |      0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |      0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |      0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |      0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |      0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |      0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |      0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |      0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |      5 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  (D) 4 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  (R) 0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |      4 |  0 |  0 |  0 |  0 |  0 |
| Y1  |      0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |      0 |  0 |  0 |  0 |  0 |  0 |
+-----+--------+----+----+----+----+----+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
| g18       | BUFG_GT/O       | X0Y4              |       |             |               | X0Y3     |           5 |        0 |              0 |        8 | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk_in[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+--------+----+----+----+----+----+
|     | X0     | X1 | X2 | X3 | X4 | X5 |
+-----+--------+----+----+----+----+----+
| Y14 |      0 |  0 |  0 |  0 |  0 |  0 |
| Y13 |      0 |  0 |  0 |  0 |  0 |  0 |
| Y12 |      0 |  0 |  0 |  0 |  0 |  0 |
| Y11 |      0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |      0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |      0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |      0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |      0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |      0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |      5 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  (D) 4 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  (R) 0 |  0 |  0 |  0 |  0 |  0 |
| Y2  |      4 |  0 |  0 |  0 |  0 |  0 |
| Y1  |      0 |  0 |  0 |  0 |  0 |  0 |
| Y0  |      0 |  0 |  0 |  0 |  0 |  0 |
+-----+--------+----+----+----+----+----+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
| g19       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        1399 |        0 |              0 |        0 | PicoFramework/app/PIO_EP/HdrAligner/load |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+------------+-------+
|     | X0 | X1 | X2 | X3 | X4         | X5    |
+-----+----+----+----+----+------------+-------+
| Y14 |  0 |  0 |  0 |  0 |          0 |     0 |
| Y13 |  0 |  0 |  0 |  0 |          0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |          0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |          0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |          0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |          0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |          0 |     0 |
| Y7  |  0 |  0 |  0 |  0 |          0 |     0 |
| Y6  |  0 |  0 |  0 |  0 | (R) (D) 44 |     9 |
| Y5  |  0 |  0 |  0 |  0 |        231 |  1115 |
| Y4  |  0 |  0 |  0 |  0 |          0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |          0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |          0 |     0 |
| Y1  |  0 |  0 |  0 |  0 |          0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |          0 |     0 |
+-----+----+----+----+----+------------+-------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
| g20       | BUFGCE/O        | X4Y5              |       |             |               | X4Y5     |        1061 |        0 |              0 |        0 | PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+-------+
|     | X0 | X1 | X2 | X3 | X4        | X5    |
+-----+----+----+----+----+-----------+-------+
| Y14 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y13 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y12 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y11 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |     0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |     0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |     0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |     0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |     0 |
| Y5  |  0 |  0 |  0 |  0 | (R) (D) 0 |  1061 |
| Y4  |  0 |  0 |  0 |  0 |         0 |     0 |
| Y3  |  0 |  0 |  0 |  0 |         0 |     0 |
| Y2  |  0 |  0 |  0 |  0 |         0 |     0 |
| Y1  |  0 |  0 |  0 |  0 |         0 |     0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |     0 |
+-----+----+----+----+----+-----------+-------+


30. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| g17       | 23    | BUFG_GT/O       | None       |           4 |               0 |  0 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk_in[0] |
| g18       | 22    | BUFG_GT/O       | None       |           4 |               0 |  0 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk_in[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| g17       | 23    | BUFG_GT/O       | None       |           4 |               0 |  0 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk_in[0] |
| g18       | 22    | BUFG_GT/O       | None       |           4 |               0 |  0 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk_in[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |          28 |               0 |  15 |      5 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK   |
| g8        | 8     | BUFGCE/O        | None       |         299 |               0 | 299 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                        |
| g17       | 23    | BUFG_GT/O       | None       |           5 |               0 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_rx_inst/rxusrclk_in[0] |
| g18       | 22    | BUFG_GT/O       | None       |           5 |               0 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | UserWrapper/UserModule/inputs/gen_links.gty_wrapper/example_wrapper_inst/gtwiz_userclk_tx_inst/txusrclk_in[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |          80 |               0 | 59 |     11 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


34. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         160 |               0 | 110 |     30 |   20 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


35. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         100 |               0 | 76 |     17 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |        4371 |               0 | 4170 |    177 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g6        | 2     | BUFGCE/O        | PBlock     |         285 |               0 |  283 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg_0                                                |
| g19       | 7     | BUFGCE/O        | PBlock     |           0 |             231 |  231 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/app/PIO_EP/HdrAligner/load                                                                     |
| g20+      | 9     | BUFGCE/O        | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q_0                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |        6970 |               0 | 6643 |    302 |   24 |    0 |   0 |  0 |    0 |   0 |       1 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1        | 20    | BUFG_GT/O       | PBlock     |         916 |               0 |  915 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g4        | 6     | BUFG_GT/O       | PBlock     |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK  |
| g19       | 7     | BUFGCE/O        | PBlock     |           0 |            1115 | 1115 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/app/PIO_EP/HdrAligner/load                                                                     |
| g20       | 9     | BUFGCE/O        | PBlock     |           0 |            1061 | 1061 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_7x_to_v1_6/rx_tdata_q_0                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         371 |               0 | 287 |     52 |   32 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         378 |               0 | 318 |     48 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         438 |               0 | 338 |     64 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g8+       | 8     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


41. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         352 |               0 | 304 |     36 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g6        | 2     | BUFGCE/O        | PBlock     |           2 |               0 |   2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg_0                                                |
| g8        | 8     | BUFGCE/O        | None       |         159 |               0 | 159 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


42. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |        3666 |               0 | 3436 |    206 |   24 |    2 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g6        | 2     | BUFGCE/O        | PBlock     |         843 |               0 |  843 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg_0                                                |
| g7        | 8     | BUFGCE/O        | None       |         193 |               0 |  191 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | UserWrapper/StreamToFlashCtl/clk_gen/clk_o                                                                   |
| g9        | 0     | BUFGCE/O        | None       |          88 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | stream_out_valid[2]_0                                                                                        |
| g19       | 7     | BUFGCE/O        | PBlock     |           0 |              44 |   44 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/app/PIO_EP/HdrAligner/load                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


43. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |        5465 |               0 | 5431 |     10 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                             |
| g5        | 0     | BUFG_GT/O       | PBlock     |         137 |               0 |  137 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                           |
| g1        | 20    | BUFG_GT/O       | PBlock     |        1475 |               0 | 1475 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                            |
| g6        | 2     | BUFGCE/O        | PBlock     |          95 |               0 |   95 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg_0                                                                                                                                                                                                                                                                                                                                           |
| g7        | 8     | BUFGCE/O        | None       |        1086 |               0 | 1083 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | UserWrapper/StreamToFlashCtl/clk_gen/clk_o                                                                                                                                                                                                                                                                                                                                                              |
| g10       | 22    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4+       | 6     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                             |
| g19       | 7     | BUFGCE/O        | PBlock     |           0 |               9 |    9 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/app/PIO_EP/HdrAligner/load                                                                                                                                                                                                                                                                                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X0Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         535 |               0 | 426 |     74 |   35 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


45. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |        1520 |               0 | 1476 |     32 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


46. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         901 |               0 | 795 |     70 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


47. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         662 |               0 | 612 |     38 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


48. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         946 |               0 | 862 |     60 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g6        | 2     | BUFGCE/O        | PBlock     |         117 |               0 | 117 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg_0                                                |
| g9        | 0     | BUFGCE/O        | None       |         168 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | stream_out_valid[2]_0                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |        2804 |               0 | 2749 |     31 |   23 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                             |
| g5        | 0     | BUFG_GT/O       | PBlock     |        1708 |               0 | 1693 |     10 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                           |
| g1        | 20    | BUFG_GT/O       | PBlock     |         310 |               0 |  306 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                            |
| g6        | 2     | BUFGCE/O        | PBlock     |         641 |               0 |  639 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg_0                                                                                                                                                                                                                                                                                                                                           |
| g10+      | 22    | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g11       | 21    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g12       | 8     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g13       | 23    | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g14       | 1     | BUFG_GT/O       | PBlock     |          16 |               0 |   16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g3        | 5     | BUFG_GT/O       | PBlock     |          13 |               0 |   13 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                              |
| g4+       | 6     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X0Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         508 |               0 | 396 |     76 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X1Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         771 |               0 | 719 |     40 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


52. Clock Region Cell Placement per Global Clock: Region X2Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         920 |               0 | 793 |     91 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |          79 |               0 | 68 |      6 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X4Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         474 |               0 | 378 |     72 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g1+       | 20    | BUFG_GT/O       | PBlock     |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X5Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |          98 |               0 |   67 |     16 |   15 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                             |
| g5        | 0     | BUFG_GT/O       | PBlock     |        1583 |               0 | 1573 |      5 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/ext_ch_gt_drpclk                                                                                                                                                                                                                                                                                                                                           |
| g1        | 20    | BUFG_GT/O       | PBlock     |          44 |               0 |   40 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                            |
| g14       | 1     | BUFG_GT/O       | PBlock     |          15 |               0 |   15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g15       | 8     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g16       | 3     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g2        | 4     | BUFG_GT/O       | PBlock     |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie3_uscale_plus_x8_gt_i/inst/gen_gtwizard_gtye4_top.pcie3_uscale_plus_x8_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/txoutclkmon |
| g3+       | 5     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                              |
| g4+       | 6     | BUFG_GT/O       | PBlock     |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


56. Clock Region Cell Placement per Global Clock: Region X0Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         263 |               0 | 196 |     41 |   26 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X1Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |          71 |               0 | 56 |      8 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


58. Clock Region Cell Placement per Global Clock: Region X2Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |         144 |               0 | 100 |     19 |   25 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X3Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0+       | 14    | BUFG_GT/O       | PBlock     |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


60. Clock Region Cell Placement per Global Clock: Region X4Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | PBlock     |          33 |               0 | 18 |      3 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


61. Clock Region Cell Placement per Global Clock: Region X5Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
| g5        | 0     | BUFG_GT/O       | PBlock     |          90 |               0 | 90 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | PicoFramework/core/pcie3_uscale_plus_x8/inst/ext_ch_gt_drpclk |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


