

================================================================
== Synthesis Summary Report of 'example'
================================================================
+ General Information: 
    * Date:           Tue Oct  5 21:09:41 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        hls_m_axi
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |                     Modules                    |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |           |     |
    |                     & Loops                    |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ example                                       |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|  6 (2%)|   -|  1251 (1%)|  1743 (3%)|    -|
    | + grp_example_Pipeline_1_fu_103                |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|       -|   -|   59 (~0%)|   83 (~0%)|    -|
    |  o Loop 1                                      |       -|   7.30|        -|          -|         3|        1|     -|       yes|       -|   -|          -|          -|    -|
    | + grp_example_Pipeline_VITIS_LOOP_38_1_fu_112  |       -|   1.49|      130|  1.300e+03|         -|      130|     -|        no|       -|   -|   58 (~0%)|  109 (~0%)|    -|
    |  o VITIS_LOOP_38_1                             |       -|   7.30|      128|  1.280e+03|         3|        1|   127|       yes|       -|   -|          -|          -|    -|
    | + grp_example_Pipeline_3_fu_120                |  Timing|  -0.00|        -|          -|         -|        -|     -|        no|       -|   -|  163 (~0%)|  146 (~0%)|    -|
    |  o Loop 1                                      |       -|   7.30|        -|          -|         3|        1|     -|       yes|       -|   -|          -|          -|    -|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | inout     | pointer  |
| length   | in        | int      |
| value    | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------------+-----------+----------+-----------------------+
| Argument | HW Name                | HW Type   | HW Usage | HW Info               |
+----------+------------------------+-----------+----------+-----------------------+
| a        | m_axi_gmem             | interface |          |                       |
| a        | s_axi_control a_1      | register  | offset   | offset=0x10, range=32 |
| a        | s_axi_control a_2      | register  | offset   | offset=0x14, range=32 |
| length   | s_axi_control length_r | register  |          | offset=0x1c, range=32 |
| value    | s_axi_control value_r  | register  |          | offset=0x24, range=32 |
+----------+------------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================

