<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_32_BITS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_32_BITS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_32_BITS.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MUX_32_BITS_TESTBENCH.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MUX_32_BITS_TESTBENCH.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_32_BITS_TESTBENCH.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX_32_BITS_TESTBENCH.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_32_BITS_TESTBENCH.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX_32_BITS_TESTBENCH.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MUX_32_BITS_TESTBENCH.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MUX_32_BITS_TESTBENCH.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MUX_32_BITS_TESTBENCH_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX_32_BITS_TESTBENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_32_BITS_TESTBENCH_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MUX_32_BITS_TESTBENCH_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MUX_32_BITS_TESTBENCH_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MUX_5_BITS_TESTBENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_5_BITS_TESTBENCH_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROGRAM_COUNTER.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PROGRAM_COUNTER.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PROGRAM_COUNTER.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PROGRAM_COUNTER_TESTBENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PROGRAM_COUNTER_TESTBENCH_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SHIFTLEFT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SHIFTLEFT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SHIFTLEFT.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SHIFTLEFT_TESTBENCH.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SHIFTLEFT_TESTBENCH.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SHIFTLEFT_TESTBENCH.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SHIFTLEFT_TESTBENCH.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SHIFTLEFT_TESTBENCH.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SHIFTLEFT_TESTBENCH_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SHIFTLEFT_TESTBENCH_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SHIFTLEFT_TESTBENCH_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SHIFTLEFT_TESTBENCH_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="add.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="add.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="add.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="add.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="add.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="add.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="add.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="add.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="add.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="add.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="add.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="add.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="add.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="add.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="add.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="add.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="add.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="add.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="add.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="add.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="add.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="add.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="add.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="add.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="add_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="add_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="add_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="add_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="add_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="add_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="add_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="add_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="add_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="add_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adder_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="left_shift_3d_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="left_shift_3d_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/add_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/add_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_left_32b.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="shift_left_32b.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="shift_left_32b.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sign_extender.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sign_extender.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sign_extender.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sign_extender_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sign_extender_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sign_extender_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sign_extender_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1598297062" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1598297062">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1597851499" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1597851499">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598456555" xil_pn:in_ck="413100652136096963" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1598456555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Practica 1/MUX_32_BITS.vhd"/>
      <outfile xil_pn:name="../Practica 1/MUX_32_BITS_TESTBENCH.vhd"/>
      <outfile xil_pn:name="../Practica 1/MUX_5_BITS.vhd"/>
      <outfile xil_pn:name="../Practica 1/MUX_5_BITS_TESTBENCH.vhd"/>
      <outfile xil_pn:name="../Practica 1/PROGRAM_COUNTER.vhd"/>
      <outfile xil_pn:name="../Practica 1/PROGRAM_COUNTER_TESTBENCH.vhd"/>
      <outfile xil_pn:name="../Practica 1/SHIFTLEFT.vhd"/>
      <outfile xil_pn:name="../Practica 1/SHIFTLEFT_TESTBENCH.vhd"/>
      <outfile xil_pn:name="add.vhd"/>
      <outfile xil_pn:name="add_tb.vhd"/>
      <outfile xil_pn:name="left_shift_3d_tb.vhd"/>
      <outfile xil_pn:name="shift_left_32b.vhd"/>
      <outfile xil_pn:name="sign_extender.vhd"/>
      <outfile xil_pn:name="sign_extender_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1598458311" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3694855043401139142" xil_pn:start_ts="1598458311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598458311" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8953018442335238984" xil_pn:start_ts="1598458311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598291406" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1734399237886817031" xil_pn:start_ts="1598291406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598456555" xil_pn:in_ck="413100652136096963" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1598456555">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Practica 1/MUX_32_BITS.vhd"/>
      <outfile xil_pn:name="../Practica 1/MUX_32_BITS_TESTBENCH.vhd"/>
      <outfile xil_pn:name="../Practica 1/MUX_5_BITS.vhd"/>
      <outfile xil_pn:name="../Practica 1/MUX_5_BITS_TESTBENCH.vhd"/>
      <outfile xil_pn:name="../Practica 1/PROGRAM_COUNTER.vhd"/>
      <outfile xil_pn:name="../Practica 1/PROGRAM_COUNTER_TESTBENCH.vhd"/>
      <outfile xil_pn:name="../Practica 1/SHIFTLEFT.vhd"/>
      <outfile xil_pn:name="../Practica 1/SHIFTLEFT_TESTBENCH.vhd"/>
      <outfile xil_pn:name="add.vhd"/>
      <outfile xil_pn:name="add_tb.vhd"/>
      <outfile xil_pn:name="left_shift_3d_tb.vhd"/>
      <outfile xil_pn:name="shift_left_32b.vhd"/>
      <outfile xil_pn:name="sign_extender.vhd"/>
      <outfile xil_pn:name="sign_extender_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1598458314" xil_pn:in_ck="413100652136096963" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1811663551425173972" xil_pn:start_ts="1598458311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sign_extender_tb_beh.prj"/>
      <outfile xil_pn:name="sign_extender_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1598458314" xil_pn:in_ck="1111100876671210124" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8610498888070085663" xil_pn:start_ts="1598458314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sign_extender_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1598298498" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1598298498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598298498" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4074195188895441930" xil_pn:start_ts="1598298498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598298498" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1734399237886817031" xil_pn:start_ts="1598298498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598298498" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1598298498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598298498" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6854609465083439180" xil_pn:start_ts="1598298498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598298498" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1970394750418412204" xil_pn:start_ts="1598298498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598298498" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8394156522663884099" xil_pn:start_ts="1598298498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598298506" xil_pn:in_ck="2617885122667164620" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8097023298869497006" xil_pn:start_ts="1598298498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="add.lso"/>
      <outfile xil_pn:name="add.ngc"/>
      <outfile xil_pn:name="add.ngr"/>
      <outfile xil_pn:name="add.prj"/>
      <outfile xil_pn:name="add.stx"/>
      <outfile xil_pn:name="add.syr"/>
      <outfile xil_pn:name="add.xst"/>
      <outfile xil_pn:name="add_tb_stx_beh.prj"/>
      <outfile xil_pn:name="add_xst.xrpt"/>
      <outfile xil_pn:name="adder_tb_beh.prj"/>
      <outfile xil_pn:name="adder_tb_stx_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1598298507" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6561767741568623871" xil_pn:start_ts="1598298506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1598298512" xil_pn:in_ck="129306300783" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="417129151193095108" xil_pn:start_ts="1598298507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="add.bld"/>
      <outfile xil_pn:name="add.ngd"/>
      <outfile xil_pn:name="add_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1598298527" xil_pn:in_ck="129306300784" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1619383712491110751" xil_pn:start_ts="1598298512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="add.pcf"/>
      <outfile xil_pn:name="add_map.map"/>
      <outfile xil_pn:name="add_map.mrp"/>
      <outfile xil_pn:name="add_map.ncd"/>
      <outfile xil_pn:name="add_map.ngm"/>
      <outfile xil_pn:name="add_map.xrpt"/>
      <outfile xil_pn:name="add_summary.xml"/>
      <outfile xil_pn:name="add_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1598298536" xil_pn:in_ck="153349144325494921" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6937897011652631087" xil_pn:start_ts="1598298527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="add.ncd"/>
      <outfile xil_pn:name="add.pad"/>
      <outfile xil_pn:name="add.par"/>
      <outfile xil_pn:name="add.ptwx"/>
      <outfile xil_pn:name="add.unroutes"/>
      <outfile xil_pn:name="add.xpi"/>
      <outfile xil_pn:name="add_pad.csv"/>
      <outfile xil_pn:name="add_pad.txt"/>
      <outfile xil_pn:name="add_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1598298542" xil_pn:in_ck="129306300652" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1598298536">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="add.bgn"/>
      <outfile xil_pn:name="add.bit"/>
      <outfile xil_pn:name="add.drc"/>
      <outfile xil_pn:name="add.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1598298536" xil_pn:in_ck="129306300652" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1598298533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="add.twr"/>
      <outfile xil_pn:name="add.twx"/>
    </transform>
    <transform xil_pn:end_ts="1598295806" xil_pn:in_ck="129306300784" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1598295804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1598297302" xil_pn:in_ck="129306300783" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-2855599674774302098" xil_pn:start_ts="1598297301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
