QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 18:16:04 on Mar 26,2025
vlog -sv -lint "+incdir+../../rtl" "+incdir+./tb" "+incdir+./sv/test" "+incdir+./sv/seq" "+incdir+../lib" "+incdir+../lib/agent" "+incdir+../lib/interface" ../../rtl/cache_rtl_def.sv ../../rtl/fsm_cpu_req_ctrl.sv ../../rtl/fsm_bus_req_ctrl.sv ../../rtl/cache_mem.sv ../lib/cache_lib_pkg.svh sv/cache_test_pkg.svh ../lib/interface/cache_if.sv tb/cache_mem_tb_top.sv -l run_dir/cache_base_test.log 
-- Compiling module fsm_cpu_req_ctrl
-- Compiling module fsm_bus_req_ctrl
-- Compiling module cache_mem
-- Compiling package cache_lib_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) ../lib/cache_lib_pkg.svh(6): Using implicit +incdir+E:/questaSim/main/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
** Warning: ** while parsing file included at ../lib/cache_lib_pkg.svh(12)
** at ../lib/agent/cache_sequencer.sv(5): (vlog-2181) Use of a parameterized class uvm_sequencer as a type creates a default specialization.
** Warning: ** while parsing file included at ../lib/cache_lib_pkg.svh(13)
** at ../lib/agent/cache_driver.sv(6): (vlog-2181) Use of a parameterized class uvm_driver as a type creates a default specialization.
-- Compiling package cache_test_pkg
-- Importing package cache_lib_pkg
** Warning: ** while parsing file included at sv/cache_test_pkg.svh(11)
** at ./sv/seq/cache_base_seq.sv(5): (vlog-2181) Use of a parameterized class uvm_sequence as a type creates a default specialization.
-- Compiling interface cache_if
-- Compiling module cache_mem_tb_top
-- Importing package cache_test_pkg

Top level modules:
	cache_mem_tb_top
End time: 18:16:04 on Mar 26,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 3
Reading E:/questaSim/main/tcl/vsim/pref.tcl

 10.6c

 vsim work.cache_mem_tb_top "+UVM_TESTNAME=cache_base_test" -nodpiexports -novopt -sv_seed random -wlf wave_dir/cache_base_test.wlf -do " log -r /*; run -all; quit;" 
 Start time: 18:16:17 on Mar 26,2025
 ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
 //  Questa Sim-64
 //  Version 10.6c win64 Jul 26 2017
 //
 //  Copyright 1991-2017 Mentor Graphics Corporation
 //  All Rights Reserved.
 //
 //  QuestaSim and its associated documentation contain trade
 //  secrets and commercial or financial information that are the property of
 //  Mentor Graphics Corporation and are privileged, confidential,
 //  and exempt from disclosure under the Freedom of Information Act,
 //  5 U.S.C. Section 552. Furthermore, this information
 //  is prohibited from disclosure under the Trade Secrets Act,
 //  18 U.S.C. Section 1905.
 //
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_tb_top
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_test_pkg
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_if
 Loading sv_std.std
 Loading work.cache_if
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_lib_pkg
 Loading mtiUvm.uvm_pkg
 Loading work.cache_lib_pkg
 Loading work.cache_test_pkg
 Loading work.cache_mem_tb_top
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem
 Loading work.cache_mem
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.fsm_cpu_req_ctrl
 Loading work.fsm_cpu_req_ctrl
 Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.fsm_bus_req_ctrl
 Loading work.fsm_bus_req_ctrl
 Loading mtiUvm.questa_uvm_pkg
 ** Warning: (vsim-3015) tb/cache_mem_tb_top.sv(43): [PCDPC] - Port size (64) does not match connection size (32) for port 'cpu2cac_addr'. The port definition is at: ../lib/interface/cache_if.sv(20).
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/cac_if File: ../lib/interface/cache_if.sv
 ** Warning: (vsim-3015) tb/cache_mem_tb_top.sv(43): [PCDPC] - Port size (58) does not match connection size (26) for port 'bus2cac_addr'. The port definition is at: ../lib/interface/cache_if.sv(28).
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/cac_if File: ../lib/interface/cache_if.sv
 ** Warning: (vsim-3015) tb/cache_mem_tb_top.sv(43): [PCDPC] - Port size (58) does not match connection size (26) for port 'cac2bus_addr'. The port definition is at: ../lib/interface/cache_if.sv(33).
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/cac_if File: ../lib/interface/cache_if.sv
 Loading E:/questaSim/main/uvm-1.1d\win64\uvm_dpi.dll
 Sv_Seed = 2728153854
  run -all
 ----------------------------------------------------------------
 UVM-1.1d
 (C) 2007-2013 Mentor Graphics Corporation
 (C) 2007-2013 Cadence Design Systems, Inc.
 (C) 2006-2013 Synopsys, Inc.
 (C) 2011-2013 Cypress Semiconductor Corp.
 ----------------------------------------------------------------
 
   ***********       IMPORTANT RELEASE NOTES         ************
 
   You are using a version of the UVM library that has been compiled
   with `UVM_NO_DEPRECATED undefined.
   See http://www.eda.org/svdb/view.php?id=3313 for more details.
 
   You are using a version of the UVM library that has been compiled
   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
   See http://www.eda.org/svdb/view.php?id=3770 for more details.
 
       (Specify +UVM_NO_RELNOTES to turn off this notice)
 
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(69): Index xxxxxxxxxx into array dimension [0:1023] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(70): Index xxxxxxxxxx into array dimension [0:1023] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(84): Index xxxxxxxxxx into array dimension [0:1023] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(85): Index xxxxxxxxxx into array dimension [0:1023] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(95): Index xxxxxxxxxx into array dimension [0:1023] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(96): Index xxxxxxxxxx into array dimension [0:1023] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
 UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(111): Index xxxxxxxxxx into array dimension [0:1023] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(120): Index xxxxxxxxxx into array dimension [0:1023] is out of bounds.
    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
 hello from cache_mem_tb
 UVM_INFO @ 0: reporter [RNTST] Running test cache_base_test...
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(111): Index zzzzzzzzzz into array dimension [0:1023] is out of bounds.
    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(120): Index zzzzzzzzzz into array dimension [0:1023] is out of bounds.
    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
 UVM_WARNING @ 0: uvm_test_top [UVM_DEPRECATED] build()/build_phase() has been called explicitly, outside of the phasing system. This usage of build is deprecated and may lead to unexpected behavior.
 UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
 --------------------------------------------------------------
 Name                       Type                    Size  Value
 --------------------------------------------------------------
 uvm_test_top               cache_base_test         -     @471 
   m_cov                    cache_coverage          -     @485 
   m_env                    cache_env               -     @478 
     m_req_agt              cache_active_agent      -     @492 
       m_drv                cache_driver            -     @507 
         rsp_port           uvm_analysis_port       -     @522 
         seq_item_port      uvm_seq_item_pull_port  -     @514 
       m_mon                cache_active_monitor    -     @639 
       m_sqr                cache_sequencer         -     @530 
         rsp_export         uvm_analysis_export     -     @537 
         seq_item_export    uvm_seq_item_pull_imp   -     @631 
         arbitration_queue  array                   0     -    
         lock_queue         array                   0     -    
         num_last_reqs      integral                32    'd1  
         num_last_rsps      integral                32    'd1  
     m_rsp_agt              cache_passive_agent     -     @499 
       m_mon                cache_passive_monitor   -     @653 
 --------------------------------------------------------------
 
 UVM_INFO ./sv/test/cache_base_test.sv(38) @ 0: uvm_test_top [cache_base_test] Start test
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(111): Index zzzzzzzzzz into array dimension [0:1023] is out of bounds.
    Time: 5 ns  Iteration: 2  Instance: /cache_mem_tb_top/dut
 ** Warning: (vsim-8233) ../../rtl/cache_mem.sv(120): Index zzzzzzzzzz into array dimension [0:1023] is out of bounds.
    Time: 5 ns  Iteration: 2  Instance: /cache_mem_tb_top/dut
 UVM_INFO ./sv/seq/cache_base_seq.sv(19) @ 50: uvm_test_top.m_env.m_req_agt.m_sqr@@`THIS_CLASS [cache_base_seq] Sequence start
 UVM_INFO ./sv/seq/cache_base_seq.sv(21) @ 50: uvm_test_top.m_env.m_req_agt.m_sqr@@`THIS_CLASS [cache_base_seq] Write: 0, Addr: 8227317f8ee6ed09, Data 3cb383786b15fd60c96993f150ca19232028716f3ec89eee643a2af8bad2a02551024d29227ee46af17b0a5411e4f5bd41b8889f47e2e5c0eec92237d72d301b
 UVM_INFO ./sv/seq/cache_base_seq.sv(23) @ 100: uvm_test_top.m_env.m_req_agt.m_sqr@@`THIS_CLASS [cache_base_seq] Sequence complete
 UVM_INFO ./sv/test/cache_base_test.sv(44) @ 100: uvm_test_top [cache_base_test] Complete test
 
 --- UVM Report Summary ---
 
 ** Report counts by severity
 UVM_INFO :    9
 UVM_WARNING :    1
 UVM_ERROR :    0
 UVM_FATAL :    0
 ** Report counts by id
 [Questa UVM]     2
 [RNTST]     1
 [UVMTOP]     1
 [UVM_DEPRECATED]     1
 [cache_base_seq]     3
 [cache_base_test]     2
 ** Note: $finish    : E:/questaSim/main/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
    Time: 100 ns  Iteration: 102  Instance: /cache_mem_tb_top
 End time: 18:16:21 on Mar 26,2025, Elapsed time: 0:00:04
 Errors: 0, Warnings: 16
