<stg><name>ntt</name>


<trans_list>

<trans id="611" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="9" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="10" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="12" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="17" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="18" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="20" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="25" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="26" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="28" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="33" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="34" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="36" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="41" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="42" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="44" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="49" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="50" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="52" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="57" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="60" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="65" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %p) nounwind, !map !244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ntt_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j = phi i32 [ 0, %0 ], [ %tmp_14, %3 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %k_1 = phi i2 [ 1, %0 ], [ %k_2, %3 ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %exitcond1 = icmp eq i2 %k_1, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %1, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %k_2 = add i2 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="2">
<![CDATA[
:1  %tmp_3 = zext i2 %k_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %zetas_addr = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="zetas_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load = load i23* %zetas_addr, align 4

]]></Node>
<StgValue><ssdm name="zetas_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load = load i23* %zetas_addr, align 4

]]></Node>
<StgValue><ssdm name="zetas_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4 = add i32 %j, 128

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5 = icmp ugt i32 %j, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %start = select i1 %tmp_5, i32 %j, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="start"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="55" op_0_bw="23">
<![CDATA[
:7  %tmp_6_cast = zext i23 %zetas_load to i55

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1 = phi i32 [ %j, %5 ], [ %j_1, %6 ]

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8 = icmp ult i32 %j1, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8, label %6, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_9 = add i32 128, %j1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_s = zext i32 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_addr = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load = load i32* %p_addr, align 4

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
:30  %tmp_10 = zext i32 %j1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %p_addr_1 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="p_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %j_1 = add i32 1, %j1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = add i32 %start, 128

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load = load i32* %p_addr, align 4

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="55" op_0_bw="32">
<![CDATA[
:5  %tmp_20_cast = zext i32 %p_load to i55

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:6  %a_assign = mul i55 %tmp_6_cast, %tmp_20_cast

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="55">
<![CDATA[
:7  %temp = trunc i55 %a_assign to i32

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="55">
<![CDATA[
:8  %tmp_21 = trunc i55 %a_assign to i6

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="55">
<![CDATA[
:10  %tmp_24 = trunc i55 %a_assign to i9

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="55">
<![CDATA[
:12  %tmp_27 = trunc i55 %a_assign to i19

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:9  %tmp_i = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_21, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
:11  %tmp_i_5 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_24, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i_5"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:13  %tmp_1_i = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_27, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_neg_i = sub i32 %tmp_i_5, %temp

]]></Node>
<StgValue><ssdm name="sum_neg_i"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %sum3_neg_i = sub i32 %sum_neg_i, %tmp_i

]]></Node>
<StgValue><ssdm name="sum3_neg_i"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_1 = sub i32 %sum3_neg_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="55" op_0_bw="32">
<![CDATA[
:17  %t_cast = zext i32 %temp_1 to i55

]]></Node>
<StgValue><ssdm name="t_cast"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
:18  %tmp_2_i = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_1, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="56" op_0_bw="55">
<![CDATA[
:19  %tmp_2_i_cast = zext i55 %tmp_2_i to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i_cast"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
:20  %tmp_3_i = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_1, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="57" op_0_bw="45">
<![CDATA[
:21  %tmp_3_i_cast = zext i45 %tmp_3_i to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i_cast"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:22  %tmp1 = add i55 %t_cast, %a_assign

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="56" op_0_bw="55">
<![CDATA[
:23  %tmp1_cast = zext i55 %tmp1 to i56

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:24  %tmp_5_i = add i56 %tmp_2_i_cast, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="57" op_0_bw="56">
<![CDATA[
:25  %tmp_5_i_cast = zext i56 %tmp_5_i to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i_cast"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:26  %t = sub i57 %tmp_5_i_cast, %tmp_3_i_cast

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_7 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_1 = load i32* %p_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_load_1"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_2 = load i32* %p_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="25">
<![CDATA[
:28  %tmp_6 = sext i25 %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="26" op_0_bw="25">
<![CDATA[
:29  %tmp_20_cast1 = sext i25 %tmp_7 to i26

]]></Node>
<StgValue><ssdm name="tmp_20_cast1"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_1 = load i32* %p_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_load_1"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:33  %tmp_11 = sub i26 16760834, %tmp_20_cast1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="26">
<![CDATA[
:34  %tmp_11_cast = sext i26 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_12 = add i32 %tmp_11_cast, %p_load_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:36  store i32 %tmp_12, i32* %p_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_2 = load i32* %p_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_load_2"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13 = add i32 %tmp_6, %p_load_2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:39  store i32 %tmp_13, i32* %p_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_s = phi i32 [ 0, %1 ], [ %tmp_14_1, %9 ]

]]></Node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %k_1_1 = phi i3 [ 2, %1 ], [ %k_2_1, %9 ]

]]></Node>
<StgValue><ssdm name="k_1_1"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond2 = icmp eq i3 %k_1_1, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %7, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %k_2_1 = add i3 %k_1_1, 1

]]></Node>
<StgValue><ssdm name="k_2_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="3">
<![CDATA[
:1  %tmp_3_1 = zext i3 %k_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %zetas_addr_1 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_1

]]></Node>
<StgValue><ssdm name="zetas_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_1 = load i23* %zetas_addr_1, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_1"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="150" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_1 = load i23* %zetas_addr_1, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_1"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_1 = add i32 %j_s, 64

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_1 = icmp ugt i32 %j_s, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %start_1 = select i1 %tmp_5_1, i32 %j_s, i32 %tmp_4_1

]]></Node>
<StgValue><ssdm name="start_1"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="55" op_0_bw="23">
<![CDATA[
:7  %tmp_6_1_cast = zext i23 %zetas_load_1 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_1_cast"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_1 = phi i32 [ %j_s, %11 ], [ %j_1_1, %12 ]

]]></Node>
<StgValue><ssdm name="j1_1"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_1 = icmp ult i32 %j1_1, %tmp_4_1

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_1, label %12, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_9_1 = add i32 64, %j1_1

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_1_8 = zext i32 %tmp_9_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_addr_2 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_1_8

]]></Node>
<StgValue><ssdm name="p_addr_2"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_8 = load i32* %p_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_load_8"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
:30  %tmp_10_1 = zext i32 %j1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %p_addr_3 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_1

]]></Node>
<StgValue><ssdm name="p_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %j_1_1 = add i32 1, %j1_1

]]></Node>
<StgValue><ssdm name="j_1_1"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_1 = add i32 %start_1, 64

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_8 = load i32* %p_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_load_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="55" op_0_bw="32">
<![CDATA[
:5  %tmp_2_1_cast = zext i32 %p_load_8 to i55

]]></Node>
<StgValue><ssdm name="tmp_2_1_cast"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:6  %a_assign_1 = mul i55 %tmp_6_1_cast, %tmp_2_1_cast

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="55">
<![CDATA[
:7  %temp_2 = trunc i55 %a_assign_1 to i32

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="55">
<![CDATA[
:8  %tmp_33 = trunc i55 %a_assign_1 to i6

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="55">
<![CDATA[
:10  %tmp_36 = trunc i55 %a_assign_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="19" op_0_bw="55">
<![CDATA[
:12  %tmp_39 = trunc i55 %a_assign_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:9  %tmp_i1 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_33, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
:11  %tmp_i1_9 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_36, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i1_9"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:13  %tmp_1_i1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_39, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_neg_i1 = sub i32 %tmp_i1_9, %temp_2

]]></Node>
<StgValue><ssdm name="sum_neg_i1"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %sum3_neg_i1 = sub i32 %sum_neg_i1, %tmp_i1

]]></Node>
<StgValue><ssdm name="sum3_neg_i1"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_3 = sub i32 %sum3_neg_i1, %tmp_1_i1

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="55" op_0_bw="32">
<![CDATA[
:17  %t_3_cast = zext i32 %temp_3 to i55

]]></Node>
<StgValue><ssdm name="t_3_cast"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
:18  %tmp_2_i1 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_3, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="56" op_0_bw="55">
<![CDATA[
:19  %tmp_2_i1_cast = zext i55 %tmp_2_i1 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i1_cast"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
:20  %tmp_3_i1 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_3, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="57" op_0_bw="45">
<![CDATA[
:21  %tmp_3_i1_cast = zext i45 %tmp_3_i1 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i1_cast"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:22  %tmp2 = add i55 %t_3_cast, %a_assign_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="56" op_0_bw="55">
<![CDATA[
:23  %tmp2_cast = zext i55 %tmp2 to i56

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:24  %tmp_5_i1 = add i56 %tmp_2_i1_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="57" op_0_bw="56">
<![CDATA[
:25  %tmp_5_i1_cast = zext i56 %tmp_5_i1 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i1_cast"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:26  %t_1 = sub i57 %tmp_5_i1_cast, %tmp_3_i1_cast

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_20 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_1, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_9 = load i32* %p_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_load_9"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_10 = load i32* %p_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_load_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="25">
<![CDATA[
:28  %tmp_22 = sext i25 %tmp_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="26" op_0_bw="25">
<![CDATA[
:29  %tmp_23_cast = sext i25 %tmp_20 to i26

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_9 = load i32* %p_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_load_9"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:33  %tmp_11_1 = sub i26 16760834, %tmp_23_cast

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="26">
<![CDATA[
:34  %tmp_11_1_cast = sext i26 %tmp_11_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_1_cast"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_12_1 = add i32 %tmp_11_1_cast, %p_load_9

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:36  store i32 %tmp_12_1, i32* %p_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_10 = load i32* %p_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_load_10"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13_1 = add i32 %tmp_22, %p_load_10

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:39  store i32 %tmp_13_1, i32* %p_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_2 = phi i32 [ 0, %7 ], [ %tmp_14_2, %15 ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %k_1_2 = phi i4 [ 4, %7 ], [ %k_2_2, %15 ]

]]></Node>
<StgValue><ssdm name="k_1_2"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %exitcond3 = icmp eq i4 %k_1_2, -8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %13, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %k_2_2 = add i4 %k_1_2, 1

]]></Node>
<StgValue><ssdm name="k_2_2"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_3_2 = zext i4 %k_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %zetas_addr_2 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_2

]]></Node>
<StgValue><ssdm name="zetas_addr_2"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_2 = load i23* %zetas_addr_2, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_2"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="218" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_2 = load i23* %zetas_addr_2, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_2"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_2 = add i32 %j_2, 32

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_2 = icmp ugt i32 %j_2, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %start_2 = select i1 %tmp_5_2, i32 %j_2, i32 %tmp_4_2

]]></Node>
<StgValue><ssdm name="start_2"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="55" op_0_bw="23">
<![CDATA[
:7  %tmp_6_2_cast = zext i23 %zetas_load_2 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_2_cast"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_2 = phi i32 [ %j_2, %17 ], [ %j_1_2, %18 ]

]]></Node>
<StgValue><ssdm name="j1_2"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_2 = icmp ult i32 %j1_2, %tmp_4_2

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_2, label %18, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_9_2 = add i32 32, %j1_2

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_2_12 = zext i32 %tmp_9_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_2_12"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_addr_4 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_2_12

]]></Node>
<StgValue><ssdm name="p_addr_4"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_11 = load i32* %p_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_load_11"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="32">
<![CDATA[
:30  %tmp_10_2 = zext i32 %j1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %p_addr_5 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_2

]]></Node>
<StgValue><ssdm name="p_addr_5"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %j_1_2 = add i32 1, %j1_2

]]></Node>
<StgValue><ssdm name="j_1_2"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_2 = add i32 %start_2, 32

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="236" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_11 = load i32* %p_addr_4, align 4

]]></Node>
<StgValue><ssdm name="p_load_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="237" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="55" op_0_bw="32">
<![CDATA[
:5  %tmp_2_2_cast = zext i32 %p_load_11 to i55

]]></Node>
<StgValue><ssdm name="tmp_2_2_cast"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:6  %a_assign_2 = mul i55 %tmp_6_2_cast, %tmp_2_2_cast

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="239" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="55">
<![CDATA[
:7  %temp_4 = trunc i55 %a_assign_2 to i32

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="240" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="55">
<![CDATA[
:8  %tmp_43 = trunc i55 %a_assign_2 to i6

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="55">
<![CDATA[
:10  %tmp_44 = trunc i55 %a_assign_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="19" op_0_bw="55">
<![CDATA[
:12  %tmp_45 = trunc i55 %a_assign_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="243" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:9  %tmp_i2 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_43, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
:11  %tmp_i2_13 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_44, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i2_13"/></StgValue>
</operation>

<operation id="245" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:13  %tmp_1_i2 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_45, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i2"/></StgValue>
</operation>

<operation id="246" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_neg_i2 = sub i32 %tmp_i2_13, %temp_4

]]></Node>
<StgValue><ssdm name="sum_neg_i2"/></StgValue>
</operation>

<operation id="247" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %sum3_neg_i2 = sub i32 %sum_neg_i2, %tmp_i2

]]></Node>
<StgValue><ssdm name="sum3_neg_i2"/></StgValue>
</operation>

<operation id="248" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_5 = sub i32 %sum3_neg_i2, %tmp_1_i2

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="55" op_0_bw="32">
<![CDATA[
:17  %t_6_cast = zext i32 %temp_5 to i55

]]></Node>
<StgValue><ssdm name="t_6_cast"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
:18  %tmp_2_i2 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_5, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i2"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="56" op_0_bw="55">
<![CDATA[
:19  %tmp_2_i2_cast = zext i55 %tmp_2_i2 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i2_cast"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
:20  %tmp_3_i2 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_5, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i2"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="57" op_0_bw="45">
<![CDATA[
:21  %tmp_3_i2_cast = zext i45 %tmp_3_i2 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i2_cast"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:22  %tmp3 = add i55 %t_6_cast, %a_assign_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="56" op_0_bw="55">
<![CDATA[
:23  %tmp3_cast = zext i55 %tmp3 to i56

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:24  %tmp_5_i2 = add i56 %tmp_2_i2_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i2"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="57" op_0_bw="56">
<![CDATA[
:25  %tmp_5_i2_cast = zext i56 %tmp_5_i2 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i2_cast"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:26  %t_2 = sub i57 %tmp_5_i2_cast, %tmp_3_i2_cast

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_23 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_2, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_12 = load i32* %p_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_load_12"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_13 = load i32* %p_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_load_13"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="262" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="25">
<![CDATA[
:28  %tmp_25 = sext i25 %tmp_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="26" op_0_bw="25">
<![CDATA[
:29  %tmp_26_cast = sext i25 %tmp_23 to i26

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_12 = load i32* %p_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_load_12"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:33  %tmp_11_2 = sub i26 16760834, %tmp_26_cast

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="26">
<![CDATA[
:34  %tmp_11_2_cast = sext i26 %tmp_11_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_2_cast"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_12_2 = add i32 %tmp_11_2_cast, %p_load_12

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:36  store i32 %tmp_12_2, i32* %p_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_13 = load i32* %p_addr_5, align 4

]]></Node>
<StgValue><ssdm name="p_load_13"/></StgValue>
</operation>

<operation id="271" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13_2 = add i32 %tmp_25, %p_load_13

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="272" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:39  store i32 %tmp_13_2, i32* %p_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="274" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_3 = phi i32 [ 0, %13 ], [ %tmp_14_3, %21 ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k_1_3 = phi i5 [ 8, %13 ], [ %k_2_3, %21 ]

]]></Node>
<StgValue><ssdm name="k_1_3"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond4 = icmp eq i5 %k_1_3, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %19, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %k_2_3 = add i5 %k_1_3, 1

]]></Node>
<StgValue><ssdm name="k_2_3"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="5">
<![CDATA[
:1  %tmp_3_3 = zext i5 %k_1_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %zetas_addr_3 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_3

]]></Node>
<StgValue><ssdm name="zetas_addr_3"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_3 = load i23* %zetas_addr_3, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_3"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_15) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="286" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_3 = load i23* %zetas_addr_3, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_3"/></StgValue>
</operation>

<operation id="287" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_3 = add i32 %j_3, 16

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_3 = icmp ugt i32 %j_3, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %start_3 = select i1 %tmp_5_3, i32 %j_3, i32 %tmp_4_3

]]></Node>
<StgValue><ssdm name="start_3"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="55" op_0_bw="23">
<![CDATA[
:7  %tmp_6_3_cast = zext i23 %zetas_load_3 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_3_cast"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="292" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_3 = phi i32 [ %j_3, %23 ], [ %j_1_3, %24 ]

]]></Node>
<StgValue><ssdm name="j1_3"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_3 = icmp ult i32 %j1_3, %tmp_4_3

]]></Node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="294" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_3, label %24, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_9_3 = add i32 16, %j1_3

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_3_16 = zext i32 %tmp_9_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_16"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_addr_6 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_3_16

]]></Node>
<StgValue><ssdm name="p_addr_6"/></StgValue>
</operation>

<operation id="298" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_3 = load i32* %p_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_load_3"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
:30  %tmp_10_3 = zext i32 %j1_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %p_addr_7 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_3

]]></Node>
<StgValue><ssdm name="p_addr_7"/></StgValue>
</operation>

<operation id="301" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %j_1_3 = add i32 1, %j1_3

]]></Node>
<StgValue><ssdm name="j_1_3"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_3 = add i32 %start_3, 16

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="304" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_3 = load i32* %p_addr_6, align 4

]]></Node>
<StgValue><ssdm name="p_load_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="305" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="55" op_0_bw="32">
<![CDATA[
:5  %tmp_2_3_cast = zext i32 %p_load_3 to i55

]]></Node>
<StgValue><ssdm name="tmp_2_3_cast"/></StgValue>
</operation>

<operation id="306" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:6  %a_assign_3 = mul i55 %tmp_6_3_cast, %tmp_2_3_cast

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>

<operation id="307" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="55">
<![CDATA[
:7  %temp_6 = trunc i55 %a_assign_3 to i32

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="55">
<![CDATA[
:8  %tmp_47 = trunc i55 %a_assign_3 to i6

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="55">
<![CDATA[
:10  %tmp_48 = trunc i55 %a_assign_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="19" op_0_bw="55">
<![CDATA[
:12  %tmp_49 = trunc i55 %a_assign_3 to i19

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="311" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:9  %tmp_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_47, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
:11  %tmp_i3_17 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_48, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i3_17"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:13  %tmp_1_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_49, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i3"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_neg_i3 = sub i32 %tmp_i3_17, %temp_6

]]></Node>
<StgValue><ssdm name="sum_neg_i3"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %sum3_neg_i3 = sub i32 %sum_neg_i3, %tmp_i3

]]></Node>
<StgValue><ssdm name="sum3_neg_i3"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_7 = sub i32 %sum3_neg_i3, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="317" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="55" op_0_bw="32">
<![CDATA[
:17  %t_9_cast = zext i32 %temp_7 to i55

]]></Node>
<StgValue><ssdm name="t_9_cast"/></StgValue>
</operation>

<operation id="318" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
:18  %tmp_2_i3 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_7, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i3"/></StgValue>
</operation>

<operation id="319" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="56" op_0_bw="55">
<![CDATA[
:19  %tmp_2_i3_cast = zext i55 %tmp_2_i3 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i3_cast"/></StgValue>
</operation>

<operation id="320" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
:20  %tmp_3_i3 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_7, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i3"/></StgValue>
</operation>

<operation id="321" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="57" op_0_bw="45">
<![CDATA[
:21  %tmp_3_i3_cast = zext i45 %tmp_3_i3 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i3_cast"/></StgValue>
</operation>

<operation id="322" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:22  %tmp4 = add i55 %t_9_cast, %a_assign_3

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="323" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="56" op_0_bw="55">
<![CDATA[
:23  %tmp4_cast = zext i55 %tmp4 to i56

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="324" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:24  %tmp_5_i3 = add i56 %tmp_2_i3_cast, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i3"/></StgValue>
</operation>

<operation id="325" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="57" op_0_bw="56">
<![CDATA[
:25  %tmp_5_i3_cast = zext i56 %tmp_5_i3 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i3_cast"/></StgValue>
</operation>

<operation id="326" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:26  %t_3 = sub i57 %tmp_5_i3_cast, %tmp_3_i3_cast

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="327" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_26 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_3, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="328" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_14 = load i32* %p_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_load_14"/></StgValue>
</operation>

<operation id="329" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_15 = load i32* %p_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_load_15"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="330" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="25">
<![CDATA[
:28  %tmp_28 = sext i25 %tmp_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="332" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="26" op_0_bw="25">
<![CDATA[
:29  %tmp_29_cast = sext i25 %tmp_26 to i26

]]></Node>
<StgValue><ssdm name="tmp_29_cast"/></StgValue>
</operation>

<operation id="333" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_14 = load i32* %p_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_load_14"/></StgValue>
</operation>

<operation id="334" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:33  %tmp_11_3 = sub i26 16760834, %tmp_29_cast

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="335" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="26">
<![CDATA[
:34  %tmp_11_3_cast = sext i26 %tmp_11_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_3_cast"/></StgValue>
</operation>

<operation id="336" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_12_3 = add i32 %tmp_11_3_cast, %p_load_14

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="337" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:36  store i32 %tmp_12_3, i32* %p_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_15 = load i32* %p_addr_7, align 4

]]></Node>
<StgValue><ssdm name="p_load_15"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13_3 = add i32 %tmp_28, %p_load_15

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="340" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:39  store i32 %tmp_13_3, i32* %p_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="342" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_4 = phi i32 [ 0, %19 ], [ %tmp_14_4, %27 ]

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="343" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %k_1_4 = phi i6 [ 16, %19 ], [ %k_2_4, %27 ]

]]></Node>
<StgValue><ssdm name="k_1_4"/></StgValue>
</operation>

<operation id="344" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond5 = icmp eq i6 %k_1_4, -32

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="345" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="346" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond5, label %25, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %k_2_4 = add i6 %k_1_4, 1

]]></Node>
<StgValue><ssdm name="k_2_4"/></StgValue>
</operation>

<operation id="348" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_3_4 = zext i6 %k_1_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="349" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %zetas_addr_4 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_4

]]></Node>
<StgValue><ssdm name="zetas_addr_4"/></StgValue>
</operation>

<operation id="350" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_4 = load i23* %zetas_addr_4, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_4"/></StgValue>
</operation>

<operation id="351" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_16) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="352" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="353" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="354" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_4 = load i23* %zetas_addr_4, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_4"/></StgValue>
</operation>

<operation id="355" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_4 = add i32 %j_4, 8

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="356" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_4 = icmp ugt i32 %j_4, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="357" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %start_4 = select i1 %tmp_5_4, i32 %j_4, i32 %tmp_4_4

]]></Node>
<StgValue><ssdm name="start_4"/></StgValue>
</operation>

<operation id="358" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="55" op_0_bw="23">
<![CDATA[
:7  %tmp_6_4_cast = zext i23 %zetas_load_4 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_4_cast"/></StgValue>
</operation>

<operation id="359" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="360" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_4 = phi i32 [ %j_4, %29 ], [ %j_1_4, %30 ]

]]></Node>
<StgValue><ssdm name="j1_4"/></StgValue>
</operation>

<operation id="361" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_4 = icmp ult i32 %j1_4, %tmp_4_4

]]></Node>
<StgValue><ssdm name="tmp_8_4"/></StgValue>
</operation>

<operation id="362" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_4, label %30, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_9_4 = add i32 8, %j1_4

]]></Node>
<StgValue><ssdm name="tmp_9_4"/></StgValue>
</operation>

<operation id="364" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_4_20 = zext i32 %tmp_9_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_4_20"/></StgValue>
</operation>

<operation id="365" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_addr_8 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_4_20

]]></Node>
<StgValue><ssdm name="p_addr_8"/></StgValue>
</operation>

<operation id="366" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_4 = load i32* %p_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_load_4"/></StgValue>
</operation>

<operation id="367" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="32">
<![CDATA[
:30  %tmp_10_4 = zext i32 %j1_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="368" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %p_addr_9 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_4

]]></Node>
<StgValue><ssdm name="p_addr_9"/></StgValue>
</operation>

<operation id="369" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %j_1_4 = add i32 1, %j1_4

]]></Node>
<StgValue><ssdm name="j_1_4"/></StgValue>
</operation>

<operation id="370" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_4 = add i32 %start_4, 8

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="371" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="372" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_4 = load i32* %p_addr_8, align 4

]]></Node>
<StgValue><ssdm name="p_load_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="373" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="55" op_0_bw="32">
<![CDATA[
:5  %tmp_2_4_cast = zext i32 %p_load_4 to i55

]]></Node>
<StgValue><ssdm name="tmp_2_4_cast"/></StgValue>
</operation>

<operation id="374" st_id="38" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:6  %a_assign_4 = mul i55 %tmp_6_4_cast, %tmp_2_4_cast

]]></Node>
<StgValue><ssdm name="a_assign_4"/></StgValue>
</operation>

<operation id="375" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="55">
<![CDATA[
:7  %temp_8 = trunc i55 %a_assign_4 to i32

]]></Node>
<StgValue><ssdm name="temp_8"/></StgValue>
</operation>

<operation id="376" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="55">
<![CDATA[
:8  %tmp_51 = trunc i55 %a_assign_4 to i6

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="377" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="55">
<![CDATA[
:10  %tmp_52 = trunc i55 %a_assign_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="378" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="19" op_0_bw="55">
<![CDATA[
:12  %tmp_53 = trunc i55 %a_assign_4 to i19

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="379" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:9  %tmp_i4 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_51, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>

<operation id="380" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
:11  %tmp_i4_21 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_52, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i4_21"/></StgValue>
</operation>

<operation id="381" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:13  %tmp_1_i4 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_53, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i4"/></StgValue>
</operation>

<operation id="382" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_neg_i4 = sub i32 %tmp_i4_21, %temp_8

]]></Node>
<StgValue><ssdm name="sum_neg_i4"/></StgValue>
</operation>

<operation id="383" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %sum3_neg_i4 = sub i32 %sum_neg_i4, %tmp_i4

]]></Node>
<StgValue><ssdm name="sum3_neg_i4"/></StgValue>
</operation>

<operation id="384" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_9 = sub i32 %sum3_neg_i4, %tmp_1_i4

]]></Node>
<StgValue><ssdm name="temp_9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="385" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="55" op_0_bw="32">
<![CDATA[
:17  %t_12_cast = zext i32 %temp_9 to i55

]]></Node>
<StgValue><ssdm name="t_12_cast"/></StgValue>
</operation>

<operation id="386" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
:18  %tmp_2_i4 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_9, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i4"/></StgValue>
</operation>

<operation id="387" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="56" op_0_bw="55">
<![CDATA[
:19  %tmp_2_i4_cast = zext i55 %tmp_2_i4 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i4_cast"/></StgValue>
</operation>

<operation id="388" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
:20  %tmp_3_i4 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_9, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i4"/></StgValue>
</operation>

<operation id="389" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="57" op_0_bw="45">
<![CDATA[
:21  %tmp_3_i4_cast = zext i45 %tmp_3_i4 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i4_cast"/></StgValue>
</operation>

<operation id="390" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:22  %tmp5 = add i55 %t_12_cast, %a_assign_4

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="391" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="56" op_0_bw="55">
<![CDATA[
:23  %tmp5_cast = zext i55 %tmp5 to i56

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="392" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:24  %tmp_5_i4 = add i56 %tmp_2_i4_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i4"/></StgValue>
</operation>

<operation id="393" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="57" op_0_bw="56">
<![CDATA[
:25  %tmp_5_i4_cast = zext i56 %tmp_5_i4 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i4_cast"/></StgValue>
</operation>

<operation id="394" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:26  %t_4 = sub i57 %tmp_5_i4_cast, %tmp_3_i4_cast

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="395" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_29 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_4, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="396" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_16 = load i32* %p_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_load_16"/></StgValue>
</operation>

<operation id="397" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_17 = load i32* %p_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_load_17"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="398" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="25">
<![CDATA[
:28  %tmp_30 = sext i25 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="400" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="26" op_0_bw="25">
<![CDATA[
:29  %tmp_32_cast = sext i25 %tmp_29 to i26

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="401" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_16 = load i32* %p_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_load_16"/></StgValue>
</operation>

<operation id="402" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:33  %tmp_11_4 = sub i26 16760834, %tmp_32_cast

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="403" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="26">
<![CDATA[
:34  %tmp_11_4_cast = sext i26 %tmp_11_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_4_cast"/></StgValue>
</operation>

<operation id="404" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_12_4 = add i32 %tmp_11_4_cast, %p_load_16

]]></Node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="405" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:36  store i32 %tmp_12_4, i32* %p_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_17 = load i32* %p_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_load_17"/></StgValue>
</operation>

<operation id="407" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13_4 = add i32 %tmp_30, %p_load_17

]]></Node>
<StgValue><ssdm name="tmp_13_4"/></StgValue>
</operation>

<operation id="408" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:39  store i32 %tmp_13_4, i32* %p_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="410" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_5 = phi i32 [ 0, %25 ], [ %tmp_14_5, %33 ]

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="411" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %k_1_5 = phi i7 [ 32, %25 ], [ %k_2_5, %33 ]

]]></Node>
<StgValue><ssdm name="k_1_5"/></StgValue>
</operation>

<operation id="412" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %exitcond6 = icmp eq i7 %k_1_5, -64

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="413" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="414" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond6, label %31, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %k_2_5 = add i7 %k_1_5, 1

]]></Node>
<StgValue><ssdm name="k_2_5"/></StgValue>
</operation>

<operation id="416" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_3_5 = zext i7 %k_1_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="417" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %zetas_addr_5 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_5

]]></Node>
<StgValue><ssdm name="zetas_addr_5"/></StgValue>
</operation>

<operation id="418" st_id="42" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_5 = load i23* %zetas_addr_5, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_5"/></StgValue>
</operation>

<operation id="419" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_17) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="420" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="421" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="422" st_id="43" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_5 = load i23* %zetas_addr_5, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_5"/></StgValue>
</operation>

<operation id="423" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_5 = add i32 %j_5, 4

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="424" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_5 = icmp ugt i32 %j_5, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="425" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %start_5 = select i1 %tmp_5_5, i32 %j_5, i32 %tmp_4_5

]]></Node>
<StgValue><ssdm name="start_5"/></StgValue>
</operation>

<operation id="426" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="55" op_0_bw="23">
<![CDATA[
:7  %tmp_6_5_cast = zext i23 %zetas_load_5 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_5_cast"/></StgValue>
</operation>

<operation id="427" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="428" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_5 = phi i32 [ %j_5, %35 ], [ %j_1_5, %36 ]

]]></Node>
<StgValue><ssdm name="j1_5"/></StgValue>
</operation>

<operation id="429" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_5 = icmp ult i32 %j1_5, %tmp_4_5

]]></Node>
<StgValue><ssdm name="tmp_8_5"/></StgValue>
</operation>

<operation id="430" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_5, label %36, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_9_5 = add i32 4, %j1_5

]]></Node>
<StgValue><ssdm name="tmp_9_5"/></StgValue>
</operation>

<operation id="432" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_5_24 = zext i32 %tmp_9_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>

<operation id="433" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_addr_10 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_5_24

]]></Node>
<StgValue><ssdm name="p_addr_10"/></StgValue>
</operation>

<operation id="434" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_5 = load i32* %p_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_load_5"/></StgValue>
</operation>

<operation id="435" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="32">
<![CDATA[
:30  %tmp_10_5 = zext i32 %j1_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="436" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %p_addr_11 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_5

]]></Node>
<StgValue><ssdm name="p_addr_11"/></StgValue>
</operation>

<operation id="437" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %j_1_5 = add i32 1, %j1_5

]]></Node>
<StgValue><ssdm name="j_1_5"/></StgValue>
</operation>

<operation id="438" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_5 = add i32 %start_5, 4

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="439" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="440" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_5 = load i32* %p_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_load_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="441" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="55" op_0_bw="32">
<![CDATA[
:5  %tmp_2_5_cast = zext i32 %p_load_5 to i55

]]></Node>
<StgValue><ssdm name="tmp_2_5_cast"/></StgValue>
</operation>

<operation id="442" st_id="46" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:6  %a_assign_5 = mul i55 %tmp_6_5_cast, %tmp_2_5_cast

]]></Node>
<StgValue><ssdm name="a_assign_5"/></StgValue>
</operation>

<operation id="443" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="55">
<![CDATA[
:7  %temp_10 = trunc i55 %a_assign_5 to i32

]]></Node>
<StgValue><ssdm name="temp_10"/></StgValue>
</operation>

<operation id="444" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="55">
<![CDATA[
:8  %tmp_55 = trunc i55 %a_assign_5 to i6

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="445" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="55">
<![CDATA[
:10  %tmp_56 = trunc i55 %a_assign_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="446" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="19" op_0_bw="55">
<![CDATA[
:12  %tmp_57 = trunc i55 %a_assign_5 to i19

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="447" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:9  %tmp_i5 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_55, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="448" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
:11  %tmp_i5_25 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_56, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i5_25"/></StgValue>
</operation>

<operation id="449" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:13  %tmp_1_i5 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_57, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i5"/></StgValue>
</operation>

<operation id="450" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_neg_i5 = sub i32 %tmp_i5_25, %temp_10

]]></Node>
<StgValue><ssdm name="sum_neg_i5"/></StgValue>
</operation>

<operation id="451" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %sum3_neg_i5 = sub i32 %sum_neg_i5, %tmp_i5

]]></Node>
<StgValue><ssdm name="sum3_neg_i5"/></StgValue>
</operation>

<operation id="452" st_id="47" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_11 = sub i32 %sum3_neg_i5, %tmp_1_i5

]]></Node>
<StgValue><ssdm name="temp_11"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="453" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="55" op_0_bw="32">
<![CDATA[
:17  %t_15_cast = zext i32 %temp_11 to i55

]]></Node>
<StgValue><ssdm name="t_15_cast"/></StgValue>
</operation>

<operation id="454" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
:18  %tmp_2_i5 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_11, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i5"/></StgValue>
</operation>

<operation id="455" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="56" op_0_bw="55">
<![CDATA[
:19  %tmp_2_i5_cast = zext i55 %tmp_2_i5 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i5_cast"/></StgValue>
</operation>

<operation id="456" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
:20  %tmp_3_i5 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_11, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i5"/></StgValue>
</operation>

<operation id="457" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="57" op_0_bw="45">
<![CDATA[
:21  %tmp_3_i5_cast = zext i45 %tmp_3_i5 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i5_cast"/></StgValue>
</operation>

<operation id="458" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:22  %tmp6 = add i55 %t_15_cast, %a_assign_5

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="459" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="56" op_0_bw="55">
<![CDATA[
:23  %tmp6_cast = zext i55 %tmp6 to i56

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="460" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:24  %tmp_5_i5 = add i56 %tmp_2_i5_cast, %tmp6_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i5"/></StgValue>
</operation>

<operation id="461" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="57" op_0_bw="56">
<![CDATA[
:25  %tmp_5_i5_cast = zext i56 %tmp_5_i5 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i5_cast"/></StgValue>
</operation>

<operation id="462" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:26  %t_5 = sub i57 %tmp_5_i5_cast, %tmp_3_i5_cast

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="463" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_31 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_5, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="464" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_18 = load i32* %p_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_load_18"/></StgValue>
</operation>

<operation id="465" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_19 = load i32* %p_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_load_19"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="466" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="25">
<![CDATA[
:28  %tmp_32 = sext i25 %tmp_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="468" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="26" op_0_bw="25">
<![CDATA[
:29  %tmp_35_cast = sext i25 %tmp_31 to i26

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="469" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_18 = load i32* %p_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_load_18"/></StgValue>
</operation>

<operation id="470" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:33  %tmp_11_5 = sub i26 16760834, %tmp_35_cast

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="471" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="26">
<![CDATA[
:34  %tmp_11_5_cast = sext i26 %tmp_11_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_5_cast"/></StgValue>
</operation>

<operation id="472" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_12_5 = add i32 %tmp_11_5_cast, %p_load_18

]]></Node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="473" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:36  store i32 %tmp_12_5, i32* %p_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_19 = load i32* %p_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_load_19"/></StgValue>
</operation>

<operation id="475" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13_5 = add i32 %tmp_32, %p_load_19

]]></Node>
<StgValue><ssdm name="tmp_13_5"/></StgValue>
</operation>

<operation id="476" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:39  store i32 %tmp_13_5, i32* %p_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="478" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j_6 = phi i32 [ 0, %31 ], [ %tmp_14_6, %39 ]

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="479" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %k_1_6 = phi i8 [ 64, %31 ], [ %k_2_6, %39 ]

]]></Node>
<StgValue><ssdm name="k_1_6"/></StgValue>
</operation>

<operation id="480" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond = icmp eq i8 %k_1_6, -128

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="481" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="482" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %37, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %k_2_6 = add i8 %k_1_6, 1

]]></Node>
<StgValue><ssdm name="k_2_6"/></StgValue>
</operation>

<operation id="484" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_3_6 = zext i8 %k_1_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="485" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %zetas_addr_6 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_6

]]></Node>
<StgValue><ssdm name="zetas_addr_6"/></StgValue>
</operation>

<operation id="486" st_id="50" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_6 = load i23* %zetas_addr_6, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_6"/></StgValue>
</operation>

<operation id="487" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_18) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="488" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="489" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="490" st_id="51" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_6 = load i23* %zetas_addr_6, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_6"/></StgValue>
</operation>

<operation id="491" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_4_6 = add i32 %j_6, 2

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="492" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_5_6 = icmp ugt i32 %j_6, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="493" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %start_6 = select i1 %tmp_5_6, i32 %j_6, i32 %tmp_4_6

]]></Node>
<StgValue><ssdm name="start_6"/></StgValue>
</operation>

<operation id="494" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="55" op_0_bw="23">
<![CDATA[
:7  %tmp_6_6_cast = zext i23 %zetas_load_6 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_6_cast"/></StgValue>
</operation>

<operation id="495" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="496" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j1_6 = phi i32 [ %j_6, %41 ], [ %j_1_6, %42 ]

]]></Node>
<StgValue><ssdm name="j1_6"/></StgValue>
</operation>

<operation id="497" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_8_6 = icmp ult i32 %j1_6, %tmp_4_6

]]></Node>
<StgValue><ssdm name="tmp_8_6"/></StgValue>
</operation>

<operation id="498" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_6, label %42, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_9_6 = add i32 2, %j1_6

]]></Node>
<StgValue><ssdm name="tmp_9_6"/></StgValue>
</operation>

<operation id="500" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_6_28 = zext i32 %tmp_9_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_28"/></StgValue>
</operation>

<operation id="501" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_addr_12 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_6_28

]]></Node>
<StgValue><ssdm name="p_addr_12"/></StgValue>
</operation>

<operation id="502" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_6 = load i32* %p_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_load_6"/></StgValue>
</operation>

<operation id="503" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="32">
<![CDATA[
:30  %tmp_10_6 = zext i32 %j1_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="504" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %p_addr_13 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_6

]]></Node>
<StgValue><ssdm name="p_addr_13"/></StgValue>
</operation>

<operation id="505" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %j_1_6 = add i32 1, %j1_6

]]></Node>
<StgValue><ssdm name="j_1_6"/></StgValue>
</operation>

<operation id="506" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14_6 = add i32 %start_6, 2

]]></Node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="507" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="508" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_6 = load i32* %p_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_load_6"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="509" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="55" op_0_bw="32">
<![CDATA[
:5  %tmp_2_6_cast = zext i32 %p_load_6 to i55

]]></Node>
<StgValue><ssdm name="tmp_2_6_cast"/></StgValue>
</operation>

<operation id="510" st_id="54" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:6  %a_assign_6 = mul i55 %tmp_6_6_cast, %tmp_2_6_cast

]]></Node>
<StgValue><ssdm name="a_assign_6"/></StgValue>
</operation>

<operation id="511" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="55">
<![CDATA[
:7  %temp_12 = trunc i55 %a_assign_6 to i32

]]></Node>
<StgValue><ssdm name="temp_12"/></StgValue>
</operation>

<operation id="512" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="55">
<![CDATA[
:8  %tmp_60 = trunc i55 %a_assign_6 to i6

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="513" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="55">
<![CDATA[
:10  %tmp_61 = trunc i55 %a_assign_6 to i9

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="514" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="19" op_0_bw="55">
<![CDATA[
:12  %tmp_62 = trunc i55 %a_assign_6 to i19

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="515" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:9  %tmp_i6 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_60, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="516" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
:11  %tmp_i6_29 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_61, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i6_29"/></StgValue>
</operation>

<operation id="517" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:13  %tmp_1_i6 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_62, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i6"/></StgValue>
</operation>

<operation id="518" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_neg_i6 = sub i32 %tmp_i6_29, %temp_12

]]></Node>
<StgValue><ssdm name="sum_neg_i6"/></StgValue>
</operation>

<operation id="519" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %sum3_neg_i6 = sub i32 %sum_neg_i6, %tmp_i6

]]></Node>
<StgValue><ssdm name="sum3_neg_i6"/></StgValue>
</operation>

<operation id="520" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_13 = sub i32 %sum3_neg_i6, %tmp_1_i6

]]></Node>
<StgValue><ssdm name="temp_13"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="521" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="55" op_0_bw="32">
<![CDATA[
:17  %t_18_cast = zext i32 %temp_13 to i55

]]></Node>
<StgValue><ssdm name="t_18_cast"/></StgValue>
</operation>

<operation id="522" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
:18  %tmp_2_i6 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_13, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i6"/></StgValue>
</operation>

<operation id="523" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="56" op_0_bw="55">
<![CDATA[
:19  %tmp_2_i6_cast = zext i55 %tmp_2_i6 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i6_cast"/></StgValue>
</operation>

<operation id="524" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
:20  %tmp_3_i6 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_13, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i6"/></StgValue>
</operation>

<operation id="525" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="57" op_0_bw="45">
<![CDATA[
:21  %tmp_3_i6_cast = zext i45 %tmp_3_i6 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i6_cast"/></StgValue>
</operation>

<operation id="526" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:22  %tmp7 = add i55 %t_18_cast, %a_assign_6

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="527" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="56" op_0_bw="55">
<![CDATA[
:23  %tmp7_cast = zext i55 %tmp7 to i56

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="528" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:24  %tmp_5_i6 = add i56 %tmp_2_i6_cast, %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i6"/></StgValue>
</operation>

<operation id="529" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="57" op_0_bw="56">
<![CDATA[
:25  %tmp_5_i6_cast = zext i56 %tmp_5_i6 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i6_cast"/></StgValue>
</operation>

<operation id="530" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:26  %t_6 = sub i57 %tmp_5_i6_cast, %tmp_3_i6_cast

]]></Node>
<StgValue><ssdm name="t_6"/></StgValue>
</operation>

<operation id="531" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_34 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_6, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="532" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_20 = load i32* %p_addr_13, align 4

]]></Node>
<StgValue><ssdm name="p_load_20"/></StgValue>
</operation>

<operation id="533" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_21 = load i32* %p_addr_13, align 4

]]></Node>
<StgValue><ssdm name="p_load_21"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="534" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="25">
<![CDATA[
:28  %tmp_35 = sext i25 %tmp_34 to i32

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="536" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="26" op_0_bw="25">
<![CDATA[
:29  %tmp_38_cast = sext i25 %tmp_34 to i26

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="537" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_20 = load i32* %p_addr_13, align 4

]]></Node>
<StgValue><ssdm name="p_load_20"/></StgValue>
</operation>

<operation id="538" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:33  %tmp_11_6 = sub i26 16760834, %tmp_38_cast

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="539" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="26">
<![CDATA[
:34  %tmp_11_6_cast = sext i26 %tmp_11_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_6_cast"/></StgValue>
</operation>

<operation id="540" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_12_6 = add i32 %tmp_11_6_cast, %p_load_20

]]></Node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="541" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:36  store i32 %tmp_12_6, i32* %p_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_21 = load i32* %p_addr_13, align 4

]]></Node>
<StgValue><ssdm name="p_load_21"/></StgValue>
</operation>

<operation id="543" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13_6 = add i32 %tmp_35, %p_load_21

]]></Node>
<StgValue><ssdm name="tmp_13_6"/></StgValue>
</operation>

<operation id="544" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:39  store i32 %tmp_13_6, i32* %p_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="546" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %j_7 = phi i9 [ 0, %37 ], [ %tmp_14_7, %45 ]

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="547" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %k_1_7 = phi i32 [ 128, %37 ], [ %k_2_7, %45 ]

]]></Node>
<StgValue><ssdm name="k_1_7"/></StgValue>
</operation>

<operation id="548" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:2  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %j_7, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="549" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_58, label %43, label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %k_2_7 = add i32 %k_1_7, 1

]]></Node>
<StgValue><ssdm name="k_2_7"/></StgValue>
</operation>

<operation id="551" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_3_7 = zext i32 %k_1_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="552" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %zetas_addr_7 = getelementptr [256 x i23]* @zetas, i64 0, i64 %tmp_3_7

]]></Node>
<StgValue><ssdm name="zetas_addr_7"/></StgValue>
</operation>

<operation id="553" st_id="58" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_7 = load i23* %zetas_addr_7, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_7"/></StgValue>
</operation>

<operation id="554" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str110, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="555" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="556" st_id="59" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="23" op_0_bw="8">
<![CDATA[
:3  %zetas_load_7 = load i23* %zetas_addr_7, align 4

]]></Node>
<StgValue><ssdm name="zetas_load_7"/></StgValue>
</operation>

<operation id="557" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_4_7 = add i9 %j_7, 1

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="558" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_5_7 = icmp ugt i9 %j_7, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="559" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:6  %start_7 = select i1 %tmp_5_7, i9 %j_7, i9 %tmp_4_7

]]></Node>
<StgValue><ssdm name="start_7"/></StgValue>
</operation>

<operation id="560" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="55" op_0_bw="23">
<![CDATA[
:7  %tmp_6_7_cast = zext i23 %zetas_load_7 to i55

]]></Node>
<StgValue><ssdm name="tmp_6_7_cast"/></StgValue>
</operation>

<operation id="561" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="562" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %j1_7 = phi i9 [ %j_7, %47 ], [ %tmp_9_7, %48 ]

]]></Node>
<StgValue><ssdm name="j1_7"/></StgValue>
</operation>

<operation id="563" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_8_7 = icmp ult i9 %j1_7, %tmp_4_7

]]></Node>
<StgValue><ssdm name="tmp_8_7"/></StgValue>
</operation>

<operation id="564" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_8_7, label %48, label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_9_7 = add i9 1, %j1_7

]]></Node>
<StgValue><ssdm name="tmp_9_7"/></StgValue>
</operation>

<operation id="566" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_7_31 = zext i9 %tmp_9_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_7_31"/></StgValue>
</operation>

<operation id="567" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %p_addr_14 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_7_31

]]></Node>
<StgValue><ssdm name="p_addr_14"/></StgValue>
</operation>

<operation id="568" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_7 = load i32* %p_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_load_7"/></StgValue>
</operation>

<operation id="569" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="9">
<![CDATA[
:30  %tmp_10_7 = zext i9 %j1_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="570" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %p_addr_15 = getelementptr [256 x i32]* %p, i64 0, i64 %tmp_10_7

]]></Node>
<StgValue><ssdm name="p_addr_15"/></StgValue>
</operation>

<operation id="571" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_14_7 = add i9 %start_7, 1

]]></Node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="572" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="573" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="8">
<![CDATA[
:4  %p_load_7 = load i32* %p_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_load_7"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="574" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="55" op_0_bw="32">
<![CDATA[
:5  %tmp_2_7_cast = zext i32 %p_load_7 to i55

]]></Node>
<StgValue><ssdm name="tmp_2_7_cast"/></StgValue>
</operation>

<operation id="575" st_id="62" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:6  %a_assign_7 = mul i55 %tmp_6_7_cast, %tmp_2_7_cast

]]></Node>
<StgValue><ssdm name="a_assign_7"/></StgValue>
</operation>

<operation id="576" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="55">
<![CDATA[
:7  %temp_14 = trunc i55 %a_assign_7 to i32

]]></Node>
<StgValue><ssdm name="temp_14"/></StgValue>
</operation>

<operation id="577" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="6" op_0_bw="55">
<![CDATA[
:8  %tmp_64 = trunc i55 %a_assign_7 to i6

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="578" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="55">
<![CDATA[
:10  %tmp_65 = trunc i55 %a_assign_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="579" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="19" op_0_bw="55">
<![CDATA[
:12  %tmp_66 = trunc i55 %a_assign_7 to i19

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="580" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
:9  %tmp_i7 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %tmp_64, i26 0)

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="581" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
:11  %tmp_i7_32 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_65, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_i7_32"/></StgValue>
</operation>

<operation id="582" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
:13  %tmp_1_i7 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_66, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_1_i7"/></StgValue>
</operation>

<operation id="583" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_neg_i7 = sub i32 %tmp_i7_32, %temp_14

]]></Node>
<StgValue><ssdm name="sum_neg_i7"/></StgValue>
</operation>

<operation id="584" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %sum3_neg_i7 = sub i32 %sum_neg_i7, %tmp_i7

]]></Node>
<StgValue><ssdm name="sum3_neg_i7"/></StgValue>
</operation>

<operation id="585" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_15 = sub i32 %sum3_neg_i7, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="temp_15"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="586" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="55" op_0_bw="32">
<![CDATA[
:17  %t_21_cast = zext i32 %temp_15 to i55

]]></Node>
<StgValue><ssdm name="t_21_cast"/></StgValue>
</operation>

<operation id="587" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="55" op_0_bw="55" op_1_bw="32" op_2_bw="23">
<![CDATA[
:18  %tmp_2_i7 = call i55 @_ssdm_op_BitConcatenate.i55.i32.i23(i32 %temp_15, i23 0)

]]></Node>
<StgValue><ssdm name="tmp_2_i7"/></StgValue>
</operation>

<operation id="588" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="56" op_0_bw="55">
<![CDATA[
:19  %tmp_2_i7_cast = zext i55 %tmp_2_i7 to i56

]]></Node>
<StgValue><ssdm name="tmp_2_i7_cast"/></StgValue>
</operation>

<operation id="589" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
:20  %tmp_3_i7 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temp_15, i13 0)

]]></Node>
<StgValue><ssdm name="tmp_3_i7"/></StgValue>
</operation>

<operation id="590" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="57" op_0_bw="45">
<![CDATA[
:21  %tmp_3_i7_cast = zext i45 %tmp_3_i7 to i57

]]></Node>
<StgValue><ssdm name="tmp_3_i7_cast"/></StgValue>
</operation>

<operation id="591" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
:22  %tmp8 = add i55 %t_21_cast, %a_assign_7

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="592" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="56" op_0_bw="55">
<![CDATA[
:23  %tmp8_cast = zext i55 %tmp8 to i56

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="593" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
:24  %tmp_5_i7 = add i56 %tmp_2_i7_cast, %tmp8_cast

]]></Node>
<StgValue><ssdm name="tmp_5_i7"/></StgValue>
</operation>

<operation id="594" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="57" op_0_bw="56">
<![CDATA[
:25  %tmp_5_i7_cast = zext i56 %tmp_5_i7 to i57

]]></Node>
<StgValue><ssdm name="tmp_5_i7_cast"/></StgValue>
</operation>

<operation id="595" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
:26  %t_7 = sub i57 %tmp_5_i7_cast, %tmp_3_i7_cast

]]></Node>
<StgValue><ssdm name="t_7"/></StgValue>
</operation>

<operation id="596" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="25" op_0_bw="25" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:27  %tmp_37 = call i25 @_ssdm_op_PartSelect.i25.i57.i32.i32(i57 %t_7, i32 32, i32 56)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="597" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_22 = load i32* %p_addr_15, align 4

]]></Node>
<StgValue><ssdm name="p_load_22"/></StgValue>
</operation>

<operation id="598" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_23 = load i32* %p_addr_15, align 4

]]></Node>
<StgValue><ssdm name="p_load_23"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="599" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2112) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="25">
<![CDATA[
:28  %tmp_38 = sext i25 %tmp_37 to i32

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="601" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="26" op_0_bw="25">
<![CDATA[
:29  %tmp_41_cast = sext i25 %tmp_37 to i26

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="602" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="8">
<![CDATA[
:32  %p_load_22 = load i32* %p_addr_15, align 4

]]></Node>
<StgValue><ssdm name="p_load_22"/></StgValue>
</operation>

<operation id="603" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:33  %tmp_11_7 = sub i26 16760834, %tmp_41_cast

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="604" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="26">
<![CDATA[
:34  %tmp_11_7_cast = sext i26 %tmp_11_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_7_cast"/></StgValue>
</operation>

<operation id="605" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_12_7 = add i32 %tmp_11_7_cast, %p_load_22

]]></Node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="606" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:36  store i32 %tmp_12_7, i32* %p_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="8">
<![CDATA[
:37  %p_load_23 = load i32* %p_addr_15, align 4

]]></Node>
<StgValue><ssdm name="p_load_23"/></StgValue>
</operation>

<operation id="608" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_13_7 = add i32 %tmp_38, %p_load_23

]]></Node>
<StgValue><ssdm name="tmp_13_7"/></StgValue>
</operation>

<operation id="609" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:39  store i32 %tmp_13_7, i32* %p_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
:40  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
