Analysis & Synthesis report for gpu
Sun Dec 03 04:22:19 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |gpu|decodeAndMap:d0|blackOut:b0|y
 11. State Machine - |gpu|decodeAndMap:d0|incrementalRotation:i0|y
 12. State Machine - |gpu|decodeAndMap:d0|connectVerticies:c0|y
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated
 18. Source assignments for vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemoryA
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemoryB
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 26. Parameter Settings for User Entity Instance: decodeAndMap:d0
 27. Parameter Settings for User Entity Instance: decodeAndMap:d0|connectVerticies:c0
 28. Parameter Settings for User Entity Instance: decodeAndMap:d0|incrementalRotation:i0
 29. altsyncram Parameter Settings by Entity Instance
 30. altpll Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "decodeAndMap:d0|detectShapeDelta:dtc"
 32. Port Connectivity Checks: "decodeAndMap:d0|blackOut:b0"
 33. Port Connectivity Checks: "decodeAndMap:d0|connectVerticies:c0"
 34. Port Connectivity Checks: "decodeAndMap:d0|shapeTypeLUT:s0"
 35. Port Connectivity Checks: "decodeAndMap:d0"
 36. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 03 04:22:19 2023           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; gpu                                             ;
; Top-level Entity Name           ; gpu                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1932                                            ;
; Total pins                      ; 86                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 460,800                                         ;
; Total DSP Blocks                ; 36                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; gpu                ; gpu                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; shapeTypeLUT.v                       ; yes             ; User Verilog HDL File        ; C:/Users/henvill1/verilog-gpu/src/shapeTypeLUT.v                        ;         ;
; gpu.v                                ; yes             ; User Verilog HDL File        ; C:/Users/henvill1/verilog-gpu/src/gpu.v                                 ;         ;
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v                 ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_controller.v          ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_address_translator.v  ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v             ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                       ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_c7m1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf                ;         ;
; db/decode_nma.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/henvill1/verilog-gpu/src/db/decode_nma.tdf                     ;         ;
; db/decode_g2a.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/henvill1/verilog-gpu/src/db/decode_g2a.tdf                     ;         ;
; db/mux_2hb.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/henvill1/verilog-gpu/src/db/mux_2hb.tdf                        ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/henvill1/verilog-gpu/src/db/altpll_80u.tdf                     ;         ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2235           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3224           ;
;     -- 7 input functions                    ; 6              ;
;     -- 6 input functions                    ; 299            ;
;     -- 5 input functions                    ; 205            ;
;     -- 4 input functions                    ; 1035           ;
;     -- <=3 input functions                  ; 1679           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1932           ;
;                                             ;                ;
; I/O pins                                    ; 86             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 460800         ;
;                                             ;                ;
; Total DSP Blocks                            ; 36             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1959           ;
; Total fan-out                               ; 23750          ;
; Average fan-out                             ; 4.38           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |gpu                                                    ; 3224 (2)            ; 1932 (0)                  ; 460800            ; 36         ; 86   ; 0            ; |gpu                                                                                                 ; gpu                    ; work         ;
;    |decodeAndMap:d0|                                    ; 3067 (370)          ; 1896 (648)                ; 0                 ; 36         ; 0    ; 0            ; |gpu|decodeAndMap:d0                                                                                 ; decodeAndMap           ; work         ;
;       |blackOut:b0|                                     ; 48 (48)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |gpu|decodeAndMap:d0|blackOut:b0                                                                     ; blackOut               ; work         ;
;       |connectVerticies:c0|                             ; 302 (302)           ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |gpu|decodeAndMap:d0|connectVerticies:c0                                                             ; connectVerticies       ; work         ;
;       |detectShapeDelta:dtc|                            ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|decodeAndMap:d0|detectShapeDelta:dtc                                                            ; detectShapeDelta       ; work         ;
;       |incrementalRotation:i0|                          ; 2340 (2340)         ; 1183 (1183)               ; 0                 ; 36         ; 0    ; 0            ; |gpu|decodeAndMap:d0|incrementalRotation:i0                                                          ; incrementalRotation    ; work         ;
;       |shapeTypeLUT:s0|                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|decodeAndMap:d0|shapeTypeLUT:s0                                                                 ; shapeTypeLUT           ; work         ;
;    |hex_decoder:h0|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|hex_decoder:h0                                                                                  ; hex_decoder            ; work         ;
;    |hex_decoder:h1|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|hex_decoder:h1                                                                                  ; hex_decoder            ; work         ;
;    |hex_decoder:h2|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|hex_decoder:h2                                                                                  ; hex_decoder            ; work         ;
;    |hex_decoder:h3|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|hex_decoder:h3                                                                                  ; hex_decoder            ; work         ;
;    |hex_decoder:h4|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|hex_decoder:h4                                                                                  ; hex_decoder            ; work         ;
;    |hex_decoder:h5|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|hex_decoder:h5                                                                                  ; hex_decoder            ; work         ;
;    |vga_adapter:VGA|                                    ; 113 (26)            ; 36 (2)                    ; 460800            ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA                                                                                 ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemoryA|                         ; 23 (0)              ; 0 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemoryA                                                         ; altsyncram             ; work         ;
;          |altsyncram_c7m1:auto_generated|               ; 23 (0)              ; 0 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated                          ; altsyncram_c7m1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|decode_g2a:rden_decode_b ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|decode_nma:decode2       ; decode_nma             ; work         ;
;             |mux_2hb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|mux_2hb:mux3             ; mux_2hb                ; work         ;
;       |altsyncram:VideoMemoryB|                         ; 10 (0)              ; 8 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemoryB                                                         ; altsyncram             ; work         ;
;          |altsyncram_c7m1:auto_generated|               ; 10 (0)              ; 8 (8)                     ; 230400            ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated                          ; altsyncram_c7m1        ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated|decode_nma:decode2       ; decode_nma             ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_address_translator:user_input_translator                                    ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_controller:controller                                                       ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator          ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_pll:mypll                                                                   ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                           ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                 ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                             ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; Name                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF       ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; black.mif ;
; vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; black.mif ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Two Independent 18x18         ; 34           ;
; Independent 18x18 plus 36     ; 2            ;
; Total number of DSP blocks    ; 36           ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 36           ;
+-------------------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------+
; State Machine - |gpu|decodeAndMap:d0|blackOut:b0|y ;
+------+------+------+-------------------------------+
; Name ; y.00 ; y.10 ; y.01                          ;
+------+------+------+-------------------------------+
; y.00 ; 0    ; 0    ; 0                             ;
; y.01 ; 1    ; 0    ; 1                             ;
; y.10 ; 1    ; 1    ; 0                             ;
+------+------+------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |gpu|decodeAndMap:d0|incrementalRotation:i0|y ;
+--------+--------+--------+--------+--------+--------+---------+
; Name   ; y.0101 ; y.0100 ; y.0011 ; y.0010 ; y.0001 ; y.0000  ;
+--------+--------+--------+--------+--------+--------+---------+
; y.0000 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0       ;
; y.0001 ; 0      ; 0      ; 0      ; 0      ; 1      ; 1       ;
; y.0010 ; 0      ; 0      ; 0      ; 1      ; 0      ; 1       ;
; y.0011 ; 0      ; 0      ; 1      ; 0      ; 0      ; 1       ;
; y.0100 ; 0      ; 1      ; 0      ; 0      ; 0      ; 1       ;
; y.0101 ; 1      ; 0      ; 0      ; 0      ; 0      ; 1       ;
+--------+--------+--------+--------+--------+--------+---------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |gpu|decodeAndMap:d0|connectVerticies:c0|y ;
+------+-----+-----+-----+-----------------------------------+
; Name ; y.D ; y.C ; y.B ; y.A                               ;
+------+-----+-----+-----+-----------------------------------+
; y.A  ; 0   ; 0   ; 0   ; 0                                 ;
; y.B  ; 0   ; 0   ; 1   ; 1                                 ;
; y.C  ; 0   ; 1   ; 0   ; 1                                 ;
; y.D  ; 1   ; 0   ; 0   ; 1                                 ;
+------+-----+-----+-----+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Register name                                                                               ; Reason for Removal                                                                                      ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|address_reg_b[3]     ; Merged with vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated|address_reg_b[3]     ;
; vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|address_reg_b[2]     ; Merged with vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated|address_reg_b[2]     ;
; vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|address_reg_b[1]     ; Merged with vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated|address_reg_b[1]     ;
; vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|address_reg_b[0]     ; Merged with vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated|address_reg_b[0]     ;
; vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|out_address_reg_b[3] ; Merged with vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated|out_address_reg_b[3] ;
; vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|out_address_reg_b[2] ; Merged with vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated|out_address_reg_b[2] ;
; vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|out_address_reg_b[1] ; Merged with vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated|out_address_reg_b[1] ;
; vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|out_address_reg_b[0] ; Merged with vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated|out_address_reg_b[0] ;
; decodeAndMap:d0|detectShapeDelta:dtc|y[3]                                                   ; Stuck at GND due to stuck port data_in                                                                  ;
; decodeAndMap:d0|incrementalRotation:i0|y~2                                                  ; Lost fanout                                                                                             ;
; decodeAndMap:d0|incrementalRotation:i0|y~3                                                  ; Lost fanout                                                                                             ;
; decodeAndMap:d0|incrementalRotation:i0|y~4                                                  ; Lost fanout                                                                                             ;
; decodeAndMap:d0|incrementalRotation:i0|y~5                                                  ; Lost fanout                                                                                             ;
; decodeAndMap:d0|connectVerticies:c0|y~2                                                     ; Lost fanout                                                                                             ;
; decodeAndMap:d0|connectVerticies:c0|y~3                                                     ; Lost fanout                                                                                             ;
; decodeAndMap:d0|connectVerticies:c0|y~4                                                     ; Lost fanout                                                                                             ;
; decodeAndMap:d0|lastConnectState[5]                                                         ; Stuck at GND due to stuck port data_in                                                                  ;
; Total Number of Removed Registers = 17                                                      ;                                                                                                         ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1932  ;
; Number of registers using Synchronous Clear  ; 345   ;
; Number of registers using Synchronous Load   ; 1546  ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1850  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_adapter:VGA|memoryA_memoryB        ; 23      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 576 bits  ; 1152 LEs      ; 0 LEs                ; 1152 LEs               ; Yes        ; |gpu|decodeAndMap:d0|incrementalRotation:i0|u11[13]        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|drawX[2]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|incrementalRotation:i0|yaw[0]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|incrementalRotation:i0|roll[0]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|incrementalRotation:i0|pitch[7]       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |gpu|vga_adapter:VGA|vga_controller:controller|yCounter[9] ;
; 3:1                ; 346 bits  ; 692 LEs       ; 0 LEs                ; 692 LEs                ; Yes        ; |gpu|decodeAndMap:d0|v5[45]                                ;
; 3:1                ; 229 bits  ; 458 LEs       ; 0 LEs                ; 458 LEs                ; Yes        ; |gpu|decodeAndMap:d0|v5[7]                                 ;
; 15:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|detectShapeDelta:dtc|y[0]             ;
; 6:1                ; 192 bits  ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |gpu|decodeAndMap:d0|incrementalRotation:i0|xv3[3]         ;
; 6:1                ; 160 bits  ; 640 LEs       ; 0 LEs                ; 640 LEs                ; Yes        ; |gpu|decodeAndMap:d0|incrementalRotation:i0|yv6[7]         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|incrementalRotation:i0|yv10[6]        ;
; 6:1                ; 192 bits  ; 768 LEs       ; 0 LEs                ; 768 LEs                ; Yes        ; |gpu|decodeAndMap:d0|incrementalRotation:i0|zv1[0]         ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|connectVerticies:c0|outX[5]           ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|connectVerticies:c0|outY[6]           ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|connectVerticies:c0|err[7]            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |gpu|decodeAndMap:d0|y[5]                                  ;
; 52:1               ; 18 bits   ; 612 LEs       ; 126 LEs              ; 486 LEs                ; Yes        ; |gpu|decodeAndMap:d0|currentStartX[8]                      ;
; 43:1               ; 18 bits   ; 504 LEs       ; 126 LEs              ; 378 LEs                ; Yes        ; |gpu|decodeAndMap:d0|currentEndY[8]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |gpu|decodeAndMap:d0|blackOut:b0|outX                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gpu|decodeAndMap:d0|connectVerticies:c0|outX              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gpu|decodeAndMap:d0|connectVerticies:c0|outY              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |gpu|decodeAndMap:d0|connectVerticies:c0|Add7              ;
; 18:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |gpu|vga_adapter:VGA|to_ctrl_colour[0]                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemoryB|altsyncram_c7m1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 320x240   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemoryA ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 3                    ; Signed Integer           ;
; WIDTHAD_A                          ; 17                   ; Signed Integer           ;
; NUMWORDS_A                         ; 76800                ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 3                    ; Signed Integer           ;
; WIDTHAD_B                          ; 17                   ; Signed Integer           ;
; NUMWORDS_B                         ; 76800                ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; black.mif            ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_c7m1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemoryB ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 3                    ; Signed Integer           ;
; WIDTHAD_A                          ; 17                   ; Signed Integer           ;
; NUMWORDS_A                         ; 76800                ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 3                    ; Signed Integer           ;
; WIDTHAD_B                          ; 17                   ; Signed Integer           ;
; NUMWORDS_B                         ; 76800                ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; black.mif            ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_c7m1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decodeAndMap:d0 ;
+-----------------+-----------+--------------------------------+
; Parameter Name  ; Value     ; Type                           ;
+-----------------+-----------+--------------------------------+
; X_SCREEN_PIXELS ; 101000000 ; Unsigned Binary                ;
; Y_SCREEN_PIXELS ; 11110000  ; Unsigned Binary                ;
+-----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decodeAndMap:d0|connectVerticies:c0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; A              ; 000   ; Unsigned Binary                                         ;
; B              ; 001   ; Unsigned Binary                                         ;
; C              ; 010   ; Unsigned Binary                                         ;
; D              ; 011   ; Unsigned Binary                                         ;
; E              ; 100   ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decodeAndMap:d0|incrementalRotation:i0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; alpha          ; 2047  ; Signed Integer                                             ;
; shifter        ; 11    ; Signed Integer                                             ;
; betapre        ; 61    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 2                                       ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemoryA ;
;     -- OPERATION_MODE                     ; DUAL_PORT                               ;
;     -- WIDTH_A                            ; 3                                       ;
;     -- NUMWORDS_A                         ; 76800                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 3                                       ;
;     -- NUMWORDS_B                         ; 76800                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemoryB ;
;     -- OPERATION_MODE                     ; DUAL_PORT                               ;
;     -- WIDTH_A                            ; 3                                       ;
;     -- NUMWORDS_A                         ; 76800                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 3                                       ;
;     -- NUMWORDS_B                         ; 76800                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
+-------------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decodeAndMap:d0|detectShapeDelta:dtc"                                                                                                         ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; shape ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "shape[2..2]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decodeAndMap:d0|blackOut:b0"                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; maxX[5..0] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; maxX[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; maxX[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; maxX[6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; maxY       ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "maxY[8..8]" will be connected to GND. ;
; maxY[7..4] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; maxY[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decodeAndMap:d0|connectVerticies:c0"                                                                                      ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; outX ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "outX[10..9]" have no fanouts ;
; outY ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (9 bits) it drives; bit(s) "outY[10..9]" have no fanouts ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decodeAndMap:d0|shapeTypeLUT:s0"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; numVerticies ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decodeAndMap:d0"                                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; drawY ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "drawY[8..8]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1932                        ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 24                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 271                         ;
;     ENA SCLR SLD      ; 35                          ;
;     ENA SLD           ; 1510                        ;
;     SCLR              ; 19                          ;
;     SLD               ; 1                           ;
;     plain             ; 52                          ;
; arriav_lcell_comb     ; 3225                        ;
;     arith             ; 1494                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 422                         ;
;         2 data inputs ; 89                          ;
;         4 data inputs ; 918                         ;
;         5 data inputs ; 59                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 729                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 106                         ;
;         4 data inputs ; 117                         ;
;         5 data inputs ; 146                         ;
;         6 data inputs ; 299                         ;
;     shared            ; 996                         ;
;         0 data inputs ; 40                          ;
;         1 data inputs ; 400                         ;
;         2 data inputs ; 554                         ;
;         3 data inputs ; 2                           ;
; arriav_mac            ; 36                          ;
; boundary_port         ; 86                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 60                          ;
;                       ;                             ;
; Max LUT depth         ; 10.70                       ;
; Average LUT depth     ; 3.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Dec 03 04:22:04 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gpu -c gpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file shapetypelut.v
    Info (12023): Found entity 1: shapeTypeLUT File: C:/Users/henvill1/verilog-gpu/src/shapeTypeLUT.v Line: 1
Info (12021): Found 7 design units, including 7 entities, in source file gpu.v
    Info (12023): Found entity 1: gpu File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 2
    Info (12023): Found entity 2: hex_decoder File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 72
    Info (12023): Found entity 3: decodeAndMap File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 87
    Info (12023): Found entity 4: detectShapeDelta File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 943
    Info (12023): Found entity 5: incrementalRotation File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 979
    Info (12023): Found entity 6: connectVerticies File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1269
    Info (12023): Found entity 7: blackOut File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1382
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 78
Info (12127): Elaborating entity "gpu" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 53
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 199
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemoryA" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 237
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemoryA" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 237
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemoryA" with the following parameter: File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 237
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7m1.tdf
    Info (12023): Found entity 1: altsyncram_c7m1 File: C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_c7m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/henvill1/verilog-gpu/src/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|decode_nma:decode2" File: C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/henvill1/verilog-gpu/src/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|decode_g2a:rden_decode_b" File: C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/henvill1/verilog-gpu/src/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemoryA|altsyncram_c7m1:auto_generated|mux_2hb:mux3" File: C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 286
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/henvill1/verilog-gpu/src/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 317
Info (12128): Elaborating entity "decodeAndMap" for hierarchy "decodeAndMap:d0" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 62
Warning (10230): Verilog HDL assignment warning at gpu.v(185): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 185
Warning (10230): Verilog HDL assignment warning at gpu.v(188): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 188
Warning (10230): Verilog HDL assignment warning at gpu.v(194): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 194
Warning (10230): Verilog HDL assignment warning at gpu.v(203): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 203
Warning (10230): Verilog HDL assignment warning at gpu.v(206): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 206
Warning (10230): Verilog HDL assignment warning at gpu.v(223): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 223
Warning (10230): Verilog HDL assignment warning at gpu.v(226): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 226
Warning (10230): Verilog HDL assignment warning at gpu.v(232): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 232
Warning (10230): Verilog HDL assignment warning at gpu.v(241): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 241
Warning (10230): Verilog HDL assignment warning at gpu.v(244): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 244
Warning (10230): Verilog HDL assignment warning at gpu.v(262): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 262
Warning (10230): Verilog HDL assignment warning at gpu.v(265): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 265
Warning (10230): Verilog HDL assignment warning at gpu.v(271): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 271
Warning (10230): Verilog HDL assignment warning at gpu.v(280): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 280
Warning (10230): Verilog HDL assignment warning at gpu.v(283): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 283
Warning (10230): Verilog HDL assignment warning at gpu.v(329): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 329
Warning (10230): Verilog HDL assignment warning at gpu.v(330): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 330
Warning (10230): Verilog HDL assignment warning at gpu.v(331): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 331
Warning (10230): Verilog HDL assignment warning at gpu.v(332): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 332
Warning (10230): Verilog HDL assignment warning at gpu.v(336): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 336
Warning (10230): Verilog HDL assignment warning at gpu.v(337): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 337
Warning (10230): Verilog HDL assignment warning at gpu.v(342): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 342
Warning (10230): Verilog HDL assignment warning at gpu.v(343): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 343
Warning (10230): Verilog HDL assignment warning at gpu.v(348): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 348
Warning (10230): Verilog HDL assignment warning at gpu.v(349): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 349
Warning (10230): Verilog HDL assignment warning at gpu.v(354): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 354
Warning (10230): Verilog HDL assignment warning at gpu.v(355): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 355
Warning (10230): Verilog HDL assignment warning at gpu.v(356): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 356
Warning (10230): Verilog HDL assignment warning at gpu.v(357): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 357
Warning (10230): Verilog HDL assignment warning at gpu.v(362): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 362
Warning (10230): Verilog HDL assignment warning at gpu.v(363): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 363
Warning (10230): Verilog HDL assignment warning at gpu.v(368): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 368
Warning (10230): Verilog HDL assignment warning at gpu.v(369): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 369
Warning (10230): Verilog HDL assignment warning at gpu.v(374): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 374
Warning (10230): Verilog HDL assignment warning at gpu.v(375): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 375
Warning (10230): Verilog HDL assignment warning at gpu.v(379): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 379
Warning (10230): Verilog HDL assignment warning at gpu.v(380): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 380
Warning (10230): Verilog HDL assignment warning at gpu.v(384): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 384
Warning (10230): Verilog HDL assignment warning at gpu.v(385): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 385
Warning (10230): Verilog HDL assignment warning at gpu.v(389): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 389
Warning (10230): Verilog HDL assignment warning at gpu.v(390): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 390
Warning (10230): Verilog HDL assignment warning at gpu.v(394): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 394
Warning (10230): Verilog HDL assignment warning at gpu.v(395): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 395
Warning (10230): Verilog HDL assignment warning at gpu.v(444): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 444
Warning (10230): Verilog HDL assignment warning at gpu.v(445): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 445
Warning (10230): Verilog HDL assignment warning at gpu.v(446): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 446
Warning (10230): Verilog HDL assignment warning at gpu.v(447): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 447
Warning (10230): Verilog HDL assignment warning at gpu.v(452): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 452
Warning (10230): Verilog HDL assignment warning at gpu.v(453): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 453
Warning (10230): Verilog HDL assignment warning at gpu.v(454): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 454
Warning (10230): Verilog HDL assignment warning at gpu.v(455): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 455
Warning (10230): Verilog HDL assignment warning at gpu.v(460): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 460
Warning (10230): Verilog HDL assignment warning at gpu.v(461): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 461
Warning (10230): Verilog HDL assignment warning at gpu.v(462): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 462
Warning (10230): Verilog HDL assignment warning at gpu.v(463): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 463
Warning (10230): Verilog HDL assignment warning at gpu.v(468): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 468
Warning (10230): Verilog HDL assignment warning at gpu.v(469): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 469
Warning (10230): Verilog HDL assignment warning at gpu.v(470): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 470
Warning (10230): Verilog HDL assignment warning at gpu.v(471): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 471
Warning (10230): Verilog HDL assignment warning at gpu.v(476): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 476
Warning (10230): Verilog HDL assignment warning at gpu.v(477): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 477
Warning (10230): Verilog HDL assignment warning at gpu.v(478): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 478
Warning (10230): Verilog HDL assignment warning at gpu.v(479): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 479
Warning (10230): Verilog HDL assignment warning at gpu.v(484): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 484
Warning (10230): Verilog HDL assignment warning at gpu.v(485): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 485
Warning (10230): Verilog HDL assignment warning at gpu.v(486): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 486
Warning (10230): Verilog HDL assignment warning at gpu.v(487): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 487
Warning (10230): Verilog HDL assignment warning at gpu.v(492): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 492
Warning (10230): Verilog HDL assignment warning at gpu.v(493): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 493
Warning (10230): Verilog HDL assignment warning at gpu.v(494): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 494
Warning (10230): Verilog HDL assignment warning at gpu.v(495): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 495
Warning (10230): Verilog HDL assignment warning at gpu.v(500): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 500
Warning (10230): Verilog HDL assignment warning at gpu.v(501): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 501
Warning (10230): Verilog HDL assignment warning at gpu.v(502): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 502
Warning (10230): Verilog HDL assignment warning at gpu.v(503): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 503
Warning (10230): Verilog HDL assignment warning at gpu.v(507): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 507
Warning (10230): Verilog HDL assignment warning at gpu.v(508): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 508
Warning (10230): Verilog HDL assignment warning at gpu.v(509): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 509
Warning (10230): Verilog HDL assignment warning at gpu.v(510): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 510
Warning (10230): Verilog HDL assignment warning at gpu.v(514): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 514
Warning (10230): Verilog HDL assignment warning at gpu.v(515): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 515
Warning (10230): Verilog HDL assignment warning at gpu.v(516): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 516
Warning (10230): Verilog HDL assignment warning at gpu.v(517): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 517
Warning (10230): Verilog HDL assignment warning at gpu.v(521): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 521
Warning (10230): Verilog HDL assignment warning at gpu.v(522): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 522
Warning (10230): Verilog HDL assignment warning at gpu.v(523): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 523
Warning (10230): Verilog HDL assignment warning at gpu.v(524): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 524
Warning (10230): Verilog HDL assignment warning at gpu.v(528): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 528
Warning (10230): Verilog HDL assignment warning at gpu.v(529): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 529
Warning (10230): Verilog HDL assignment warning at gpu.v(530): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 530
Warning (10230): Verilog HDL assignment warning at gpu.v(531): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 531
Warning (10230): Verilog HDL assignment warning at gpu.v(577): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 577
Warning (10230): Verilog HDL assignment warning at gpu.v(578): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 578
Warning (10230): Verilog HDL assignment warning at gpu.v(579): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 579
Warning (10230): Verilog HDL assignment warning at gpu.v(580): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 580
Warning (10230): Verilog HDL assignment warning at gpu.v(585): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 585
Warning (10230): Verilog HDL assignment warning at gpu.v(586): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 586
Warning (10230): Verilog HDL assignment warning at gpu.v(587): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 587
Warning (10230): Verilog HDL assignment warning at gpu.v(588): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 588
Warning (10230): Verilog HDL assignment warning at gpu.v(593): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 593
Warning (10230): Verilog HDL assignment warning at gpu.v(594): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 594
Warning (10230): Verilog HDL assignment warning at gpu.v(595): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 595
Warning (10230): Verilog HDL assignment warning at gpu.v(596): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 596
Warning (10230): Verilog HDL assignment warning at gpu.v(601): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 601
Warning (10230): Verilog HDL assignment warning at gpu.v(602): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 602
Warning (10230): Verilog HDL assignment warning at gpu.v(603): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 603
Warning (10230): Verilog HDL assignment warning at gpu.v(604): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 604
Warning (10230): Verilog HDL assignment warning at gpu.v(609): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 609
Warning (10230): Verilog HDL assignment warning at gpu.v(610): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 610
Warning (10230): Verilog HDL assignment warning at gpu.v(611): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 611
Warning (10230): Verilog HDL assignment warning at gpu.v(612): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 612
Warning (10230): Verilog HDL assignment warning at gpu.v(617): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 617
Warning (10230): Verilog HDL assignment warning at gpu.v(618): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 618
Warning (10230): Verilog HDL assignment warning at gpu.v(619): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 619
Warning (10230): Verilog HDL assignment warning at gpu.v(620): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 620
Warning (10230): Verilog HDL assignment warning at gpu.v(625): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 625
Warning (10230): Verilog HDL assignment warning at gpu.v(626): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 626
Warning (10230): Verilog HDL assignment warning at gpu.v(627): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 627
Warning (10230): Verilog HDL assignment warning at gpu.v(628): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 628
Warning (10230): Verilog HDL assignment warning at gpu.v(633): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 633
Warning (10230): Verilog HDL assignment warning at gpu.v(634): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 634
Warning (10230): Verilog HDL assignment warning at gpu.v(635): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 635
Warning (10230): Verilog HDL assignment warning at gpu.v(636): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 636
Warning (10230): Verilog HDL assignment warning at gpu.v(640): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 640
Warning (10230): Verilog HDL assignment warning at gpu.v(641): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 641
Warning (10230): Verilog HDL assignment warning at gpu.v(642): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 642
Warning (10230): Verilog HDL assignment warning at gpu.v(643): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 643
Warning (10230): Verilog HDL assignment warning at gpu.v(647): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 647
Warning (10230): Verilog HDL assignment warning at gpu.v(648): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 648
Warning (10230): Verilog HDL assignment warning at gpu.v(649): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 649
Warning (10230): Verilog HDL assignment warning at gpu.v(650): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 650
Warning (10230): Verilog HDL assignment warning at gpu.v(654): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 654
Warning (10230): Verilog HDL assignment warning at gpu.v(655): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 655
Warning (10230): Verilog HDL assignment warning at gpu.v(656): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 656
Warning (10230): Verilog HDL assignment warning at gpu.v(657): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 657
Warning (10230): Verilog HDL assignment warning at gpu.v(661): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 661
Warning (10230): Verilog HDL assignment warning at gpu.v(662): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 662
Warning (10230): Verilog HDL assignment warning at gpu.v(663): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 663
Warning (10230): Verilog HDL assignment warning at gpu.v(664): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 664
Warning (10230): Verilog HDL assignment warning at gpu.v(668): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 668
Warning (10230): Verilog HDL assignment warning at gpu.v(669): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 669
Warning (10230): Verilog HDL assignment warning at gpu.v(670): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 670
Warning (10230): Verilog HDL assignment warning at gpu.v(671): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 671
Warning (10230): Verilog HDL assignment warning at gpu.v(675): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 675
Warning (10230): Verilog HDL assignment warning at gpu.v(676): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 676
Warning (10230): Verilog HDL assignment warning at gpu.v(677): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 677
Warning (10230): Verilog HDL assignment warning at gpu.v(678): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 678
Warning (10230): Verilog HDL assignment warning at gpu.v(682): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 682
Warning (10230): Verilog HDL assignment warning at gpu.v(683): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 683
Warning (10230): Verilog HDL assignment warning at gpu.v(684): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 684
Warning (10230): Verilog HDL assignment warning at gpu.v(685): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 685
Warning (10230): Verilog HDL assignment warning at gpu.v(689): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 689
Warning (10230): Verilog HDL assignment warning at gpu.v(690): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 690
Warning (10230): Verilog HDL assignment warning at gpu.v(691): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 691
Warning (10230): Verilog HDL assignment warning at gpu.v(692): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 692
Warning (10230): Verilog HDL assignment warning at gpu.v(696): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 696
Warning (10230): Verilog HDL assignment warning at gpu.v(697): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 697
Warning (10230): Verilog HDL assignment warning at gpu.v(698): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 698
Warning (10230): Verilog HDL assignment warning at gpu.v(699): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 699
Warning (10230): Verilog HDL assignment warning at gpu.v(703): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 703
Warning (10230): Verilog HDL assignment warning at gpu.v(704): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 704
Warning (10230): Verilog HDL assignment warning at gpu.v(705): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 705
Warning (10230): Verilog HDL assignment warning at gpu.v(706): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 706
Warning (10230): Verilog HDL assignment warning at gpu.v(710): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 710
Warning (10230): Verilog HDL assignment warning at gpu.v(711): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 711
Warning (10230): Verilog HDL assignment warning at gpu.v(712): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 712
Warning (10230): Verilog HDL assignment warning at gpu.v(713): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 713
Warning (10230): Verilog HDL assignment warning at gpu.v(717): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 717
Warning (10230): Verilog HDL assignment warning at gpu.v(718): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 718
Warning (10230): Verilog HDL assignment warning at gpu.v(719): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 719
Warning (10230): Verilog HDL assignment warning at gpu.v(720): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 720
Warning (10230): Verilog HDL assignment warning at gpu.v(724): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 724
Warning (10230): Verilog HDL assignment warning at gpu.v(725): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 725
Warning (10230): Verilog HDL assignment warning at gpu.v(726): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 726
Warning (10230): Verilog HDL assignment warning at gpu.v(727): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 727
Warning (10230): Verilog HDL assignment warning at gpu.v(731): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 731
Warning (10230): Verilog HDL assignment warning at gpu.v(732): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 732
Warning (10230): Verilog HDL assignment warning at gpu.v(733): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 733
Warning (10230): Verilog HDL assignment warning at gpu.v(734): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 734
Warning (10230): Verilog HDL assignment warning at gpu.v(738): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 738
Warning (10230): Verilog HDL assignment warning at gpu.v(739): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 739
Warning (10230): Verilog HDL assignment warning at gpu.v(740): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 740
Warning (10230): Verilog HDL assignment warning at gpu.v(741): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 741
Warning (10230): Verilog HDL assignment warning at gpu.v(745): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 745
Warning (10230): Verilog HDL assignment warning at gpu.v(746): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 746
Warning (10230): Verilog HDL assignment warning at gpu.v(747): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 747
Warning (10230): Verilog HDL assignment warning at gpu.v(748): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 748
Warning (10230): Verilog HDL assignment warning at gpu.v(752): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 752
Warning (10230): Verilog HDL assignment warning at gpu.v(753): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 753
Warning (10230): Verilog HDL assignment warning at gpu.v(754): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 754
Warning (10230): Verilog HDL assignment warning at gpu.v(755): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 755
Warning (10230): Verilog HDL assignment warning at gpu.v(760): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 760
Warning (10230): Verilog HDL assignment warning at gpu.v(761): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 761
Warning (10230): Verilog HDL assignment warning at gpu.v(762): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 762
Warning (10230): Verilog HDL assignment warning at gpu.v(763): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 763
Warning (10230): Verilog HDL assignment warning at gpu.v(767): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 767
Warning (10230): Verilog HDL assignment warning at gpu.v(768): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 768
Warning (10230): Verilog HDL assignment warning at gpu.v(769): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 769
Warning (10230): Verilog HDL assignment warning at gpu.v(770): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 770
Warning (10230): Verilog HDL assignment warning at gpu.v(774): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 774
Warning (10230): Verilog HDL assignment warning at gpu.v(775): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 775
Warning (10230): Verilog HDL assignment warning at gpu.v(776): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 776
Warning (10230): Verilog HDL assignment warning at gpu.v(777): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 777
Warning (10230): Verilog HDL assignment warning at gpu.v(781): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 781
Warning (10230): Verilog HDL assignment warning at gpu.v(782): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 782
Warning (10230): Verilog HDL assignment warning at gpu.v(783): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 783
Warning (10230): Verilog HDL assignment warning at gpu.v(784): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 784
Warning (10230): Verilog HDL assignment warning at gpu.v(789): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 789
Warning (10230): Verilog HDL assignment warning at gpu.v(790): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 790
Warning (10230): Verilog HDL assignment warning at gpu.v(791): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 791
Warning (10230): Verilog HDL assignment warning at gpu.v(792): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 792
Warning (10230): Verilog HDL assignment warning at gpu.v(838): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 838
Warning (10230): Verilog HDL assignment warning at gpu.v(839): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 839
Warning (10230): Verilog HDL assignment warning at gpu.v(840): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 840
Warning (10230): Verilog HDL assignment warning at gpu.v(841): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 841
Warning (10230): Verilog HDL assignment warning at gpu.v(846): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 846
Warning (10230): Verilog HDL assignment warning at gpu.v(847): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 847
Warning (10230): Verilog HDL assignment warning at gpu.v(848): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 848
Warning (10230): Verilog HDL assignment warning at gpu.v(849): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 849
Warning (10230): Verilog HDL assignment warning at gpu.v(854): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 854
Warning (10230): Verilog HDL assignment warning at gpu.v(855): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 855
Warning (10230): Verilog HDL assignment warning at gpu.v(856): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 856
Warning (10230): Verilog HDL assignment warning at gpu.v(857): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 857
Warning (10230): Verilog HDL assignment warning at gpu.v(862): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 862
Warning (10230): Verilog HDL assignment warning at gpu.v(863): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 863
Warning (10230): Verilog HDL assignment warning at gpu.v(864): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 864
Warning (10230): Verilog HDL assignment warning at gpu.v(865): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 865
Warning (10230): Verilog HDL assignment warning at gpu.v(870): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 870
Warning (10230): Verilog HDL assignment warning at gpu.v(871): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 871
Warning (10230): Verilog HDL assignment warning at gpu.v(872): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 872
Warning (10230): Verilog HDL assignment warning at gpu.v(873): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 873
Warning (10230): Verilog HDL assignment warning at gpu.v(878): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 878
Warning (10230): Verilog HDL assignment warning at gpu.v(879): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 879
Warning (10230): Verilog HDL assignment warning at gpu.v(880): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 880
Warning (10230): Verilog HDL assignment warning at gpu.v(881): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 881
Warning (10230): Verilog HDL assignment warning at gpu.v(926): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 926
Warning (10230): Verilog HDL assignment warning at gpu.v(927): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 927
Info (12128): Elaborating entity "shapeTypeLUT" for hierarchy "decodeAndMap:d0|shapeTypeLUT:s0" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 150
Info (12128): Elaborating entity "connectVerticies" for hierarchy "decodeAndMap:d0|connectVerticies:c0" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 153
Warning (10036): Verilog HDL or VHDL warning at gpu.v(1295): object "up" assigned a value but never read File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1295
Warning (10036): Verilog HDL or VHDL warning at gpu.v(1295): object "right" assigned a value but never read File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1295
Warning (10230): Verilog HDL assignment warning at gpu.v(1275): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1275
Warning (10230): Verilog HDL assignment warning at gpu.v(1276): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1276
Warning (10230): Verilog HDL assignment warning at gpu.v(1277): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1277
Warning (10230): Verilog HDL assignment warning at gpu.v(1278): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1278
Warning (10230): Verilog HDL assignment warning at gpu.v(1357): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1357
Warning (10230): Verilog HDL assignment warning at gpu.v(1361): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1361
Warning (10230): Verilog HDL assignment warning at gpu.v(1365): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1365
Warning (10230): Verilog HDL assignment warning at gpu.v(1366): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1366
Info (12128): Elaborating entity "incrementalRotation" for hierarchy "decodeAndMap:d0|incrementalRotation:i0" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 154
Warning (10230): Verilog HDL assignment warning at gpu.v(1056): truncated value with size 32 to match size of target (8) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1056
Warning (10230): Verilog HDL assignment warning at gpu.v(1153): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1153
Warning (10230): Verilog HDL assignment warning at gpu.v(1154): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1154
Warning (10230): Verilog HDL assignment warning at gpu.v(1155): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1155
Warning (10230): Verilog HDL assignment warning at gpu.v(1156): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1156
Warning (10230): Verilog HDL assignment warning at gpu.v(1157): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1157
Warning (10230): Verilog HDL assignment warning at gpu.v(1158): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1158
Warning (10230): Verilog HDL assignment warning at gpu.v(1159): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1159
Warning (10230): Verilog HDL assignment warning at gpu.v(1160): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1160
Warning (10230): Verilog HDL assignment warning at gpu.v(1161): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1161
Warning (10230): Verilog HDL assignment warning at gpu.v(1162): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1162
Warning (10230): Verilog HDL assignment warning at gpu.v(1163): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1163
Warning (10230): Verilog HDL assignment warning at gpu.v(1164): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1164
Warning (10230): Verilog HDL assignment warning at gpu.v(1166): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1166
Warning (10230): Verilog HDL assignment warning at gpu.v(1167): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1167
Warning (10230): Verilog HDL assignment warning at gpu.v(1168): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1168
Warning (10230): Verilog HDL assignment warning at gpu.v(1169): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1169
Warning (10230): Verilog HDL assignment warning at gpu.v(1170): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1170
Warning (10230): Verilog HDL assignment warning at gpu.v(1171): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1171
Warning (10230): Verilog HDL assignment warning at gpu.v(1172): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1172
Warning (10230): Verilog HDL assignment warning at gpu.v(1173): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1173
Warning (10230): Verilog HDL assignment warning at gpu.v(1174): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1174
Warning (10230): Verilog HDL assignment warning at gpu.v(1175): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1175
Warning (10230): Verilog HDL assignment warning at gpu.v(1176): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1176
Warning (10230): Verilog HDL assignment warning at gpu.v(1177): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1177
Warning (10230): Verilog HDL assignment warning at gpu.v(1179): truncated value with size 32 to match size of target (8) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1179
Warning (10230): Verilog HDL assignment warning at gpu.v(1186): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1186
Warning (10230): Verilog HDL assignment warning at gpu.v(1187): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1187
Warning (10230): Verilog HDL assignment warning at gpu.v(1188): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1188
Warning (10230): Verilog HDL assignment warning at gpu.v(1189): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1189
Warning (10230): Verilog HDL assignment warning at gpu.v(1190): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1190
Warning (10230): Verilog HDL assignment warning at gpu.v(1191): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1191
Warning (10230): Verilog HDL assignment warning at gpu.v(1192): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1192
Warning (10230): Verilog HDL assignment warning at gpu.v(1193): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1193
Warning (10230): Verilog HDL assignment warning at gpu.v(1194): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1194
Warning (10230): Verilog HDL assignment warning at gpu.v(1195): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1195
Warning (10230): Verilog HDL assignment warning at gpu.v(1196): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1196
Warning (10230): Verilog HDL assignment warning at gpu.v(1197): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1197
Warning (10230): Verilog HDL assignment warning at gpu.v(1199): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1199
Warning (10230): Verilog HDL assignment warning at gpu.v(1200): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1200
Warning (10230): Verilog HDL assignment warning at gpu.v(1201): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1201
Warning (10230): Verilog HDL assignment warning at gpu.v(1202): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1202
Warning (10230): Verilog HDL assignment warning at gpu.v(1203): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1203
Warning (10230): Verilog HDL assignment warning at gpu.v(1204): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1204
Warning (10230): Verilog HDL assignment warning at gpu.v(1205): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1205
Warning (10230): Verilog HDL assignment warning at gpu.v(1206): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1206
Warning (10230): Verilog HDL assignment warning at gpu.v(1207): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1207
Warning (10230): Verilog HDL assignment warning at gpu.v(1208): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1208
Warning (10230): Verilog HDL assignment warning at gpu.v(1209): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1209
Warning (10230): Verilog HDL assignment warning at gpu.v(1210): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1210
Warning (10230): Verilog HDL assignment warning at gpu.v(1212): truncated value with size 32 to match size of target (8) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1212
Warning (10230): Verilog HDL assignment warning at gpu.v(1218): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1218
Warning (10230): Verilog HDL assignment warning at gpu.v(1219): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1219
Warning (10230): Verilog HDL assignment warning at gpu.v(1220): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1220
Warning (10230): Verilog HDL assignment warning at gpu.v(1221): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1221
Warning (10230): Verilog HDL assignment warning at gpu.v(1222): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1222
Warning (10230): Verilog HDL assignment warning at gpu.v(1223): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1223
Warning (10230): Verilog HDL assignment warning at gpu.v(1224): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1224
Warning (10230): Verilog HDL assignment warning at gpu.v(1225): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1225
Warning (10230): Verilog HDL assignment warning at gpu.v(1226): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1226
Warning (10230): Verilog HDL assignment warning at gpu.v(1227): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1227
Warning (10230): Verilog HDL assignment warning at gpu.v(1228): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1228
Warning (10230): Verilog HDL assignment warning at gpu.v(1229): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1229
Warning (10230): Verilog HDL assignment warning at gpu.v(1231): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1231
Warning (10230): Verilog HDL assignment warning at gpu.v(1232): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1232
Warning (10230): Verilog HDL assignment warning at gpu.v(1233): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1233
Warning (10230): Verilog HDL assignment warning at gpu.v(1234): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1234
Warning (10230): Verilog HDL assignment warning at gpu.v(1235): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1235
Warning (10230): Verilog HDL assignment warning at gpu.v(1236): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1236
Warning (10230): Verilog HDL assignment warning at gpu.v(1237): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1237
Warning (10230): Verilog HDL assignment warning at gpu.v(1238): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1238
Warning (10230): Verilog HDL assignment warning at gpu.v(1239): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1239
Warning (10230): Verilog HDL assignment warning at gpu.v(1240): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1240
Warning (10230): Verilog HDL assignment warning at gpu.v(1241): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1241
Warning (10230): Verilog HDL assignment warning at gpu.v(1242): truncated value with size 32 to match size of target (16) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1242
Warning (10230): Verilog HDL assignment warning at gpu.v(1244): truncated value with size 32 to match size of target (8) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1244
Info (12128): Elaborating entity "blackOut" for hierarchy "decodeAndMap:d0|blackOut:b0" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 163
Warning (10230): Verilog HDL assignment warning at gpu.v(1423): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1423
Warning (10230): Verilog HDL assignment warning at gpu.v(1426): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 1426
Info (12128): Elaborating entity "detectShapeDelta" for hierarchy "decodeAndMap:d0|detectShapeDelta:dtc" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 172
Warning (10230): Verilog HDL assignment warning at gpu.v(954): truncated value with size 32 to match size of target (4) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 954
Warning (10230): Verilog HDL assignment warning at gpu.v(957): truncated value with size 32 to match size of target (4) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 957
Warning (10230): Verilog HDL assignment warning at gpu.v(960): truncated value with size 32 to match size of target (4) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 960
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h5" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 63
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/henvill1/verilog-gpu/src/output_files/gpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/henvill1/verilog-gpu/src/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 19
Info (21057): Implemented 4575 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 71 output pins
    Info (21061): Implemented 4392 logic cells
    Info (21064): Implemented 60 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 36 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 724 warnings
    Info: Peak virtual memory: 4929 megabytes
    Info: Processing ended: Sun Dec 03 04:22:19 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/henvill1/verilog-gpu/src/output_files/gpu.map.smsg.


