{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3091, "design__instance__area": 69241, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 78, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 9, "power__internal__total": 0.05821617692708969, "power__switching__total": 0.021941274404525757, "power__leakage__total": 1.1133649877592688e-06, "power__total": 0.08015856146812439, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5526103064892871, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5492769727858794, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5784349829508596, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.204900768818364, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.578435, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.777369, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 78, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7952858596773537, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7888903087408194, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.3219744562099716, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.4824704106126667, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -53.7882855702422, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.4824704106126667, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.309221, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 59, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.482471, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 48, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 78, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.444337496040667, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.44314644874616405, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26051284089537713, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.276628061620488, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.260513, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.478, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 78, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.44187740828197536, "clock__skew__worst_setup": 0.4410253675976294, "timing__hold__ws": 0.2595460586581911, "timing__setup__ws": -3.5780348585614683, "timing__hold__tns": 0, "timing__setup__tns": -62.80272124552816, "timing__hold__wns": 0, "timing__setup__wns": -3.5780348585614683, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.259546, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 182, "timing__setup_r2r__ws": -3.578035, "timing__setup_r2r_vio__count": 149, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4323, "design__instance__area__stdcell": 74650, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.472884, "design__instance__utilization__stdcell": 0.472884, "design__rows": 101, "design__rows:GF018hv5v_mcu_sc7": 101, "design__sites": 71912, "design__sites:GF018hv5v_mcu_sc7": 71912, "design__instance__count__class:tie_cell": 4, "design__instance__area__class:tie_cell": 35.1232, "design__instance__count__class:buffer": 3, "design__instance__area__class:buffer": 39.5136, "design__instance__count__class:inverter": 531, "design__instance__area__class:inverter": 4803.1, "design__instance__count__class:sequential_cell": 302, "design__instance__area__class:sequential_cell": 22939.8, "design__instance__count__class:multi_input_combinational_cell": 1029, "design__instance__area__class:multi_input_combinational_cell": 25506, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "design__instance__count__class:timing_repair_buffer": 193, "design__instance__area__class:timing_repair_buffer": 5037.98, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 76585.1, "design__violations": 0, "design__instance__count__class:clock_buffer": 120, "design__instance__area__class:clock_buffer": 6177.29, "design__instance__count__class:clock_inverter": 50, "design__instance__area__class:clock_inverter": 930.765, "design__instance__count__setup_buffer": 61, "design__instance__count__hold_buffer": 8, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 859, "design__instance__area__class:antenna_cell": 3771.35, "antenna_diodes_count": 0, "route__net": 2180, "route__net__special": 2, "route__drc_errors__iter:0": 306, "route__wirelength__iter:0": 86604, "route__drc_errors__iter:1": 43, "route__wirelength__iter:1": 85645, "route__drc_errors__iter:2": 29, "route__wirelength__iter:2": 85396, "route__drc_errors__iter:3": 1, "route__wirelength__iter:3": 85363, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 85365, "route__drc_errors": 0, "route__wirelength": 85365, "route__vias": 14741, "route__vias__singlecut": 14741, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 605.88, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 78, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5487140896964751, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5460633211279111, "timing__hold__ws__corner:min_tt_025C_5v00": 0.576804842437699, "timing__setup__ws__corner:min_tt_025C_5v00": 2.2563112017398526, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.576805, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.822021, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 78, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7882181797027022, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7828775627140024, "timing__hold__ws__corner:min_ss_125C_4v50": 0.32976355912642763, "timing__setup__ws__corner:min_ss_125C_4v50": -3.4011292522792047, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -46.80763642504179, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.4011292522792047, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.306094, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 58, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.401129, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 47, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 78, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.44187740828197536, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4410253675976294, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2595460586581911, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.310429468694985, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.259546, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.511794, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 78, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5573589525445146, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5532068293372889, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5804549227789905, "timing__setup__ws__corner:max_tt_025C_5v00": 2.143649318728275, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.580455, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.724029, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 80, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 78, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8039135140680249, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7962549733829574, "timing__hold__ws__corner:max_ss_125C_4v50": 0.29674707975254017, "timing__setup__ws__corner:max_ss_125C_4v50": -3.5780348585614683, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -62.80272124552816, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.5780348585614683, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.312816, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 65, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.578035, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 54, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 80, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 78, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.44735086345932845, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4457378758923834, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.26171532348735715, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.2364575269181906, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.261715, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.438231, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 80, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 80, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99795, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99958, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00204786, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00257953, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000410315, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00257953, "design_powergrid__voltage__worst": 0.00257953, "design_powergrid__voltage__worst__net:VDD": 4.99795, "design_powergrid__drop__worst": 0.00257953, "design_powergrid__drop__worst__net:VDD": 0.00204786, "design_powergrid__voltage__worst__net:VSS": 0.00257953, "design_powergrid__drop__worst__net:VSS": 0.00257953, "ir__voltage__worst": 5, "ir__drop__avg": 0.000416, "ir__drop__worst": 0.00205, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}