# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/zaid/MTP/myrepo/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/ip/blk_mem_Q/blk_mem_Q.xci
# IP: The module: 'blk_mem_Q' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/zaid/MTP/myrepo/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/ip/blk_mem_Q/blk_mem_Q_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'blk_mem_Q'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0]

# IP: /home/zaid/MTP/myrepo/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/ip/blk_mem_Q/blk_mem_Q.xci
# IP: The module: 'blk_mem_Q' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/zaid/MTP/myrepo/GPS_Ver/Acq_Track_VCU108/Acq_Track_VCU108.srcs/sources_1/ip/blk_mem_Q/blk_mem_Q_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'blk_mem_Q'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0]
