// Seed: 2487511279
module module_0;
  wire id_1;
  module_3 modCall_1 ();
  assign module_2.id_2 = 0;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    input tri id_1,
    output wand id_2,
    output supply1 id_3,
    output wire id_4,
    input tri0 id_5,
    output supply0 id_6
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  always @(*);
endmodule
module module_3;
  logic [7:0] id_3;
  assign id_3[1 : 1] = 1 - id_2;
  assign id_1 = 1;
  always @(posedge 1 or posedge id_2 && "" - id_1) begin : LABEL_0
    if (id_2) id_1 <= "";
  end
  assign id_3 = id_3;
endmodule
