INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/_x/reports/fpga
	Log files: /home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/_x/logs/fpga
INFO: [v++ 60-1657] Initializing dispatch client.
INFO: [v++ 60-1548] Creating build summary session with primary output /home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/fpga.xo.compile_summary, at Thu Apr 15 17:16:42 2021
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Apr 15 17:16:43 2021
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/centos/Desktop/KS-FPGA/baseline/codes/accel/src/_x/reports/fpga/v++_compile_fpga_guidance.html', at Thu Apr 15 17:16:44 2021
INFO: [v++ 60-895]   Target platform: /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/hw/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_aws-vu9p-f1_shell-v04261818_201920_2
INFO: [v++ 60-242] Creating kernel: 'runOnfpga'
