digraph "CFG for '_Z16sga_left_forwardiPKfiiiiPf' function" {
	label="CFG for '_Z16sga_left_forwardiPKfiiiiPf' function";

	Node0x5c292e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %0\l  br i1 %17, label %18, label %120\l|{<s0>T|<s1>F}}"];
	Node0x5c292e0:s0 -> Node0x5c2b210;
	Node0x5c292e0:s1 -> Node0x5c2b2a0;
	Node0x5c2b210 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{%18:\l18:                                               \l  %19 = mul nsw i32 %3, %2\l  %20 = freeze i32 %16\l  %21 = freeze i32 %2\l  %22 = sdiv i32 %20, %21\l  %23 = mul nsw i32 %22, %19\l  %24 = mul nsw i32 %23, %4\l  %25 = mul i32 %22, %21\l  %26 = sub i32 %20, %25\l  %27 = mul nsw i32 %26, %3\l  %28 = add nsw i32 %24, %27\l  %29 = mul nsw i32 %23, %5\l  %30 = add nsw i32 %29, %27\l  %31 = icmp sgt i32 %3, 0\l  br i1 %31, label %32, label %120\l|{<s0>T|<s1>F}}"];
	Node0x5c2b210:s0 -> Node0x5c2baf0;
	Node0x5c2b210:s1 -> Node0x5c2b2a0;
	Node0x5c2baf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8caffe70",label="{%32:\l32:                                               \l  %33 = icmp sgt i32 %4, 0\l  %34 = shl nsw i32 %19, 1\l  %35 = mul nsw i32 %19, 3\l  %36 = shl nsw i32 %19, 2\l  br label %39\l}"];
	Node0x5c2baf0 -> Node0x5c2bfe0;
	Node0x5c2c0a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%37:\l37:                                               \l  %38 = icmp sgt i32 %40, 1\l  br i1 %38, label %39, label %120, !llvm.loop !7\l|{<s0>T|<s1>F}}"];
	Node0x5c2c0a0:s0 -> Node0x5c2bfe0;
	Node0x5c2c0a0:s1 -> Node0x5c2b2a0;
	Node0x5c2bfe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%39:\l39:                                               \l  %40 = phi i32 [ %3, %32 ], [ %41, %37 ]\l  %41 = add nsw i32 %40, -1\l  %42 = add nsw i32 %30, %41\l  br i1 %33, label %43, label %37\l|{<s0>T|<s1>F}}"];
	Node0x5c2bfe0:s0 -> Node0x5c2c5e0;
	Node0x5c2bfe0:s1 -> Node0x5c2c0a0;
	Node0x5c2c5e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%43:\l43:                                               \l  %44 = sext i32 %42 to i64\l  %45 = getelementptr inbounds float, float addrspace(1)* %1, i64 %44\l  %46 = icmp slt i32 %40, %3\l  %47 = add nsw i32 %42, %19\l  %48 = sext i32 %47 to i64\l  %49 = getelementptr inbounds float, float addrspace(1)* %1, i64 %48\l  %50 = add nuw nsw i32 %40, 1\l  %51 = icmp slt i32 %50, %3\l  %52 = add nsw i32 %42, %34\l  %53 = sext i32 %52 to i64\l  %54 = getelementptr inbounds float, float addrspace(1)* %1, i64 %53\l  %55 = add nsw i32 %42, %35\l  %56 = sext i32 %55 to i64\l  %57 = getelementptr inbounds float, float addrspace(1)* %1, i64 %56\l  %58 = add nsw i32 %42, %36\l  %59 = sext i32 %58 to i64\l  %60 = getelementptr inbounds float, float addrspace(1)* %1, i64 %59\l  br label %61\l}"];
	Node0x5c2c5e0 -> Node0x5c2d020;
	Node0x5c2d020 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%61:\l61:                                               \l  %62 = phi i32 [ 0, %43 ], [ %105, %114 ]\l  %63 = mul nsw i32 %62, %19\l  %64 = add nsw i32 %28, %63\l  %65 = add nsw i32 %64, %41\l  %66 = sext i32 %65 to i64\l  %67 = getelementptr inbounds float, float addrspace(1)* %6, i64 %66\l  %68 = load float, float addrspace(1)* %67, align 4, !tbaa !9\l  %69 = load float, float addrspace(1)* %45, align 4, !tbaa !9\l  %70 = fmul contract float %68, %69\l  %71 = fadd contract float %70, 0.000000e+00\l  br i1 %46, label %72, label %77\l|{<s0>T|<s1>F}}"];
	Node0x5c2d020:s0 -> Node0x5c2ea70;
	Node0x5c2d020:s1 -> Node0x5c2eb00;
	Node0x5c2ea70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%72:\l72:                                               \l  %73 = add i32 %64, %40\l  %74 = sext i32 %73 to i64\l  %75 = getelementptr inbounds float, float addrspace(1)* %6, i64 %74\l  %76 = load float, float addrspace(1)* %75, align 4, !tbaa !9\l  br label %77\l}"];
	Node0x5c2ea70 -> Node0x5c2eb00;
	Node0x5c2eb00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%77:\l77:                                               \l  %78 = phi float [ %76, %72 ], [ %68, %61 ]\l  %79 = load float, float addrspace(1)* %49, align 4, !tbaa !9\l  %80 = fmul contract float %78, %79\l  %81 = fadd contract float %71, %80\l  br i1 %51, label %82, label %87\l|{<s0>T|<s1>F}}"];
	Node0x5c2eb00:s0 -> Node0x5c2f100;
	Node0x5c2eb00:s1 -> Node0x5c2f150;
	Node0x5c2f100 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%82:\l82:                                               \l  %83 = add nsw i32 %65, 2\l  %84 = sext i32 %83 to i64\l  %85 = getelementptr inbounds float, float addrspace(1)* %6, i64 %84\l  %86 = load float, float addrspace(1)* %85, align 4, !tbaa !9\l  br label %87\l}"];
	Node0x5c2f100 -> Node0x5c2f150;
	Node0x5c2f150 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%87:\l87:                                               \l  %88 = phi float [ %86, %82 ], [ %68, %77 ]\l  %89 = load float, float addrspace(1)* %54, align 4, !tbaa !9\l  %90 = fmul contract float %88, %89\l  %91 = fadd contract float %81, %90\l  %92 = icmp ne i32 %62, 0\l  %93 = select i1 %46, i1 %92, i1 false\l  br i1 %93, label %94, label %100\l|{<s0>T|<s1>F}}"];
	Node0x5c2f150:s0 -> Node0x5c2f850;
	Node0x5c2f150:s1 -> Node0x5c2f8a0;
	Node0x5c2f850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%94:\l94:                                               \l  %95 = add i32 %64, %40\l  %96 = sub i32 %95, %19\l  %97 = sext i32 %96 to i64\l  %98 = getelementptr inbounds float, float addrspace(1)* %6, i64 %97\l  %99 = load float, float addrspace(1)* %98, align 4, !tbaa !9\l  br label %100\l}"];
	Node0x5c2f850 -> Node0x5c2f8a0;
	Node0x5c2f8a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%100:\l100:                                              \l  %101 = phi float [ %99, %94 ], [ %68, %87 ]\l  %102 = load float, float addrspace(1)* %57, align 4, !tbaa !9\l  %103 = fmul contract float %101, %102\l  %104 = fadd contract float %91, %103\l  %105 = add nuw nsw i32 %62, 1\l  %106 = icmp slt i32 %105, %4\l  %107 = select i1 %46, i1 %106, i1 false\l  br i1 %107, label %108, label %114\l|{<s0>T|<s1>F}}"];
	Node0x5c2f8a0:s0 -> Node0x5c300f0;
	Node0x5c2f8a0:s1 -> Node0x5c2d0e0;
	Node0x5c300f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{%108:\l108:                                              \l  %109 = add i32 %64, %40\l  %110 = add nsw i32 %109, %19\l  %111 = sext i32 %110 to i64\l  %112 = getelementptr inbounds float, float addrspace(1)* %6, i64 %111\l  %113 = load float, float addrspace(1)* %112, align 4, !tbaa !9\l  br label %114\l}"];
	Node0x5c300f0 -> Node0x5c2d0e0;
	Node0x5c2d0e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%114:\l114:                                              \l  %115 = phi float [ %113, %108 ], [ %68, %100 ]\l  %116 = load float, float addrspace(1)* %60, align 4, !tbaa !9\l  %117 = fmul contract float %115, %116\l  %118 = fadd contract float %104, %117\l  store float %118, float addrspace(1)* %67, align 4, !tbaa !9\l  %119 = icmp eq i32 %105, %4\l  br i1 %119, label %37, label %61, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x5c2d0e0:s0 -> Node0x5c2c0a0;
	Node0x5c2d0e0:s1 -> Node0x5c2d020;
	Node0x5c2b2a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%120:\l120:                                              \l  ret void\l}"];
}
