{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622846315499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622846315500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 15:38:35 2021 " "Processing started: Fri Jun 04 15:38:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622846315500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1622846315500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project --analyze_file=\"C:/Users/James/Documents/UW Classes/330/Project/Project/FSM.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project --analyze_file=\"C:/Users/James/Documents/UW Classes/330/Project/Project/FSM.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1622846315500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1622846315796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1622846315796 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \"@\", or an identifier fsm.sv(48) " "Verilog HDL syntax error at fsm.sv(48) near text: \"(\";  expecting \"@\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1622846321455 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Fetch fsm.sv(55) " "Verilog HDL Declaration error at fsm.sv(55): identifier \"Fetch\" is already declared in the present scope" {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 55 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1622846321455 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Decode fsm.sv(65) " "Verilog HDL Declaration error at fsm.sv(65): identifier \"Decode\" is already declared in the present scope" {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 65 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1622846321455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier fsm.sv(69) " "Verilog HDL syntax error at fsm.sv(69) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 69 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1622846321455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier fsm.sv(70) " "Verilog HDL syntax error at fsm.sv(70) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 70 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1622846321455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier fsm.sv(71) " "Verilog HDL syntax error at fsm.sv(71) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1622846321455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier fsm.sv(72) " "Verilog HDL syntax error at fsm.sv(72) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1622846321455 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier fsm.sv(73) " "Verilog HDL syntax error at fsm.sv(73) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier fsm.sv(74) " "Verilog HDL syntax error at fsm.sv(74) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Halt fsm.sv(78) " "Verilog HDL Declaration error at fsm.sv(78): identifier \"Halt\" is already declared in the present scope" {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 78 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Sub fsm.sv(80) " "Verilog HDL Declaration error at fsm.sv(80): identifier \"Sub\" is already declared in the present scope" {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 80 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"assert\" fsm.sv(80) " "Verilog HDL syntax error at fsm.sv(80) near text: \"begin\";  expecting \"assert\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 80 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Add fsm.sv(90) " "Verilog HDL Declaration error at fsm.sv(90): identifier \"Add\" is already declared in the present scope" {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 90 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Store fsm.sv(100) " "Verilog HDL Declaration error at fsm.sv(100): identifier \"Store\" is already declared in the present scope" {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 100 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Ld_A fsm.sv(107) " "Verilog HDL Declaration error at fsm.sv(107): identifier \"Ld_A\" is already declared in the present scope" {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 107 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Ld_B fsm.sv(114) " "Verilog HDL Declaration error at fsm.sv(114): identifier \"Ld_B\" is already declared in the present scope" {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 114 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Noop fsm.sv(122) " "Verilog HDL Declaration error at fsm.sv(122): identifier \"Noop\" is already declared in the present scope" {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 122 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FSM fsm.sv(29) " "Ignored design unit \"FSM\" at fsm.sv(29) due to previous errors" {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 29 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FSM_tb fsm.sv(137) " "Ignored design unit \"FSM_tb\" at fsm.sv(137) due to previous errors" {  } { { "fsm.sv" "" { Text "C:/Users/James/Documents/UW Classes/330/Project/Project/fsm.sv" 137 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1622846321456 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 19 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622846321458 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 04 15:38:41 2021 " "Processing ended: Fri Jun 04 15:38:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622846321458 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622846321458 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622846321458 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1622846321458 ""}
