// Seed: 701009109
module module_0 (
    id_1
);
  inout wire id_1;
  uwire id_2, id_3, id_4;
  assign id_1.id_3 = 1;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input tri id_2,
    output wor void id_3,
    input uwire id_4,
    output wor id_5,
    output supply0 id_6,
    output tri0 id_7,
    input uwire id_8,
    input supply1 id_9,
    input tri id_10
    , id_19,
    input tri0 id_11,
    input tri id_12,
    input tri1 id_13,
    input wire id_14,
    output wire id_15,
    input tri id_16,
    output tri1 id_17
);
  wire id_20;
  and primCall (
      id_15, id_14, id_2, id_0, id_12, id_4, id_10, id_13, id_9, id_16, id_8, id_11, id_19
  );
  module_0 modCall_1 (id_20);
  assign modCall_1.id_2 = 0;
endmodule
