
semgdaq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ebc  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08007094  08007094  00017094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070a4  080070a4  000278d8  2**0
                  CONTENTS
  4 .ARM          00000000  080070a4  080070a4  000278d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080070a4  080070a4  000278d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070a4  080070a4  000170a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080070a8  080070a8  000170a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000078d8  20000000  080070ac  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003434  200078d8  0800e984  000278d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000ad0c  0800e984  0002ad0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000278d8  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  00027908  2**0
                  CONTENTS, READONLY
 13 .debug_info   000160ca  00000000  00000000  000279c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000031d6  00000000  00000000  0003da8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001538  00000000  00000000  00040c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001020  00000000  00000000  00042198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ef1  00000000  00000000  000431b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000187f8  00000000  00000000  000650a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e20e7  00000000  00000000  0007d8a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005d04  00000000  00000000  0015f988  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  0016568c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00000d34  00000000  00000000  00165717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000020  00000000  00000000  0016644b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200078d8 	.word	0x200078d8
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800707c 	.word	0x0800707c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200078dc 	.word	0x200078dc
 8000214:	0800707c 	.word	0x0800707c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpun>:
 8000ac4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x10>
 8000ace:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad2:	d10a      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ad4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x20>
 8000ade:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dcmpun+0x26>
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0001 	mov.w	r0, #1
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <MA_ADC1_IN1_Init>:
//VARIABLES
static float32_t  MA_IMPULSERESPONSE[MA_FILTER_LENGTH]={0.125f, 0.125f, 0.125f, 0.125f, 0.125f, 0.125f, 0.125f, 0.125f};

//FUNCTION DEFINITIONS
void MA_ADC1_IN1_Init (ADC1_IN1_MA *ADC1_IN1_MA_ptr)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8000b98:	2300      	movs	r3, #0
 8000b9a:	73fb      	strb	r3, [r7, #15]
 8000b9c:	e00a      	b.n	8000bb4 <MA_ADC1_IN1_Init+0x24>
	{
        ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr[j]=0.0f; // Clear the moving average buffer
 8000b9e:	7bfb      	ldrb	r3, [r7, #15]
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	4413      	add	r3, r2
 8000ba6:	3304      	adds	r3, #4
 8000ba8:	f04f 0200 	mov.w	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8000bae:	7bfb      	ldrb	r3, [r7, #15]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	73fb      	strb	r3, [r7, #15]
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
 8000bb6:	2b07      	cmp	r3, #7
 8000bb8:	d9f1      	bls.n	8000b9e <MA_ADC1_IN1_Init+0xe>
    }


	ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx=0; // Initialize the buffer index
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60bb      	str	r3, [r7, #8]
 8000bc4:	e00b      	b.n	8000bde <MA_ADC1_IN1_Init+0x4e>
	{
	    ADC1_IN1_MA_ptr->MA_ADC1_IN1_OutBfr[i] = 0.0f; // Clear the output buffer
 8000bc6:	687a      	ldr	r2, [r7, #4]
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	3308      	adds	r3, #8
 8000bcc:	009b      	lsls	r3, r3, #2
 8000bce:	4413      	add	r3, r2
 8000bd0:	3304      	adds	r3, #4
 8000bd2:	f04f 0200 	mov.w	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	3301      	adds	r3, #1
 8000bdc:	60bb      	str	r3, [r7, #8]
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	2b9c      	cmp	r3, #156	; 0x9c
 8000be2:	d9f0      	bls.n	8000bc6 <MA_ADC1_IN1_Init+0x36>
	}
}
 8000be4:	bf00      	nop
 8000be6:	bf00      	nop
 8000be8:	3714      	adds	r7, #20
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
	...

08000bf4 <MA_ADC1_IN1_Update>:

void MA_ADC1_IN1_Update(ADC1_IN1_MA *ADC1_IN1_MA_ptr)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b087      	sub	sp, #28
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	617b      	str	r3, [r7, #20]
 8000c00:	e05a      	b.n	8000cb8 <MA_ADC1_IN1_Update+0xc4>
    {

        ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr[ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx] = ADC1_IN1_NF_arg._NF_ADC1_IN1_bfr[u]; // Store the current input sample in the circular buffer
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4932      	ldr	r1, [pc, #200]	; (8000cd0 <MA_ADC1_IN1_Update+0xdc>)
 8000c08:	697a      	ldr	r2, [r7, #20]
 8000c0a:	3212      	adds	r2, #18
 8000c0c:	0092      	lsls	r2, r2, #2
 8000c0e:	440a      	add	r2, r1
 8000c10:	6812      	ldr	r2, [r2, #0]
 8000c12:	6879      	ldr	r1, [r7, #4]
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	440b      	add	r3, r1
 8000c18:	3304      	adds	r3, #4
 8000c1a:	601a      	str	r2, [r3, #0]


        // Increment the buffer index and wrap around if necessary
        ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx++;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	1c5a      	adds	r2, r3, #1
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	601a      	str	r2, [r3, #0]

        if (ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx == MA_FILTER_LENGTH)
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	2b08      	cmp	r3, #8
 8000c2c:	d102      	bne.n	8000c34 <MA_ADC1_IN1_Update+0x40>
        {
            ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx = 0;
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
        }


        ADC1_IN1_MA_ptr->MA_ADC1_IN1_OutBfr[u] = 0.0f; // Initialize the current output sample inside the struct's output buffer
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	3308      	adds	r3, #8
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	4413      	add	r3, r2
 8000c3e:	3304      	adds	r3, #4
 8000c40:	f04f 0200 	mov.w	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_1 = ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr_indx; // Set SumIndex_1 to the current buffer index
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	613b      	str	r3, [r7, #16]

        // Perform convolution (dot product) with the impulse response
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	60fb      	str	r3, [r7, #12]
 8000c50:	e02c      	b.n	8000cac <MA_ADC1_IN1_Update+0xb8>
        {
            // Decrement index and wrap if necessary (moving backwards in the circular buffer)
            if (SumIndex_1 > 0)
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d003      	beq.n	8000c60 <MA_ADC1_IN1_Update+0x6c>
            {
                SumIndex_1--;
 8000c58:	693b      	ldr	r3, [r7, #16]
 8000c5a:	3b01      	subs	r3, #1
 8000c5c:	613b      	str	r3, [r7, #16]
 8000c5e:	e001      	b.n	8000c64 <MA_ADC1_IN1_Update+0x70>
            }

            else
            {
                SumIndex_1 = MA_FILTER_LENGTH - 1;
 8000c60:	2307      	movs	r3, #7
 8000c62:	613b      	str	r3, [r7, #16]
            }

            // Multiply impulse response with buffer sample and accumulate into output
            ADC1_IN1_MA_ptr->MA_ADC1_IN1_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC1_IN1_MA_ptr->MA_ADC1_IN1_bfr[SumIndex_1];
 8000c64:	687a      	ldr	r2, [r7, #4]
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	3308      	adds	r3, #8
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	4413      	add	r3, r2
 8000c6e:	3304      	adds	r3, #4
 8000c70:	ed93 7a00 	vldr	s14, [r3]
 8000c74:	4a17      	ldr	r2, [pc, #92]	; (8000cd4 <MA_ADC1_IN1_Update+0xe0>)
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	009b      	lsls	r3, r3, #2
 8000c7a:	4413      	add	r3, r2
 8000c7c:	edd3 6a00 	vldr	s13, [r3]
 8000c80:	687a      	ldr	r2, [r7, #4]
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	009b      	lsls	r3, r3, #2
 8000c86:	4413      	add	r3, r2
 8000c88:	3304      	adds	r3, #4
 8000c8a:	edd3 7a00 	vldr	s15, [r3]
 8000c8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	3308      	adds	r3, #8
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	3304      	adds	r3, #4
 8000ca2:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	2b07      	cmp	r3, #7
 8000cb0:	d9cf      	bls.n	8000c52 <MA_ADC1_IN1_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	617b      	str	r3, [r7, #20]
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d99f      	bls.n	8000c02 <MA_ADC1_IN1_Update+0xe>
        }

    }
}
 8000cc2:	bf00      	nop
 8000cc4:	bf00      	nop
 8000cc6:	371c      	adds	r7, #28
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	20000048 	.word	0x20000048
 8000cd4:	20000000 	.word	0x20000000

08000cd8 <MA_ADC1_IN2_Init>:




void MA_ADC1_IN2_Init (ADC1_IN2_MA *ADC1_IN2_MA_ptr)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	73fb      	strb	r3, [r7, #15]
 8000ce4:	e00a      	b.n	8000cfc <MA_ADC1_IN2_Init+0x24>
	{
        ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr[j]=0.0f; // Clear the moving average buffer
 8000ce6:	7bfb      	ldrb	r3, [r7, #15]
 8000ce8:	687a      	ldr	r2, [r7, #4]
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	4413      	add	r3, r2
 8000cee:	3304      	adds	r3, #4
 8000cf0:	f04f 0200 	mov.w	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8000cf6:	7bfb      	ldrb	r3, [r7, #15]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	73fb      	strb	r3, [r7, #15]
 8000cfc:	7bfb      	ldrb	r3, [r7, #15]
 8000cfe:	2b07      	cmp	r3, #7
 8000d00:	d9f1      	bls.n	8000ce6 <MA_ADC1_IN2_Init+0xe>
    }


	ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx=0; // Initialize the buffer index
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8000d08:	2300      	movs	r3, #0
 8000d0a:	60bb      	str	r3, [r7, #8]
 8000d0c:	e00b      	b.n	8000d26 <MA_ADC1_IN2_Init+0x4e>
	{
	    ADC1_IN2_MA_ptr->MA_ADC1_IN2_OutBfr[i] = 0.0f; // Clear the output buffer
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	3308      	adds	r3, #8
 8000d14:	009b      	lsls	r3, r3, #2
 8000d16:	4413      	add	r3, r2
 8000d18:	3304      	adds	r3, #4
 8000d1a:	f04f 0200 	mov.w	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	3301      	adds	r3, #1
 8000d24:	60bb      	str	r3, [r7, #8]
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	2b9c      	cmp	r3, #156	; 0x9c
 8000d2a:	d9f0      	bls.n	8000d0e <MA_ADC1_IN2_Init+0x36>
	}
}
 8000d2c:	bf00      	nop
 8000d2e:	bf00      	nop
 8000d30:	3714      	adds	r7, #20
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
	...

08000d3c <MA_ADC1_IN2_Update>:

void MA_ADC1_IN2_Update (ADC1_IN2_MA *ADC1_IN2_MA_ptr)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b087      	sub	sp, #28
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]
 8000d48:	e05a      	b.n	8000e00 <MA_ADC1_IN2_Update+0xc4>
    {

        ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr[ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx] = ADC1_IN2_NF_arg._NF_ADC1_IN2_bfr[u]; // Store the current input sample in the circular buffer
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4932      	ldr	r1, [pc, #200]	; (8000e18 <MA_ADC1_IN2_Update+0xdc>)
 8000d50:	697a      	ldr	r2, [r7, #20]
 8000d52:	3212      	adds	r2, #18
 8000d54:	0092      	lsls	r2, r2, #2
 8000d56:	440a      	add	r2, r1
 8000d58:	6812      	ldr	r2, [r2, #0]
 8000d5a:	6879      	ldr	r1, [r7, #4]
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	440b      	add	r3, r1
 8000d60:	3304      	adds	r3, #4
 8000d62:	601a      	str	r2, [r3, #0]


        // Increment the buffer index and wrap around if necessary
        ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx++;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	1c5a      	adds	r2, r3, #1
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	601a      	str	r2, [r3, #0]

        if (ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx == MA_FILTER_LENGTH)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	2b08      	cmp	r3, #8
 8000d74:	d102      	bne.n	8000d7c <MA_ADC1_IN2_Update+0x40>
        {
            ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx = 0;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
        }


        ADC1_IN2_MA_ptr->MA_ADC1_IN2_OutBfr[u] = 0.0f; // Initialize the current output sample inside the struct's output buffer
 8000d7c:	687a      	ldr	r2, [r7, #4]
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	3308      	adds	r3, #8
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	4413      	add	r3, r2
 8000d86:	3304      	adds	r3, #4
 8000d88:	f04f 0200 	mov.w	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_2 = ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr_indx; // Set SumIndex_2 to the current buffer index
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	613b      	str	r3, [r7, #16]

        // Perform convolution (dot product) with the impulse response
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	e02c      	b.n	8000df4 <MA_ADC1_IN2_Update+0xb8>
        {
            // Decrement index and wrap if necessary (moving backwards in the circular buffer)
            if (SumIndex_2 > 0)
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d003      	beq.n	8000da8 <MA_ADC1_IN2_Update+0x6c>
            {
                SumIndex_2--;
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	3b01      	subs	r3, #1
 8000da4:	613b      	str	r3, [r7, #16]
 8000da6:	e001      	b.n	8000dac <MA_ADC1_IN2_Update+0x70>
            }

            else
            {
                SumIndex_2 = MA_FILTER_LENGTH - 1;
 8000da8:	2307      	movs	r3, #7
 8000daa:	613b      	str	r3, [r7, #16]
            }

            // Multiply impulse response with buffer sample and accumulate into output
            ADC1_IN2_MA_ptr->MA_ADC1_IN2_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC1_IN2_MA_ptr->MA_ADC1_IN2_bfr[SumIndex_2];
 8000dac:	687a      	ldr	r2, [r7, #4]
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	3308      	adds	r3, #8
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	4413      	add	r3, r2
 8000db6:	3304      	adds	r3, #4
 8000db8:	ed93 7a00 	vldr	s14, [r3]
 8000dbc:	4a17      	ldr	r2, [pc, #92]	; (8000e1c <MA_ADC1_IN2_Update+0xe0>)
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	4413      	add	r3, r2
 8000dc4:	edd3 6a00 	vldr	s13, [r3]
 8000dc8:	687a      	ldr	r2, [r7, #4]
 8000dca:	693b      	ldr	r3, [r7, #16]
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	4413      	add	r3, r2
 8000dd0:	3304      	adds	r3, #4
 8000dd2:	edd3 7a00 	vldr	s15, [r3]
 8000dd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000dda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000dde:	687a      	ldr	r2, [r7, #4]
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	3308      	adds	r3, #8
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	4413      	add	r3, r2
 8000de8:	3304      	adds	r3, #4
 8000dea:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	3301      	adds	r3, #1
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	2b07      	cmp	r3, #7
 8000df8:	d9cf      	bls.n	8000d9a <MA_ADC1_IN2_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	617b      	str	r3, [r7, #20]
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d99f      	bls.n	8000d4a <MA_ADC1_IN2_Update+0xe>
        }

    }
}
 8000e0a:	bf00      	nop
 8000e0c:	bf00      	nop
 8000e0e:	371c      	adds	r7, #28
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	20001454 	.word	0x20001454
 8000e1c:	20000000 	.word	0x20000000

08000e20 <MA_ADC2_IN3_Init>:




void MA_ADC2_IN3_Init (ADC2_IN3_MA *ADC2_IN3_MA_ptr)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8000e28:	2300      	movs	r3, #0
 8000e2a:	73fb      	strb	r3, [r7, #15]
 8000e2c:	e00a      	b.n	8000e44 <MA_ADC2_IN3_Init+0x24>
	{
        ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr[j]=0.0f; // Clear the moving average buffer
 8000e2e:	7bfb      	ldrb	r3, [r7, #15]
 8000e30:	687a      	ldr	r2, [r7, #4]
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	4413      	add	r3, r2
 8000e36:	3304      	adds	r3, #4
 8000e38:	f04f 0200 	mov.w	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8000e3e:	7bfb      	ldrb	r3, [r7, #15]
 8000e40:	3301      	adds	r3, #1
 8000e42:	73fb      	strb	r3, [r7, #15]
 8000e44:	7bfb      	ldrb	r3, [r7, #15]
 8000e46:	2b07      	cmp	r3, #7
 8000e48:	d9f1      	bls.n	8000e2e <MA_ADC2_IN3_Init+0xe>
    }


	ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx=0; // Initialize the buffer index
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8000e50:	2300      	movs	r3, #0
 8000e52:	60bb      	str	r3, [r7, #8]
 8000e54:	e00b      	b.n	8000e6e <MA_ADC2_IN3_Init+0x4e>
	{
	    ADC2_IN3_MA_ptr->MA_ADC2_IN3_OutBfr[i] = 0.0f; // Clear the output buffer
 8000e56:	687a      	ldr	r2, [r7, #4]
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	3308      	adds	r3, #8
 8000e5c:	009b      	lsls	r3, r3, #2
 8000e5e:	4413      	add	r3, r2
 8000e60:	3304      	adds	r3, #4
 8000e62:	f04f 0200 	mov.w	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	60bb      	str	r3, [r7, #8]
 8000e6e:	68bb      	ldr	r3, [r7, #8]
 8000e70:	2b9c      	cmp	r3, #156	; 0x9c
 8000e72:	d9f0      	bls.n	8000e56 <MA_ADC2_IN3_Init+0x36>
	}
}
 8000e74:	bf00      	nop
 8000e76:	bf00      	nop
 8000e78:	3714      	adds	r7, #20
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
	...

08000e84 <MA_ADC2_IN3_Update>:

void MA_ADC2_IN3_Update (ADC2_IN3_MA *ADC2_IN3_MA_ptr)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b087      	sub	sp, #28
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	617b      	str	r3, [r7, #20]
 8000e90:	e05a      	b.n	8000f48 <MA_ADC2_IN3_Update+0xc4>
    {

        ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr[ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx] = ADC2_IN3_NF_arg._NF_ADC2_IN3_bfr[u]; // Store the current input sample in the circular buffer
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4932      	ldr	r1, [pc, #200]	; (8000f60 <MA_ADC2_IN3_Update+0xdc>)
 8000e98:	697a      	ldr	r2, [r7, #20]
 8000e9a:	3212      	adds	r2, #18
 8000e9c:	0092      	lsls	r2, r2, #2
 8000e9e:	440a      	add	r2, r1
 8000ea0:	6812      	ldr	r2, [r2, #0]
 8000ea2:	6879      	ldr	r1, [r7, #4]
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	440b      	add	r3, r1
 8000ea8:	3304      	adds	r3, #4
 8000eaa:	601a      	str	r2, [r3, #0]


        // Increment the buffer index and wrap around if necessary
        ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx++;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	1c5a      	adds	r2, r3, #1
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	601a      	str	r2, [r3, #0]

        if (ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx == MA_FILTER_LENGTH)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	2b08      	cmp	r3, #8
 8000ebc:	d102      	bne.n	8000ec4 <MA_ADC2_IN3_Update+0x40>
        {
            ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx = 0;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
        }


        ADC2_IN3_MA_ptr->MA_ADC2_IN3_OutBfr[u] = 0.0f; // Initialize the current output sample inside the struct's output buffer
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	3308      	adds	r3, #8
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	4413      	add	r3, r2
 8000ece:	3304      	adds	r3, #4
 8000ed0:	f04f 0200 	mov.w	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_3 = ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr_indx; // Set SumIndex_3 to the current buffer index
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	613b      	str	r3, [r7, #16]

        // Perform convolution (dot product) with the impulse response
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8000edc:	2300      	movs	r3, #0
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	e02c      	b.n	8000f3c <MA_ADC2_IN3_Update+0xb8>
        {
            // Decrement index and wrap if necessary (moving backwards in the circular buffer)
            if (SumIndex_3 > 0)
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d003      	beq.n	8000ef0 <MA_ADC2_IN3_Update+0x6c>
            {
                SumIndex_3--;
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	e001      	b.n	8000ef4 <MA_ADC2_IN3_Update+0x70>
            }

            else
            {
                SumIndex_3 = MA_FILTER_LENGTH - 1;
 8000ef0:	2307      	movs	r3, #7
 8000ef2:	613b      	str	r3, [r7, #16]
            }

            // Multiply impulse response with buffer sample and accumulate into output
            ADC2_IN3_MA_ptr->MA_ADC2_IN3_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC2_IN3_MA_ptr->MA_ADC2_IN3_bfr[SumIndex_3];
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	3308      	adds	r3, #8
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	4413      	add	r3, r2
 8000efe:	3304      	adds	r3, #4
 8000f00:	ed93 7a00 	vldr	s14, [r3]
 8000f04:	4a17      	ldr	r2, [pc, #92]	; (8000f64 <MA_ADC2_IN3_Update+0xe0>)
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	4413      	add	r3, r2
 8000f0c:	edd3 6a00 	vldr	s13, [r3]
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	4413      	add	r3, r2
 8000f18:	3304      	adds	r3, #4
 8000f1a:	edd3 7a00 	vldr	s15, [r3]
 8000f1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000f22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f26:	687a      	ldr	r2, [r7, #4]
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	3308      	adds	r3, #8
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	4413      	add	r3, r2
 8000f30:	3304      	adds	r3, #4
 8000f32:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	2b07      	cmp	r3, #7
 8000f40:	d9cf      	bls.n	8000ee2 <MA_ADC2_IN3_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	3301      	adds	r3, #1
 8000f46:	617b      	str	r3, [r7, #20]
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d99f      	bls.n	8000e92 <MA_ADC2_IN3_Update+0xe>
        }

    }

}
 8000f52:	bf00      	nop
 8000f54:	bf00      	nop
 8000f56:	371c      	adds	r7, #28
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	20002860 	.word	0x20002860
 8000f64:	20000000 	.word	0x20000000

08000f68 <MA_ADC2_IN4_Init>:



void MA_ADC2_IN4_Init (ADC2_IN4_MA *ADC2_IN4_MA_ptr)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8000f70:	2300      	movs	r3, #0
 8000f72:	73fb      	strb	r3, [r7, #15]
 8000f74:	e00a      	b.n	8000f8c <MA_ADC2_IN4_Init+0x24>
	{
        ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr[j]=0.0f; // Clear the moving average buffer
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	4413      	add	r3, r2
 8000f7e:	3304      	adds	r3, #4
 8000f80:	f04f 0200 	mov.w	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	73fb      	strb	r3, [r7, #15]
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	2b07      	cmp	r3, #7
 8000f90:	d9f1      	bls.n	8000f76 <MA_ADC2_IN4_Init+0xe>
    }


	ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx=0; // Initialize the buffer index
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60bb      	str	r3, [r7, #8]
 8000f9c:	e00b      	b.n	8000fb6 <MA_ADC2_IN4_Init+0x4e>
	{
	    ADC2_IN4_MA_ptr->MA_ADC2_IN4_OutBfr[i] = 0.0f; // Clear the output buffer
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	3308      	adds	r3, #8
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	4413      	add	r3, r2
 8000fa8:	3304      	adds	r3, #4
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	60bb      	str	r3, [r7, #8]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	2b9c      	cmp	r3, #156	; 0x9c
 8000fba:	d9f0      	bls.n	8000f9e <MA_ADC2_IN4_Init+0x36>
	}
}
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
 8000fc0:	3714      	adds	r7, #20
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
	...

08000fcc <MA_ADC2_IN4_Update>:

void MA_ADC2_IN4_Update (ADC2_IN4_MA *ADC2_IN4_MA_ptr)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b087      	sub	sp, #28
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	617b      	str	r3, [r7, #20]
 8000fd8:	e05a      	b.n	8001090 <MA_ADC2_IN4_Update+0xc4>
    {

        ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr[ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx] = ADC2_IN4_NF_arg._NF_ADC2_IN4_bfr[u]; // Store the current input sample in the circular buffer
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4932      	ldr	r1, [pc, #200]	; (80010a8 <MA_ADC2_IN4_Update+0xdc>)
 8000fe0:	697a      	ldr	r2, [r7, #20]
 8000fe2:	3212      	adds	r2, #18
 8000fe4:	0092      	lsls	r2, r2, #2
 8000fe6:	440a      	add	r2, r1
 8000fe8:	6812      	ldr	r2, [r2, #0]
 8000fea:	6879      	ldr	r1, [r7, #4]
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	440b      	add	r3, r1
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	601a      	str	r2, [r3, #0]


        // Increment the buffer index and wrap around if necessary
        ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx++;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	1c5a      	adds	r2, r3, #1
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	601a      	str	r2, [r3, #0]

        if (ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx == MA_FILTER_LENGTH)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2b08      	cmp	r3, #8
 8001004:	d102      	bne.n	800100c <MA_ADC2_IN4_Update+0x40>
        {
            ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx = 0;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
        }


        ADC2_IN4_MA_ptr->MA_ADC2_IN4_OutBfr[u] = 0.0f; // Initialize the current output sample inside the struct's output buffer
 800100c:	687a      	ldr	r2, [r7, #4]
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	3308      	adds	r3, #8
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	4413      	add	r3, r2
 8001016:	3304      	adds	r3, #4
 8001018:	f04f 0200 	mov.w	r2, #0
 800101c:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_4 = ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr_indx; // Set SumIndex_4 to the current buffer index
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	613b      	str	r3, [r7, #16]

        // Perform convolution (dot product) with the impulse response
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 8001024:	2300      	movs	r3, #0
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	e02c      	b.n	8001084 <MA_ADC2_IN4_Update+0xb8>
        {
            // Decrement index and wrap if necessary (moving backwards in the circular buffer)
            if (SumIndex_4 > 0)
 800102a:	693b      	ldr	r3, [r7, #16]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d003      	beq.n	8001038 <MA_ADC2_IN4_Update+0x6c>
            {
                SumIndex_4--;
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	3b01      	subs	r3, #1
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	e001      	b.n	800103c <MA_ADC2_IN4_Update+0x70>
            }

            else
            {
                SumIndex_4 = MA_FILTER_LENGTH - 1;
 8001038:	2307      	movs	r3, #7
 800103a:	613b      	str	r3, [r7, #16]
            }

            // Multiply impulse response with buffer sample and accumulate into output
            ADC2_IN4_MA_ptr->MA_ADC2_IN4_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC2_IN4_MA_ptr->MA_ADC2_IN4_bfr[SumIndex_4];
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	3308      	adds	r3, #8
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	4413      	add	r3, r2
 8001046:	3304      	adds	r3, #4
 8001048:	ed93 7a00 	vldr	s14, [r3]
 800104c:	4a17      	ldr	r2, [pc, #92]	; (80010ac <MA_ADC2_IN4_Update+0xe0>)
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	4413      	add	r3, r2
 8001054:	edd3 6a00 	vldr	s13, [r3]
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	009b      	lsls	r3, r3, #2
 800105e:	4413      	add	r3, r2
 8001060:	3304      	adds	r3, #4
 8001062:	edd3 7a00 	vldr	s15, [r3]
 8001066:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800106a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	3308      	adds	r3, #8
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	4413      	add	r3, r2
 8001078:	3304      	adds	r3, #4
 800107a:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	3301      	adds	r3, #1
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	2b07      	cmp	r3, #7
 8001088:	d9cf      	bls.n	800102a <MA_ADC2_IN4_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	3301      	adds	r3, #1
 800108e:	617b      	str	r3, [r7, #20]
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8001096:	4293      	cmp	r3, r2
 8001098:	d99f      	bls.n	8000fda <MA_ADC2_IN4_Update+0xe>
        }

    }
}
 800109a:	bf00      	nop
 800109c:	bf00      	nop
 800109e:	371c      	adds	r7, #28
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	20003c6c 	.word	0x20003c6c
 80010ac:	20000000 	.word	0x20000000

080010b0 <MA_ADC3_IN1_Init>:




void MA_ADC3_IN1_Init (ADC3_IN1_MA *ADC3_IN1_MA_ptr)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 80010b8:	2300      	movs	r3, #0
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	e00a      	b.n	80010d4 <MA_ADC3_IN1_Init+0x24>
	{
        ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr[j]=0.0f; // Clear the moving average buffer
 80010be:	7bfb      	ldrb	r3, [r7, #15]
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	4413      	add	r3, r2
 80010c6:	3304      	adds	r3, #4
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
 80010d0:	3301      	adds	r3, #1
 80010d2:	73fb      	strb	r3, [r7, #15]
 80010d4:	7bfb      	ldrb	r3, [r7, #15]
 80010d6:	2b07      	cmp	r3, #7
 80010d8:	d9f1      	bls.n	80010be <MA_ADC3_IN1_Init+0xe>
    }


	ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx=0; // Initialize the buffer index
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 80010e0:	2300      	movs	r3, #0
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	e00b      	b.n	80010fe <MA_ADC3_IN1_Init+0x4e>
	{
	    ADC3_IN1_MA_ptr->MA_ADC3_IN1_OutBfr[i] = 0.0f; // Clear the output buffer
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	3308      	adds	r3, #8
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	4413      	add	r3, r2
 80010f0:	3304      	adds	r3, #4
 80010f2:	f04f 0200 	mov.w	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	3301      	adds	r3, #1
 80010fc:	60bb      	str	r3, [r7, #8]
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	2b9c      	cmp	r3, #156	; 0x9c
 8001102:	d9f0      	bls.n	80010e6 <MA_ADC3_IN1_Init+0x36>
	}
}
 8001104:	bf00      	nop
 8001106:	bf00      	nop
 8001108:	3714      	adds	r7, #20
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
	...

08001114 <MA_ADC3_IN1_Update>:

void MA_ADC3_IN1_Update (ADC3_IN1_MA *ADC3_IN1_MA_ptr)
{
 8001114:	b480      	push	{r7}
 8001116:	b087      	sub	sp, #28
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	e05a      	b.n	80011d8 <MA_ADC3_IN1_Update+0xc4>
    {

        ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr[ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx] = ADC3_IN1_NF_arg._NF_ADC3_IN1_bfr[u]; // Store the current input sample in the circular buffer
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4932      	ldr	r1, [pc, #200]	; (80011f0 <MA_ADC3_IN1_Update+0xdc>)
 8001128:	697a      	ldr	r2, [r7, #20]
 800112a:	3212      	adds	r2, #18
 800112c:	0092      	lsls	r2, r2, #2
 800112e:	440a      	add	r2, r1
 8001130:	6812      	ldr	r2, [r2, #0]
 8001132:	6879      	ldr	r1, [r7, #4]
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	440b      	add	r3, r1
 8001138:	3304      	adds	r3, #4
 800113a:	601a      	str	r2, [r3, #0]


        // Increment the buffer index and wrap around if necessary
        ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx++;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	1c5a      	adds	r2, r3, #1
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	601a      	str	r2, [r3, #0]

        if (ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx == MA_FILTER_LENGTH)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2b08      	cmp	r3, #8
 800114c:	d102      	bne.n	8001154 <MA_ADC3_IN1_Update+0x40>
        {
            ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx = 0;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
        }


        ADC3_IN1_MA_ptr->MA_ADC3_IN1_OutBfr[u] = 0.0f; // Initialize the current output sample inside the struct's output buffer
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	3308      	adds	r3, #8
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	3304      	adds	r3, #4
 8001160:	f04f 0200 	mov.w	r2, #0
 8001164:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_5 = ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr_indx; // Set SumIndex_5 to the current buffer index
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	613b      	str	r3, [r7, #16]

        // Perform convolution (dot product) with the impulse response
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 800116c:	2300      	movs	r3, #0
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	e02c      	b.n	80011cc <MA_ADC3_IN1_Update+0xb8>
        {
            // Decrement index and wrap if necessary (moving backwards in the circular buffer)
            if (SumIndex_5 > 0)
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d003      	beq.n	8001180 <MA_ADC3_IN1_Update+0x6c>
            {
                SumIndex_5--;
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	3b01      	subs	r3, #1
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	e001      	b.n	8001184 <MA_ADC3_IN1_Update+0x70>
            }

            else
            {
                SumIndex_5 = MA_FILTER_LENGTH - 1;
 8001180:	2307      	movs	r3, #7
 8001182:	613b      	str	r3, [r7, #16]
            }

            // Multiply impulse response with buffer sample and accumulate into output
            ADC3_IN1_MA_ptr->MA_ADC3_IN1_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC3_IN1_MA_ptr->MA_ADC3_IN1_bfr[SumIndex_5];
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	3308      	adds	r3, #8
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	4413      	add	r3, r2
 800118e:	3304      	adds	r3, #4
 8001190:	ed93 7a00 	vldr	s14, [r3]
 8001194:	4a17      	ldr	r2, [pc, #92]	; (80011f4 <MA_ADC3_IN1_Update+0xe0>)
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	4413      	add	r3, r2
 800119c:	edd3 6a00 	vldr	s13, [r3]
 80011a0:	687a      	ldr	r2, [r7, #4]
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	4413      	add	r3, r2
 80011a8:	3304      	adds	r3, #4
 80011aa:	edd3 7a00 	vldr	s15, [r3]
 80011ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	3308      	adds	r3, #8
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	4413      	add	r3, r2
 80011c0:	3304      	adds	r3, #4
 80011c2:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	3301      	adds	r3, #1
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	2b07      	cmp	r3, #7
 80011d0:	d9cf      	bls.n	8001172 <MA_ADC3_IN1_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	3301      	adds	r3, #1
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80011de:	4293      	cmp	r3, r2
 80011e0:	d99f      	bls.n	8001122 <MA_ADC3_IN1_Update+0xe>
        }
    }
}
 80011e2:	bf00      	nop
 80011e4:	bf00      	nop
 80011e6:	371c      	adds	r7, #28
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	20005078 	.word	0x20005078
 80011f4:	20000000 	.word	0x20000000

080011f8 <MA_ADC3_IN2_Init>:




void MA_ADC3_IN2_Init (ADC3_IN2_MA *ADC3_IN2_MA_ptr)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]

	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8001200:	2300      	movs	r3, #0
 8001202:	73fb      	strb	r3, [r7, #15]
 8001204:	e00a      	b.n	800121c <MA_ADC3_IN2_Init+0x24>
	{
        ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr[j]=0.0f; // Clear the moving average buffer
 8001206:	7bfb      	ldrb	r3, [r7, #15]
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	4413      	add	r3, r2
 800120e:	3304      	adds	r3, #4
 8001210:	f04f 0200 	mov.w	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
	for(uint8_t j=0; j< MA_FILTER_LENGTH; j++)
 8001216:	7bfb      	ldrb	r3, [r7, #15]
 8001218:	3301      	adds	r3, #1
 800121a:	73fb      	strb	r3, [r7, #15]
 800121c:	7bfb      	ldrb	r3, [r7, #15]
 800121e:	2b07      	cmp	r3, #7
 8001220:	d9f1      	bls.n	8001206 <MA_ADC3_IN2_Init+0xe>
    }


	ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx=0; // Initialize the buffer index
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]


	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8001228:	2300      	movs	r3, #0
 800122a:	60bb      	str	r3, [r7, #8]
 800122c:	e00b      	b.n	8001246 <MA_ADC3_IN2_Init+0x4e>
	{
	    ADC3_IN2_MA_ptr->MA_ADC3_IN2_OutBfr[i] = 0.0f; // Clear the output buffer
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	3308      	adds	r3, #8
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	4413      	add	r3, r2
 8001238:	3304      	adds	r3, #4
 800123a:	f04f 0200 	mov.w	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i <ADC_DMA_SIXTEENTHBUFFERSIZE; i++)
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	3301      	adds	r3, #1
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	2b9c      	cmp	r3, #156	; 0x9c
 800124a:	d9f0      	bls.n	800122e <MA_ADC3_IN2_Init+0x36>
	}
}
 800124c:	bf00      	nop
 800124e:	bf00      	nop
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
	...

0800125c <MA_ADC3_IN2_Update>:

void MA_ADC3_IN2_Update (ADC3_IN2_MA *ADC3_IN2_MA_ptr)
{
 800125c:	b480      	push	{r7}
 800125e:	b087      	sub	sp, #28
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]
 8001268:	e05a      	b.n	8001320 <MA_ADC3_IN2_Update+0xc4>
    {

        ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr[ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx] = ADC3_IN2_NF_arg._NF_ADC3_IN2_bfr[u]; // Store the current input sample in the circular buffer
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4932      	ldr	r1, [pc, #200]	; (8001338 <MA_ADC3_IN2_Update+0xdc>)
 8001270:	697a      	ldr	r2, [r7, #20]
 8001272:	3212      	adds	r2, #18
 8001274:	0092      	lsls	r2, r2, #2
 8001276:	440a      	add	r2, r1
 8001278:	6812      	ldr	r2, [r2, #0]
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	009b      	lsls	r3, r3, #2
 800127e:	440b      	add	r3, r1
 8001280:	3304      	adds	r3, #4
 8001282:	601a      	str	r2, [r3, #0]


        // Increment the buffer index and wrap around if necessary
        ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx++;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	1c5a      	adds	r2, r3, #1
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	601a      	str	r2, [r3, #0]

        if (ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx == MA_FILTER_LENGTH)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2b08      	cmp	r3, #8
 8001294:	d102      	bne.n	800129c <MA_ADC3_IN2_Update+0x40>
        {
            ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx = 0;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
        }


        ADC3_IN2_MA_ptr->MA_ADC3_IN2_OutBfr[u] = 0.0f; // Initialize the current output sample inside the struct's output buffer
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	3308      	adds	r3, #8
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	4413      	add	r3, r2
 80012a6:	3304      	adds	r3, #4
 80012a8:	f04f 0200 	mov.w	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]


        uint32_t SumIndex_6 = ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr_indx; // Set SumIndex_6 to the current buffer index
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	613b      	str	r3, [r7, #16]

        // Perform convolution (dot product) with the impulse response
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	e02c      	b.n	8001314 <MA_ADC3_IN2_Update+0xb8>
        {
            // Decrement index and wrap if necessary (moving backwards in the circular buffer)
            if (SumIndex_6 > 0)
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d003      	beq.n	80012c8 <MA_ADC3_IN2_Update+0x6c>
            {
                SumIndex_6--;
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	3b01      	subs	r3, #1
 80012c4:	613b      	str	r3, [r7, #16]
 80012c6:	e001      	b.n	80012cc <MA_ADC3_IN2_Update+0x70>
            }

            else
            {
                SumIndex_6 = MA_FILTER_LENGTH - 1;
 80012c8:	2307      	movs	r3, #7
 80012ca:	613b      	str	r3, [r7, #16]
            }

            // Multiply impulse response with buffer sample and accumulate into output
            ADC3_IN2_MA_ptr->MA_ADC3_IN2_OutBfr[u] += MA_IMPULSERESPONSE[r] * ADC3_IN2_MA_ptr->MA_ADC3_IN2_bfr[SumIndex_6];
 80012cc:	687a      	ldr	r2, [r7, #4]
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	3308      	adds	r3, #8
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	4413      	add	r3, r2
 80012d6:	3304      	adds	r3, #4
 80012d8:	ed93 7a00 	vldr	s14, [r3]
 80012dc:	4a17      	ldr	r2, [pc, #92]	; (800133c <MA_ADC3_IN2_Update+0xe0>)
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	4413      	add	r3, r2
 80012e4:	edd3 6a00 	vldr	s13, [r3]
 80012e8:	687a      	ldr	r2, [r7, #4]
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	4413      	add	r3, r2
 80012f0:	3304      	adds	r3, #4
 80012f2:	edd3 7a00 	vldr	s15, [r3]
 80012f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fe:	687a      	ldr	r2, [r7, #4]
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	3308      	adds	r3, #8
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	4413      	add	r3, r2
 8001308:	3304      	adds	r3, #4
 800130a:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t r = 0; r < MA_FILTER_LENGTH; r++)
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	3301      	adds	r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b07      	cmp	r3, #7
 8001318:	d9cf      	bls.n	80012ba <MA_ADC3_IN2_Update+0x5e>
    for (uint32_t u = 0; u < ADC_DMA_HALFBUFFERSIZE; u++)
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	3301      	adds	r3, #1
 800131e:	617b      	str	r3, [r7, #20]
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8001326:	4293      	cmp	r3, r2
 8001328:	d99f      	bls.n	800126a <MA_ADC3_IN2_Update+0xe>
        }

    }

}
 800132a:	bf00      	nop
 800132c:	bf00      	nop
 800132e:	371c      	adds	r7, #28
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	20006484 	.word	0x20006484
 800133c:	20000000 	.word	0x20000000

08001340 <init_ADC1_IN1_struct>:
extern ADC3_DMA_sort*ADC3_DMA_sort_ptr;


// INITIALIZING THE STRUCT INSTANCE
void init_ADC1_IN1_struct(void)
  {
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC1_IN1_NF_arg.ADC1_IN1_psrc = (float32_t *)(ADC1_DMA_sort_ptr->ADC1_IN1_bfr);   // Typecasting. Converts the data in IN1 data buffer to floating point values. Assigns the source buffer at runtime
 8001344:	4b05      	ldr	r3, [pc, #20]	; (800135c <init_ADC1_IN1_struct+0x1c>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800134c:	3314      	adds	r3, #20
 800134e:	4a04      	ldr	r2, [pc, #16]	; (8001360 <init_ADC1_IN1_struct+0x20>)
 8001350:	6453      	str	r3, [r2, #68]	; 0x44
  }
 8001352:	bf00      	nop
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	20007cd4 	.word	0x20007cd4
 8001360:	20000048 	.word	0x20000048

08001364 <init_ADC1_IN1_FO_biquad_filter>:

void init_ADC1_IN1_FO_biquad_filter(void)
  {
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8001368:	4b05      	ldr	r3, [pc, #20]	; (8001380 <init_ADC1_IN1_FO_biquad_filter+0x1c>)
 800136a:	7819      	ldrb	r1, [r3, #0]
 800136c:	4b04      	ldr	r3, [pc, #16]	; (8001380 <init_ADC1_IN1_FO_biquad_filter+0x1c>)
 800136e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001370:	4b03      	ldr	r3, [pc, #12]	; (8001380 <init_ADC1_IN1_FO_biquad_filter+0x1c>)
 8001372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001374:	4803      	ldr	r0, [pc, #12]	; (8001384 <init_ADC1_IN1_FO_biquad_filter+0x20>)
 8001376:	f005 fd3d 	bl	8006df4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC1_IN1_NF_arg.S1,  // Pointer to the instance
	        ADC1_IN1_NF_arg.ADC1_IN1_numstages,                                     // Number of stages (2 in this case)
	        ADC1_IN1_NF_arg.ADC1_IN1_pcoeffs,                                       // Pointer to coefficients array
	        ADC1_IN1_NF_arg.ADC1_IN1_pState                                         // Pointer to the state buffer
	 );
  }
 800137a:	bf00      	nop
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000048 	.word	0x20000048
 8001384:	20001420 	.word	0x20001420

08001388 <update_ADC1_IN1_FO_biquad_filter>:

void update_ADC1_IN1_FO_biquad_filter(void)
   {
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC1_IN1_NF_arg.S1, ADC1_IN1_NF_arg.ADC1_IN1_psrc , ADC1_IN1_NF_arg.ADC1_IN1_pdst, ADC1_IN1_NF_arg.ADC1_IN1_Blocksize);
 800138c:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <update_ADC1_IN1_FO_biquad_filter+0x28>)
 800138e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001390:	4b07      	ldr	r3, [pc, #28]	; (80013b0 <update_ADC1_IN1_FO_biquad_filter+0x28>)
 8001392:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001396:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 800139a:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <update_ADC1_IN1_FO_biquad_filter+0x28>)
 800139c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013a0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80013a4:	4803      	ldr	r0, [pc, #12]	; (80013b4 <update_ADC1_IN1_FO_biquad_filter+0x2c>)
 80013a6:	f005 fb69 	bl	8006a7c <arm_biquad_cascade_df2T_f32>
   }
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000048 	.word	0x20000048
 80013b4:	20001420 	.word	0x20001420

080013b8 <init_ADC1_IN2_struct>:



void init_ADC1_IN2_struct(void)
  {
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC1_IN2_NF_arg.ADC1_IN2_psrc = (float32_t *)(ADC1_DMA_sort_ptr->ADC1_IN2_bfr);  // Typecasting. Assigned at runtime
 80013bc:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <init_ADC1_IN2_struct+0x1c>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 80013c4:	3320      	adds	r3, #32
 80013c6:	4a04      	ldr	r2, [pc, #16]	; (80013d8 <init_ADC1_IN2_struct+0x20>)
 80013c8:	6453      	str	r3, [r2, #68]	; 0x44
  }
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	20007cd4 	.word	0x20007cd4
 80013d8:	20001454 	.word	0x20001454

080013dc <init_ADC1_IN2_FO_biquad_filter>:

void init_ADC1_IN2_FO_biquad_filter(void)
  {
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 80013e0:	4b05      	ldr	r3, [pc, #20]	; (80013f8 <init_ADC1_IN2_FO_biquad_filter+0x1c>)
 80013e2:	7819      	ldrb	r1, [r3, #0]
 80013e4:	4b04      	ldr	r3, [pc, #16]	; (80013f8 <init_ADC1_IN2_FO_biquad_filter+0x1c>)
 80013e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013e8:	4b03      	ldr	r3, [pc, #12]	; (80013f8 <init_ADC1_IN2_FO_biquad_filter+0x1c>)
 80013ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ec:	4803      	ldr	r0, [pc, #12]	; (80013fc <init_ADC1_IN2_FO_biquad_filter+0x20>)
 80013ee:	f005 fd01 	bl	8006df4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC1_IN2_NF_arg.S2,  // Pointer to the instance
	        ADC1_IN2_NF_arg.ADC1_IN2_numstages,                                     // Number of stages (2 in this case)
	        ADC1_IN2_NF_arg.ADC1_IN2_pcoeffs,                                       // Pointer to coefficients array
	        ADC1_IN2_NF_arg.ADC1_IN2_pState                                         // Pointer to the state buffer
	 );
  }
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20001454 	.word	0x20001454
 80013fc:	2000282c 	.word	0x2000282c

08001400 <update_ADC1_IN2_FO_biquad_filter>:

void update_ADC1_IN2_FO_biquad_filter(void)
   {
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC1_IN2_NF_arg.S2, ADC1_IN2_NF_arg.ADC1_IN2_psrc , ADC1_IN2_NF_arg.ADC1_IN2_pdst, ADC1_IN2_NF_arg.ADC1_IN2_Blocksize);
 8001404:	4b08      	ldr	r3, [pc, #32]	; (8001428 <update_ADC1_IN2_FO_biquad_filter+0x28>)
 8001406:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001408:	4b07      	ldr	r3, [pc, #28]	; (8001428 <update_ADC1_IN2_FO_biquad_filter+0x28>)
 800140a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800140e:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 8001412:	4b05      	ldr	r3, [pc, #20]	; (8001428 <update_ADC1_IN2_FO_biquad_filter+0x28>)
 8001414:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001418:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800141c:	4803      	ldr	r0, [pc, #12]	; (800142c <update_ADC1_IN2_FO_biquad_filter+0x2c>)
 800141e:	f005 fb2d 	bl	8006a7c <arm_biquad_cascade_df2T_f32>
   }
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20001454 	.word	0x20001454
 800142c:	2000282c 	.word	0x2000282c

08001430 <init_ADC2_IN3_struct>:



void init_ADC2_IN3_struct(void)
  {
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC2_IN3_NF_arg.ADC2_IN3_psrc = (float32_t *)(ADC2_DMA_sort_ptr->ADC2_IN3_bfr);  // Typecasting. Assigned at runtime
 8001434:	4b05      	ldr	r3, [pc, #20]	; (800144c <init_ADC2_IN3_struct+0x1c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800143c:	3314      	adds	r3, #20
 800143e:	4a04      	ldr	r2, [pc, #16]	; (8001450 <init_ADC2_IN3_struct+0x20>)
 8001440:	6453      	str	r3, [r2, #68]	; 0x44
  }
 8001442:	bf00      	nop
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr
 800144c:	20007cd8 	.word	0x20007cd8
 8001450:	20002860 	.word	0x20002860

08001454 <init_ADC2_IN3_FO_biquad_filter>:

void init_ADC2_IN3_FO_biquad_filter(void)
  {
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <init_ADC2_IN3_FO_biquad_filter+0x1c>)
 800145a:	7819      	ldrb	r1, [r3, #0]
 800145c:	4b04      	ldr	r3, [pc, #16]	; (8001470 <init_ADC2_IN3_FO_biquad_filter+0x1c>)
 800145e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001460:	4b03      	ldr	r3, [pc, #12]	; (8001470 <init_ADC2_IN3_FO_biquad_filter+0x1c>)
 8001462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001464:	4803      	ldr	r0, [pc, #12]	; (8001474 <init_ADC2_IN3_FO_biquad_filter+0x20>)
 8001466:	f005 fcc5 	bl	8006df4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC2_IN3_NF_arg.S3,  // Pointer to the instance
	        ADC2_IN3_NF_arg.ADC2_IN3_numstages,                                     // Number of stages (2 in this case)
	        ADC2_IN3_NF_arg.ADC2_IN3_pcoeffs,                                       // Pointer to coefficients array
	        ADC2_IN3_NF_arg.ADC2_IN3_pState                                         // Pointer to the state buffer
	 );
  }
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20002860 	.word	0x20002860
 8001474:	20003c38 	.word	0x20003c38

08001478 <update_ADC2_IN3_FO_biquad_filter>:

void update_ADC2_IN3_FO_biquad_filter(void)
   {
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC2_IN3_NF_arg.S3, ADC2_IN3_NF_arg.ADC2_IN3_psrc , ADC2_IN3_NF_arg.ADC2_IN3_pdst, ADC2_IN3_NF_arg.ADC2_IN3_Blocksize);
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <update_ADC2_IN3_FO_biquad_filter+0x28>)
 800147e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001480:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <update_ADC2_IN3_FO_biquad_filter+0x28>)
 8001482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001486:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 800148a:	4b05      	ldr	r3, [pc, #20]	; (80014a0 <update_ADC2_IN3_FO_biquad_filter+0x28>)
 800148c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001490:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8001494:	4803      	ldr	r0, [pc, #12]	; (80014a4 <update_ADC2_IN3_FO_biquad_filter+0x2c>)
 8001496:	f005 faf1 	bl	8006a7c <arm_biquad_cascade_df2T_f32>
   }
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20002860 	.word	0x20002860
 80014a4:	20003c38 	.word	0x20003c38

080014a8 <init_ADC2_IN4_struct>:




void init_ADC2_IN4_struct(void)
  {
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC2_IN4_NF_arg.ADC2_IN4_psrc = (float32_t *)(ADC2_DMA_sort_ptr->ADC2_IN4_bfr);  // Typecasting. Assigned at runtime
 80014ac:	4b05      	ldr	r3, [pc, #20]	; (80014c4 <init_ADC2_IN4_struct+0x1c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 80014b4:	3320      	adds	r3, #32
 80014b6:	4a04      	ldr	r2, [pc, #16]	; (80014c8 <init_ADC2_IN4_struct+0x20>)
 80014b8:	6453      	str	r3, [r2, #68]	; 0x44
  }
 80014ba:	bf00      	nop
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	20007cd8 	.word	0x20007cd8
 80014c8:	20003c6c 	.word	0x20003c6c

080014cc <init_ADC2_IN4_FO_biquad_filter>:

void init_ADC2_IN4_FO_biquad_filter(void)
  {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 80014d0:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <init_ADC2_IN4_FO_biquad_filter+0x1c>)
 80014d2:	7819      	ldrb	r1, [r3, #0]
 80014d4:	4b04      	ldr	r3, [pc, #16]	; (80014e8 <init_ADC2_IN4_FO_biquad_filter+0x1c>)
 80014d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014d8:	4b03      	ldr	r3, [pc, #12]	; (80014e8 <init_ADC2_IN4_FO_biquad_filter+0x1c>)
 80014da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014dc:	4803      	ldr	r0, [pc, #12]	; (80014ec <init_ADC2_IN4_FO_biquad_filter+0x20>)
 80014de:	f005 fc89 	bl	8006df4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC2_IN4_NF_arg.S4,  // Pointer to the instance
	        ADC2_IN4_NF_arg.ADC2_IN4_numstages,                                     // Number of stages (2 in this case)
	        ADC2_IN4_NF_arg.ADC2_IN4_pcoeffs,                                       // Pointer to coefficients array
	        ADC2_IN4_NF_arg.ADC2_IN4_pState                                         // Pointer to the state buffer
	 );
  }
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	20003c6c 	.word	0x20003c6c
 80014ec:	20005044 	.word	0x20005044

080014f0 <update_ADC2_IN4_FO_biquad_filter>:

void update_ADC2_IN4_FO_biquad_filter(void)
   {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC2_IN4_NF_arg.S4, ADC2_IN4_NF_arg.ADC2_IN4_psrc , ADC2_IN4_NF_arg.ADC2_IN4_pdst, ADC2_IN4_NF_arg.ADC2_IN4_Blocksize);
 80014f4:	4b08      	ldr	r3, [pc, #32]	; (8001518 <update_ADC2_IN4_FO_biquad_filter+0x28>)
 80014f6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80014f8:	4b07      	ldr	r3, [pc, #28]	; (8001518 <update_ADC2_IN4_FO_biquad_filter+0x28>)
 80014fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80014fe:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 8001502:	4b05      	ldr	r3, [pc, #20]	; (8001518 <update_ADC2_IN4_FO_biquad_filter+0x28>)
 8001504:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001508:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800150c:	4803      	ldr	r0, [pc, #12]	; (800151c <update_ADC2_IN4_FO_biquad_filter+0x2c>)
 800150e:	f005 fab5 	bl	8006a7c <arm_biquad_cascade_df2T_f32>
   }
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20003c6c 	.word	0x20003c6c
 800151c:	20005044 	.word	0x20005044

08001520 <init_ADC3_IN1_struct>:




void init_ADC3_IN1_struct(void)
  {
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC3_IN1_NF_arg.ADC3_IN1_psrc = (float32_t *)(ADC3_DMA_sort_ptr->ADC3_IN1_bfr);  // Typecasting. Assigned at runtime
 8001524:	4b05      	ldr	r3, [pc, #20]	; (800153c <init_ADC3_IN1_struct+0x1c>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800152c:	3314      	adds	r3, #20
 800152e:	4a04      	ldr	r2, [pc, #16]	; (8001540 <init_ADC3_IN1_struct+0x20>)
 8001530:	6453      	str	r3, [r2, #68]	; 0x44
  }
 8001532:	bf00      	nop
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	20007cdc 	.word	0x20007cdc
 8001540:	20005078 	.word	0x20005078

08001544 <init_ADC3_IN1_FO_biquad_filter>:

void init_ADC3_IN1_FO_biquad_filter(void)
  {
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 8001548:	4b05      	ldr	r3, [pc, #20]	; (8001560 <init_ADC3_IN1_FO_biquad_filter+0x1c>)
 800154a:	7819      	ldrb	r1, [r3, #0]
 800154c:	4b04      	ldr	r3, [pc, #16]	; (8001560 <init_ADC3_IN1_FO_biquad_filter+0x1c>)
 800154e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001550:	4b03      	ldr	r3, [pc, #12]	; (8001560 <init_ADC3_IN1_FO_biquad_filter+0x1c>)
 8001552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001554:	4803      	ldr	r0, [pc, #12]	; (8001564 <init_ADC3_IN1_FO_biquad_filter+0x20>)
 8001556:	f005 fc4d 	bl	8006df4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC3_IN1_NF_arg.S5,  // Pointer to the instance
	        ADC3_IN1_NF_arg.ADC3_IN1_numstages,                                     // Number of stages (2 in this case)
	        ADC3_IN1_NF_arg.ADC3_IN1_pcoeffs,                                       // Pointer to coefficients array
	        ADC3_IN1_NF_arg.ADC3_IN1_pState                                         // Pointer to the state buffer
	 );
  }
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20005078 	.word	0x20005078
 8001564:	20006450 	.word	0x20006450

08001568 <update_ADC3_IN1_FO_biquad_filter>:

void update_ADC3_IN1_FO_biquad_filter(void)
   {
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC3_IN1_NF_arg.S5, ADC3_IN1_NF_arg.ADC3_IN1_psrc, ADC3_IN1_NF_arg.ADC3_IN1_pdst, ADC3_IN1_NF_arg.ADC3_IN1_Blocksize);
 800156c:	4b08      	ldr	r3, [pc, #32]	; (8001590 <update_ADC3_IN1_FO_biquad_filter+0x28>)
 800156e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001570:	4b07      	ldr	r3, [pc, #28]	; (8001590 <update_ADC3_IN1_FO_biquad_filter+0x28>)
 8001572:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001576:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 800157a:	4b05      	ldr	r3, [pc, #20]	; (8001590 <update_ADC3_IN1_FO_biquad_filter+0x28>)
 800157c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001580:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8001584:	4803      	ldr	r0, [pc, #12]	; (8001594 <update_ADC3_IN1_FO_biquad_filter+0x2c>)
 8001586:	f005 fa79 	bl	8006a7c <arm_biquad_cascade_df2T_f32>
   }
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20005078 	.word	0x20005078
 8001594:	20006450 	.word	0x20006450

08001598 <init_ADC3_IN2_struct>:




void init_ADC3_IN2_struct(void)
  {
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
    //Ensure that ADC1_DMA_sort_ptr is initialized
	ADC3_IN2_NF_arg.ADC3_IN2_psrc = (float32_t *)(ADC3_DMA_sort_ptr->ADC3_IN2_bfr);  // Typecasting. Assigned at runtime
 800159c:	4b05      	ldr	r3, [pc, #20]	; (80015b4 <init_ADC3_IN2_struct+0x1c>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f503 536a 	add.w	r3, r3, #14976	; 0x3a80
 80015a4:	3320      	adds	r3, #32
 80015a6:	4a04      	ldr	r2, [pc, #16]	; (80015b8 <init_ADC3_IN2_struct+0x20>)
 80015a8:	6453      	str	r3, [r2, #68]	; 0x44
  }
 80015aa:	bf00      	nop
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	20007cdc 	.word	0x20007cdc
 80015b8:	20006484 	.word	0x20006484

080015bc <init_ADC3_IN2_FO_biquad_filter>:

void init_ADC3_IN2_FO_biquad_filter(void)
  {
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
	 arm_biquad_cascade_df2T_init_f32
 80015c0:	4b05      	ldr	r3, [pc, #20]	; (80015d8 <init_ADC3_IN2_FO_biquad_filter+0x1c>)
 80015c2:	7819      	ldrb	r1, [r3, #0]
 80015c4:	4b04      	ldr	r3, [pc, #16]	; (80015d8 <init_ADC3_IN2_FO_biquad_filter+0x1c>)
 80015c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015c8:	4b03      	ldr	r3, [pc, #12]	; (80015d8 <init_ADC3_IN2_FO_biquad_filter+0x1c>)
 80015ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015cc:	4803      	ldr	r0, [pc, #12]	; (80015dc <init_ADC3_IN2_FO_biquad_filter+0x20>)
 80015ce:	f005 fc11 	bl	8006df4 <arm_biquad_cascade_df2T_init_f32>
	        (arm_biquad_cascade_df2T_instance_f32 *) &ADC3_IN2_NF_arg.S6,  // Pointer to the instance
	        ADC3_IN2_NF_arg.ADC3_IN2_numstages,                                     // Number of stages (2 in this case)
	        ADC3_IN2_NF_arg.ADC3_IN2_pcoeffs,                                       // Pointer to coefficients array
	        ADC3_IN2_NF_arg.ADC3_IN2_pState                                         // Pointer to the state buffer
	 );
  }
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20006484 	.word	0x20006484
 80015dc:	2000785c 	.word	0x2000785c

080015e0 <update_ADC3_IN2_FO_biquad_filter>:

void update_ADC3_IN2_FO_biquad_filter(void)
   {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	arm_biquad_cascade_df2T_f32(&ADC3_IN2_NF_arg.S6, ADC3_IN2_NF_arg.ADC3_IN2_psrc, ADC3_IN2_NF_arg.ADC3_IN2_pdst, ADC3_IN2_NF_arg.ADC3_IN2_Blocksize);
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <update_ADC3_IN2_FO_biquad_filter+0x28>)
 80015e6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80015e8:	4b07      	ldr	r3, [pc, #28]	; (8001608 <update_ADC3_IN2_FO_biquad_filter+0x28>)
 80015ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015ee:	f8d3 23d0 	ldr.w	r2, [r3, #976]	; 0x3d0
 80015f2:	4b05      	ldr	r3, [pc, #20]	; (8001608 <update_ADC3_IN2_FO_biquad_filter+0x28>)
 80015f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80015fc:	4803      	ldr	r0, [pc, #12]	; (800160c <update_ADC3_IN2_FO_biquad_filter+0x2c>)
 80015fe:	f005 fa3d 	bl	8006a7c <arm_biquad_cascade_df2T_f32>
   }
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20006484 	.word	0x20006484
 800160c:	2000785c 	.word	0x2000785c

08001610 <ADC1_IN1_OffsetCalc>:

//INCLUDES
#include "_ADCn_INx_Offset.h"

float32_t  ADC1_IN1_OffsetCalc(ADC1_IN1_MA *ADC1_IN1_Offset_ptr)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	float32_t Sum_1 = 0.0f; // Initialize the sum to zero
 8001618:	f04f 0300 	mov.w	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800161e:	2300      	movs	r3, #0
 8001620:	60bb      	str	r3, [r7, #8]
 8001622:	e010      	b.n	8001646 <ADC1_IN1_OffsetCalc+0x36>
	{
		Sum_1 += ADC1_IN1_Offset_ptr->MA_ADC1_IN1_OutBfr[h];  // Accumulate the sum of all values in the buffer
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	3308      	adds	r3, #8
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	4413      	add	r3, r2
 800162e:	3304      	adds	r3, #4
 8001630:	edd3 7a00 	vldr	s15, [r3]
 8001634:	ed97 7a03 	vldr	s14, [r7, #12]
 8001638:	ee77 7a27 	vadd.f32	s15, s14, s15
 800163c:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	3301      	adds	r3, #1
 8001644:	60bb      	str	r3, [r7, #8]
 8001646:	68bb      	ldr	r3, [r7, #8]
 8001648:	2b9c      	cmp	r3, #156	; 0x9c
 800164a:	d9eb      	bls.n	8001624 <ADC1_IN1_OffsetCalc+0x14>
	}

	return Sum_1/ADC_DMA_SIXTEENTHBUFFERSIZE; // Return the mean (baseline)
 800164c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001650:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800166c <ADC1_IN1_OffsetCalc+0x5c>
 8001654:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001658:	eef0 7a66 	vmov.f32	s15, s13
}
 800165c:	eeb0 0a67 	vmov.f32	s0, s15
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	431d0000 	.word	0x431d0000

08001670 <ADC1_IN2_OffsetCalc>:


float32_t  ADC1_IN2_OffsetCalc(ADC1_IN2_MA *ADC1_IN2_Offset_ptr)
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
	float32_t Sum_2 = 0.0f; // Initialize the sum to zero
 8001678:	f04f 0300 	mov.w	r3, #0
 800167c:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800167e:	2300      	movs	r3, #0
 8001680:	60bb      	str	r3, [r7, #8]
 8001682:	e010      	b.n	80016a6 <ADC1_IN2_OffsetCalc+0x36>
	{
		Sum_2 += ADC1_IN2_Offset_ptr->MA_ADC1_IN2_OutBfr[h];  // Accumulate the sum of all values in the buffer
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	3308      	adds	r3, #8
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	3304      	adds	r3, #4
 8001690:	edd3 7a00 	vldr	s15, [r3]
 8001694:	ed97 7a03 	vldr	s14, [r7, #12]
 8001698:	ee77 7a27 	vadd.f32	s15, s14, s15
 800169c:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	3301      	adds	r3, #1
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	2b9c      	cmp	r3, #156	; 0x9c
 80016aa:	d9eb      	bls.n	8001684 <ADC1_IN2_OffsetCalc+0x14>
	}

	return Sum_2/ADC_DMA_SIXTEENTHBUFFERSIZE; // Return the mean (baseline)
 80016ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80016b0:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80016cc <ADC1_IN2_OffsetCalc+0x5c>
 80016b4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80016b8:	eef0 7a66 	vmov.f32	s15, s13
}
 80016bc:	eeb0 0a67 	vmov.f32	s0, s15
 80016c0:	3714      	adds	r7, #20
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	431d0000 	.word	0x431d0000

080016d0 <ADC2_IN3_OffsetCalc>:



float32_t  ADC2_IN3_OffsetCalc(ADC2_IN3_MA *ADC2_IN3_Offset_ptr)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
	float32_t Sum_3 = 0.0f; // Initialize the sum to zero
 80016d8:	f04f 0300 	mov.w	r3, #0
 80016dc:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 80016de:	2300      	movs	r3, #0
 80016e0:	60bb      	str	r3, [r7, #8]
 80016e2:	e010      	b.n	8001706 <ADC2_IN3_OffsetCalc+0x36>
	{
		Sum_3 += ADC2_IN3_Offset_ptr->MA_ADC2_IN3_OutBfr[h];  // Accumulate the sum of all values in the buffer
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	3308      	adds	r3, #8
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	4413      	add	r3, r2
 80016ee:	3304      	adds	r3, #4
 80016f0:	edd3 7a00 	vldr	s15, [r3]
 80016f4:	ed97 7a03 	vldr	s14, [r7, #12]
 80016f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016fc:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	3301      	adds	r3, #1
 8001704:	60bb      	str	r3, [r7, #8]
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	2b9c      	cmp	r3, #156	; 0x9c
 800170a:	d9eb      	bls.n	80016e4 <ADC2_IN3_OffsetCalc+0x14>
	}

	return Sum_3/ADC_DMA_SIXTEENTHBUFFERSIZE; // Return the mean (baseline)
 800170c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001710:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800172c <ADC2_IN3_OffsetCalc+0x5c>
 8001714:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001718:	eef0 7a66 	vmov.f32	s15, s13
}
 800171c:	eeb0 0a67 	vmov.f32	s0, s15
 8001720:	3714      	adds	r7, #20
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	431d0000 	.word	0x431d0000

08001730 <ADC2_IN4_OffsetCalc>:


float32_t  ADC2_IN4_OffsetCalc(ADC2_IN4_MA *ADC2_IN4_Offset_ptr)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
	float32_t Sum_4 = 0.0f; // Initialize the sum to zero
 8001738:	f04f 0300 	mov.w	r3, #0
 800173c:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800173e:	2300      	movs	r3, #0
 8001740:	60bb      	str	r3, [r7, #8]
 8001742:	e010      	b.n	8001766 <ADC2_IN4_OffsetCalc+0x36>
	{
		Sum_4 += ADC2_IN4_Offset_ptr->MA_ADC2_IN4_OutBfr[h];  // Accumulate the sum of all values in the buffer
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	3308      	adds	r3, #8
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	4413      	add	r3, r2
 800174e:	3304      	adds	r3, #4
 8001750:	edd3 7a00 	vldr	s15, [r3]
 8001754:	ed97 7a03 	vldr	s14, [r7, #12]
 8001758:	ee77 7a27 	vadd.f32	s15, s14, s15
 800175c:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	3301      	adds	r3, #1
 8001764:	60bb      	str	r3, [r7, #8]
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	2b9c      	cmp	r3, #156	; 0x9c
 800176a:	d9eb      	bls.n	8001744 <ADC2_IN4_OffsetCalc+0x14>
	}

	return Sum_4/ADC_DMA_SIXTEENTHBUFFERSIZE; // Return the mean (baseline)
 800176c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001770:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800178c <ADC2_IN4_OffsetCalc+0x5c>
 8001774:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001778:	eef0 7a66 	vmov.f32	s15, s13
}
 800177c:	eeb0 0a67 	vmov.f32	s0, s15
 8001780:	3714      	adds	r7, #20
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	431d0000 	.word	0x431d0000

08001790 <ADC3_IN1_OffsetCalc>:


float32_t  ADC3_IN1_OffsetCalc(ADC3_IN1_MA *ADC3_IN1_Offset_ptr)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
	float32_t Sum_5 = 0.0f; // Initialize the sum to zero
 8001798:	f04f 0300 	mov.w	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 800179e:	2300      	movs	r3, #0
 80017a0:	60bb      	str	r3, [r7, #8]
 80017a2:	e010      	b.n	80017c6 <ADC3_IN1_OffsetCalc+0x36>
	{
		Sum_5 += ADC3_IN1_Offset_ptr->MA_ADC3_IN1_OutBfr[h];  // Accumulate the sum of all values in the buffer
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	3308      	adds	r3, #8
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	4413      	add	r3, r2
 80017ae:	3304      	adds	r3, #4
 80017b0:	edd3 7a00 	vldr	s15, [r3]
 80017b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80017b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017bc:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	3301      	adds	r3, #1
 80017c4:	60bb      	str	r3, [r7, #8]
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	2b9c      	cmp	r3, #156	; 0x9c
 80017ca:	d9eb      	bls.n	80017a4 <ADC3_IN1_OffsetCalc+0x14>
	}

	return Sum_5/ADC_DMA_SIXTEENTHBUFFERSIZE; // Return the mean (baseline)
 80017cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80017d0:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80017ec <ADC3_IN1_OffsetCalc+0x5c>
 80017d4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80017d8:	eef0 7a66 	vmov.f32	s15, s13
}
 80017dc:	eeb0 0a67 	vmov.f32	s0, s15
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	431d0000 	.word	0x431d0000

080017f0 <ADC3_IN2_OffsetCalc>:


float32_t  ADC3_IN2_OffsetCalc(ADC3_IN2_MA *ADC3_IN2_Offset_ptr)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
	float32_t Sum_6 = 0.0f; // Initialize the sum to zero
 80017f8:	f04f 0300 	mov.w	r3, #0
 80017fc:	60fb      	str	r3, [r7, #12]

	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 80017fe:	2300      	movs	r3, #0
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	e010      	b.n	8001826 <ADC3_IN2_OffsetCalc+0x36>
	{
		Sum_6 += ADC3_IN2_Offset_ptr->MA_ADC3_IN2_OutBfr[h];  // Accumulate the sum of all values in the buffer
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	3308      	adds	r3, #8
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	4413      	add	r3, r2
 800180e:	3304      	adds	r3, #4
 8001810:	edd3 7a00 	vldr	s15, [r3]
 8001814:	ed97 7a03 	vldr	s14, [r7, #12]
 8001818:	ee77 7a27 	vadd.f32	s15, s14, s15
 800181c:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint32_t h=0; h<ADC_DMA_SIXTEENTHBUFFERSIZE; h++)
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	3301      	adds	r3, #1
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	2b9c      	cmp	r3, #156	; 0x9c
 800182a:	d9eb      	bls.n	8001804 <ADC3_IN2_OffsetCalc+0x14>
	}

	return Sum_6/ADC_DMA_SIXTEENTHBUFFERSIZE; // Return the mean (baseline)
 800182c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001830:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800184c <ADC3_IN2_OffsetCalc+0x5c>
 8001834:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001838:	eef0 7a66 	vmov.f32	s15, s13
}
 800183c:	eeb0 0a67 	vmov.f32	s0, s15
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	431d0000 	.word	0x431d0000

08001850 <ADC1_IN1_SD_BL>:
//INCLUSIONS
#include "_ADCn_INx_SD_BL.h"

//FUNCTION DEFINITIONS
float32_t  ADC1_IN1_SD_BL(ADC1_IN1_MA *ADC1_IN1_SD_BL_ptr, float32_t Mean_1)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_1 = 0.0f;
 800185c:	f04f 0300 	mov.w	r3, #0
 8001860:	617b      	str	r3, [r7, #20]
  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8001862:	2300      	movs	r3, #0
 8001864:	613b      	str	r3, [r7, #16]
 8001866:	e01a      	b.n	800189e <ADC1_IN1_SD_BL+0x4e>
  {
	  float32_t Diff_1 = ADC1_IN1_SD_BL_ptr->MA_ADC1_IN1_OutBfr[q] - Mean_1;
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	3308      	adds	r3, #8
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4413      	add	r3, r2
 8001872:	3304      	adds	r3, #4
 8001874:	ed93 7a00 	vldr	s14, [r3]
 8001878:	edd7 7a00 	vldr	s15, [r7]
 800187c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001880:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_1 += Diff_1 * Diff_1;
 8001884:	edd7 7a03 	vldr	s15, [r7, #12]
 8001888:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800188c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001890:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001894:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  q=0; q<ADC_DMA_SIXTEENTHBUFFERSIZE; q++)
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	3301      	adds	r3, #1
 800189c:	613b      	str	r3, [r7, #16]
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	2b9c      	cmp	r3, #156	; 0x9c
 80018a2:	d9e1      	bls.n	8001868 <ADC1_IN1_SD_BL+0x18>
  }

  Variance_1 /= ADC_DMA_SIXTEENTHBUFFERSIZE; // Average the squared differences
 80018a4:	ed97 7a05 	vldr	s14, [r7, #20]
 80018a8:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80018e4 <ADC1_IN1_SD_BL+0x94>
 80018ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018b0:	edc7 7a05 	vstr	s15, [r7, #20]

  return sqrt(Variance_1); //Square root of variance
 80018b4:	6978      	ldr	r0, [r7, #20]
 80018b6:	f7fe fe13 	bl	80004e0 <__aeabi_f2d>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	ec43 2b10 	vmov	d0, r2, r3
 80018c2:	f005 fad5 	bl	8006e70 <sqrt>
 80018c6:	ec53 2b10 	vmov	r2, r3, d0
 80018ca:	4610      	mov	r0, r2
 80018cc:	4619      	mov	r1, r3
 80018ce:	f7ff f90f 	bl	8000af0 <__aeabi_d2f>
 80018d2:	4603      	mov	r3, r0
 80018d4:	ee07 3a90 	vmov	s15, r3
}
 80018d8:	eeb0 0a67 	vmov.f32	s0, s15
 80018dc:	3718      	adds	r7, #24
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	431d0000 	.word	0x431d0000

080018e8 <ADC1_IN2_SD_BL>:


float32_t  ADC1_IN2_SD_BL(ADC1_IN2_MA *ADC1_IN2_SD_BL_ptr, float32_t Mean_2)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_2 = 0.0f;
 80018f4:	f04f 0300 	mov.w	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
  for (uint32_t  s=0; s<ADC_DMA_SIXTEENTHBUFFERSIZE; s++)
 80018fa:	2300      	movs	r3, #0
 80018fc:	613b      	str	r3, [r7, #16]
 80018fe:	e01a      	b.n	8001936 <ADC1_IN2_SD_BL+0x4e>
  {
	  float32_t Diff_2 = ADC1_IN2_SD_BL_ptr->MA_ADC1_IN2_OutBfr[s] - Mean_2;
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	3308      	adds	r3, #8
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4413      	add	r3, r2
 800190a:	3304      	adds	r3, #4
 800190c:	ed93 7a00 	vldr	s14, [r3]
 8001910:	edd7 7a00 	vldr	s15, [r7]
 8001914:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001918:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_2 += Diff_2 * Diff_2;
 800191c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001920:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001924:	ed97 7a05 	vldr	s14, [r7, #20]
 8001928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800192c:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  s=0; s<ADC_DMA_SIXTEENTHBUFFERSIZE; s++)
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	3301      	adds	r3, #1
 8001934:	613b      	str	r3, [r7, #16]
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	2b9c      	cmp	r3, #156	; 0x9c
 800193a:	d9e1      	bls.n	8001900 <ADC1_IN2_SD_BL+0x18>
  }

  Variance_2 /= ADC_DMA_SIXTEENTHBUFFERSIZE; // Average the squared differences
 800193c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001940:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800197c <ADC1_IN2_SD_BL+0x94>
 8001944:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001948:	edc7 7a05 	vstr	s15, [r7, #20]

 return sqrt(Variance_2); //Square root of variance
 800194c:	6978      	ldr	r0, [r7, #20]
 800194e:	f7fe fdc7 	bl	80004e0 <__aeabi_f2d>
 8001952:	4602      	mov	r2, r0
 8001954:	460b      	mov	r3, r1
 8001956:	ec43 2b10 	vmov	d0, r2, r3
 800195a:	f005 fa89 	bl	8006e70 <sqrt>
 800195e:	ec53 2b10 	vmov	r2, r3, d0
 8001962:	4610      	mov	r0, r2
 8001964:	4619      	mov	r1, r3
 8001966:	f7ff f8c3 	bl	8000af0 <__aeabi_d2f>
 800196a:	4603      	mov	r3, r0
 800196c:	ee07 3a90 	vmov	s15, r3

}
 8001970:	eeb0 0a67 	vmov.f32	s0, s15
 8001974:	3718      	adds	r7, #24
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	431d0000 	.word	0x431d0000

08001980 <ADC2_IN3_SD_BL>:


float32_t  ADC2_IN3_SD_BL(ADC2_IN3_MA *ADC2_IN3_SD_BL_ptr, float32_t Mean_3)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_3 = 0.0f;
 800198c:	f04f 0300 	mov.w	r3, #0
 8001990:	617b      	str	r3, [r7, #20]
  for (uint32_t  v=0; v<ADC_DMA_SIXTEENTHBUFFERSIZE; v++)
 8001992:	2300      	movs	r3, #0
 8001994:	613b      	str	r3, [r7, #16]
 8001996:	e01a      	b.n	80019ce <ADC2_IN3_SD_BL+0x4e>
  {
	  float32_t Diff_3 = ADC2_IN3_SD_BL_ptr->MA_ADC2_IN3_OutBfr[v] - Mean_3;
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	3308      	adds	r3, #8
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	4413      	add	r3, r2
 80019a2:	3304      	adds	r3, #4
 80019a4:	ed93 7a00 	vldr	s14, [r3]
 80019a8:	edd7 7a00 	vldr	s15, [r7]
 80019ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019b0:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_3 += Diff_3 * Diff_3;
 80019b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80019b8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80019bc:	ed97 7a05 	vldr	s14, [r7, #20]
 80019c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c4:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  v=0; v<ADC_DMA_SIXTEENTHBUFFERSIZE; v++)
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	3301      	adds	r3, #1
 80019cc:	613b      	str	r3, [r7, #16]
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	2b9c      	cmp	r3, #156	; 0x9c
 80019d2:	d9e1      	bls.n	8001998 <ADC2_IN3_SD_BL+0x18>
  }

  Variance_3 /= ADC_DMA_SIXTEENTHBUFFERSIZE; // Average the squared differences
 80019d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80019d8:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001a14 <ADC2_IN3_SD_BL+0x94>
 80019dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019e0:	edc7 7a05 	vstr	s15, [r7, #20]

  return sqrt(Variance_3); //Square root of variance
 80019e4:	6978      	ldr	r0, [r7, #20]
 80019e6:	f7fe fd7b 	bl	80004e0 <__aeabi_f2d>
 80019ea:	4602      	mov	r2, r0
 80019ec:	460b      	mov	r3, r1
 80019ee:	ec43 2b10 	vmov	d0, r2, r3
 80019f2:	f005 fa3d 	bl	8006e70 <sqrt>
 80019f6:	ec53 2b10 	vmov	r2, r3, d0
 80019fa:	4610      	mov	r0, r2
 80019fc:	4619      	mov	r1, r3
 80019fe:	f7ff f877 	bl	8000af0 <__aeabi_d2f>
 8001a02:	4603      	mov	r3, r0
 8001a04:	ee07 3a90 	vmov	s15, r3

}
 8001a08:	eeb0 0a67 	vmov.f32	s0, s15
 8001a0c:	3718      	adds	r7, #24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	431d0000 	.word	0x431d0000

08001a18 <ADC2_IN4_SD_BL>:


float32_t  ADC2_IN4_SD_BL(ADC2_IN4_MA *ADC2_IN4_SD_BL_ptr, float32_t Mean_4)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_4 = 0.0f;
 8001a24:	f04f 0300 	mov.w	r3, #0
 8001a28:	617b      	str	r3, [r7, #20]
  for (uint32_t  w=0; w<ADC_DMA_SIXTEENTHBUFFERSIZE; w++)
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	613b      	str	r3, [r7, #16]
 8001a2e:	e01a      	b.n	8001a66 <ADC2_IN4_SD_BL+0x4e>
  {
	  float32_t Diff_4 = ADC2_IN4_SD_BL_ptr->MA_ADC2_IN4_OutBfr[w] - Mean_4;
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	3308      	adds	r3, #8
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	4413      	add	r3, r2
 8001a3a:	3304      	adds	r3, #4
 8001a3c:	ed93 7a00 	vldr	s14, [r3]
 8001a40:	edd7 7a00 	vldr	s15, [r7]
 8001a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a48:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_4 += Diff_4 * Diff_4;
 8001a4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a50:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a54:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a5c:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  w=0; w<ADC_DMA_SIXTEENTHBUFFERSIZE; w++)
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	3301      	adds	r3, #1
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	2b9c      	cmp	r3, #156	; 0x9c
 8001a6a:	d9e1      	bls.n	8001a30 <ADC2_IN4_SD_BL+0x18>
  }

  Variance_4 /= ADC_DMA_SIXTEENTHBUFFERSIZE; // Average the squared differences
 8001a6c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001a70:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001aac <ADC2_IN4_SD_BL+0x94>
 8001a74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a78:	edc7 7a05 	vstr	s15, [r7, #20]

 return sqrt(Variance_4); //Square root of variance
 8001a7c:	6978      	ldr	r0, [r7, #20]
 8001a7e:	f7fe fd2f 	bl	80004e0 <__aeabi_f2d>
 8001a82:	4602      	mov	r2, r0
 8001a84:	460b      	mov	r3, r1
 8001a86:	ec43 2b10 	vmov	d0, r2, r3
 8001a8a:	f005 f9f1 	bl	8006e70 <sqrt>
 8001a8e:	ec53 2b10 	vmov	r2, r3, d0
 8001a92:	4610      	mov	r0, r2
 8001a94:	4619      	mov	r1, r3
 8001a96:	f7ff f82b 	bl	8000af0 <__aeabi_d2f>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	ee07 3a90 	vmov	s15, r3

}
 8001aa0:	eeb0 0a67 	vmov.f32	s0, s15
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	431d0000 	.word	0x431d0000

08001ab0 <ADC3_IN1_SD_BL>:



float32_t  ADC3_IN1_SD_BL(ADC3_IN1_MA *ADC3_IN1_SD_BL_ptr, float32_t Mean_5)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_5 = 0.0f;
 8001abc:	f04f 0300 	mov.w	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
  for (uint32_t  d=0; d<ADC_DMA_SIXTEENTHBUFFERSIZE; d++)
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	613b      	str	r3, [r7, #16]
 8001ac6:	e01a      	b.n	8001afe <ADC3_IN1_SD_BL+0x4e>
  {
	  float32_t Diff_5 = ADC3_IN1_SD_BL_ptr->MA_ADC3_IN1_OutBfr[d] - Mean_5;
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	3308      	adds	r3, #8
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	4413      	add	r3, r2
 8001ad2:	3304      	adds	r3, #4
 8001ad4:	ed93 7a00 	vldr	s14, [r3]
 8001ad8:	edd7 7a00 	vldr	s15, [r7]
 8001adc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ae0:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_5 += Diff_5 * Diff_5;
 8001ae4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ae8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001aec:	ed97 7a05 	vldr	s14, [r7, #20]
 8001af0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001af4:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  d=0; d<ADC_DMA_SIXTEENTHBUFFERSIZE; d++)
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	3301      	adds	r3, #1
 8001afc:	613b      	str	r3, [r7, #16]
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	2b9c      	cmp	r3, #156	; 0x9c
 8001b02:	d9e1      	bls.n	8001ac8 <ADC3_IN1_SD_BL+0x18>
  }

  Variance_5 /= ADC_DMA_SIXTEENTHBUFFERSIZE; // Average the squared differences
 8001b04:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b08:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001b44 <ADC3_IN1_SD_BL+0x94>
 8001b0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b10:	edc7 7a05 	vstr	s15, [r7, #20]

 return sqrt(Variance_5); //Square root of variance
 8001b14:	6978      	ldr	r0, [r7, #20]
 8001b16:	f7fe fce3 	bl	80004e0 <__aeabi_f2d>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	ec43 2b10 	vmov	d0, r2, r3
 8001b22:	f005 f9a5 	bl	8006e70 <sqrt>
 8001b26:	ec53 2b10 	vmov	r2, r3, d0
 8001b2a:	4610      	mov	r0, r2
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	f7fe ffdf 	bl	8000af0 <__aeabi_d2f>
 8001b32:	4603      	mov	r3, r0
 8001b34:	ee07 3a90 	vmov	s15, r3

}
 8001b38:	eeb0 0a67 	vmov.f32	s0, s15
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	431d0000 	.word	0x431d0000

08001b48 <ADC3_IN2_SD_BL>:



float32_t  ADC3_IN2_SD_BL(ADC3_IN2_MA *ADC3_IN2_SD_BL_ptr, float32_t Mean_6)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	ed87 0a00 	vstr	s0, [r7]
  float32_t Variance_6 = 0.0f;
 8001b54:	f04f 0300 	mov.w	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]
  for (uint32_t  c=0; c<ADC_DMA_SIXTEENTHBUFFERSIZE; c++)
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	e01a      	b.n	8001b96 <ADC3_IN2_SD_BL+0x4e>
  {
	  float32_t Diff_6 = ADC3_IN2_SD_BL_ptr->MA_ADC3_IN2_OutBfr[c] - Mean_6;
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	3308      	adds	r3, #8
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	4413      	add	r3, r2
 8001b6a:	3304      	adds	r3, #4
 8001b6c:	ed93 7a00 	vldr	s14, [r3]
 8001b70:	edd7 7a00 	vldr	s15, [r7]
 8001b74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b78:	edc7 7a03 	vstr	s15, [r7, #12]
	  Variance_6 += Diff_6 * Diff_6;
 8001b7c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b80:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b84:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b8c:	edc7 7a05 	vstr	s15, [r7, #20]
  for (uint32_t  c=0; c<ADC_DMA_SIXTEENTHBUFFERSIZE; c++)
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	3301      	adds	r3, #1
 8001b94:	613b      	str	r3, [r7, #16]
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	2b9c      	cmp	r3, #156	; 0x9c
 8001b9a:	d9e1      	bls.n	8001b60 <ADC3_IN2_SD_BL+0x18>
  }

  Variance_6 /= ADC_DMA_SIXTEENTHBUFFERSIZE; // Average the squared differences
 8001b9c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001ba0:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001bdc <ADC3_IN2_SD_BL+0x94>
 8001ba4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ba8:	edc7 7a05 	vstr	s15, [r7, #20]

  return sqrt(Variance_6); //Square root of variance
 8001bac:	6978      	ldr	r0, [r7, #20]
 8001bae:	f7fe fc97 	bl	80004e0 <__aeabi_f2d>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	ec43 2b10 	vmov	d0, r2, r3
 8001bba:	f005 f959 	bl	8006e70 <sqrt>
 8001bbe:	ec53 2b10 	vmov	r2, r3, d0
 8001bc2:	4610      	mov	r0, r2
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	f7fe ff93 	bl	8000af0 <__aeabi_d2f>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	ee07 3a90 	vmov	s15, r3

}
 8001bd0:	eeb0 0a67 	vmov.f32	s0, s15
 8001bd4:	3718      	adds	r7, #24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	431d0000 	.word	0x431d0000

08001be0 <ADC1_DMA_sort_uhb>:
 */

#include "_DMA_Sort.h"

void ADC1_DMA_sort_uhb (void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b085      	sub	sp, #20
 8001be4:	af00      	add	r7, sp, #0
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)  //Scans the upper half of the DMA buffer
 8001be6:	2300      	movs	r3, #0
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	e038      	b.n	8001c5e <ADC1_DMA_sort_uhb+0x7e>
	{
		if(m==0 || (m%2==0)) // Checks that the buffer register location is even and loads the data
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d004      	beq.n	8001bfc <ADC1_DMA_sort_uhb+0x1c>
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f003 0301 	and.w	r3, r3, #1
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d117      	bne.n	8001c2c <ADC1_DMA_sort_uhb+0x4c>
		{
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)  // Stores data on the upper half of IN1 channel data buffer
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60bb      	str	r3, [r7, #8]
 8001c00:	e00f      	b.n	8001c22 <ADC1_DMA_sort_uhb+0x42>
			{
				ADC1_DMA_sort_ptr->ADC1_IN1_bfr[n]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 8001c02:	4b1c      	ldr	r3, [pc, #112]	; (8001c74 <ADC1_DMA_sort_uhb+0x94>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a1b      	ldr	r2, [pc, #108]	; (8001c74 <ADC1_DMA_sort_uhb+0x94>)
 8001c08:	6811      	ldr	r1, [r2, #0]
 8001c0a:	68fa      	ldr	r2, [r7, #12]
 8001c0c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	440b      	add	r3, r1
 8001c1a:	605a      	str	r2, [r3, #4]
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)  // Stores data on the upper half of IN1 channel data buffer
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	60bb      	str	r3, [r7, #8]
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8001c28:	d3eb      	bcc.n	8001c02 <ADC1_DMA_sort_uhb+0x22>
 8001c2a:	e015      	b.n	8001c58 <ADC1_DMA_sort_uhb+0x78>
            }
        }
		else  // Checks that the buffer register location is odd and loads the data
		{
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)  // Stores data on the upper half of IN2 channel data buffer
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	607b      	str	r3, [r7, #4]
 8001c30:	e00e      	b.n	8001c50 <ADC1_DMA_sort_uhb+0x70>
			{
				ADC1_DMA_sort_ptr->ADC1_IN2_bfr[p]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 8001c32:	4b10      	ldr	r3, [pc, #64]	; (8001c74 <ADC1_DMA_sort_uhb+0x94>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	4b0f      	ldr	r3, [pc, #60]	; (8001c74 <ADC1_DMA_sort_uhb+0x94>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68f9      	ldr	r1, [r7, #12]
 8001c3c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 8001c46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)  // Stores data on the upper half of IN2 channel data buffer
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	607b      	str	r3, [r7, #4]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8001c56:	d3ec      	bcc.n	8001c32 <ADC1_DMA_sort_uhb+0x52>
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)  //Scans the upper half of the DMA buffer
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8001c64:	d9c2      	bls.n	8001bec <ADC1_DMA_sort_uhb+0xc>
			}
		}
    }

};
 8001c66:	bf00      	nop
 8001c68:	bf00      	nop
 8001c6a:	3714      	adds	r7, #20
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	20007cd4 	.word	0x20007cd4

08001c78 <ADC1_DMA_sort_lhb>:

void ADC1_DMA_sort_lhb (void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++) // Scans the lower half of the DMA buffer
 8001c7e:	f240 43e2 	movw	r3, #1250	; 0x4e2
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	e03a      	b.n	8001cfc <ADC1_DMA_sort_lhb+0x84>
	{
		if(m==0||(m%2==0)) // Checks that the buffer register location is even and loads the data
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d004      	beq.n	8001c96 <ADC1_DMA_sort_lhb+0x1e>
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d118      	bne.n	8001cc8 <ADC1_DMA_sort_lhb+0x50>
		{
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)  // Stores data on the lower half of IN1 channel data buffer
 8001c96:	f240 2371 	movw	r3, #625	; 0x271
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	e00f      	b.n	8001cbe <ADC1_DMA_sort_lhb+0x46>
			{
				ADC1_DMA_sort_ptr->ADC1_IN1_bfr[n]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 8001c9e:	4b1d      	ldr	r3, [pc, #116]	; (8001d14 <ADC1_DMA_sort_lhb+0x9c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a1c      	ldr	r2, [pc, #112]	; (8001d14 <ADC1_DMA_sort_lhb+0x9c>)
 8001ca4:	6811      	ldr	r1, [r2, #0]
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	440b      	add	r3, r1
 8001cb6:	605a      	str	r2, [r3, #4]
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)  // Stores data on the lower half of IN1 channel data buffer
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8001cc4:	d9eb      	bls.n	8001c9e <ADC1_DMA_sort_lhb+0x26>
 8001cc6:	e016      	b.n	8001cf6 <ADC1_DMA_sort_lhb+0x7e>
            }
        }
		else  // Checks that the buffer register location is odd and loads the data
		{
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)  // Stores data on the lower half of IN2 channel data buffer
 8001cc8:	f240 2371 	movw	r3, #625	; 0x271
 8001ccc:	607b      	str	r3, [r7, #4]
 8001cce:	e00e      	b.n	8001cee <ADC1_DMA_sort_lhb+0x76>
			{
				ADC1_DMA_sort_ptr->ADC1_IN2_bfr[p]=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[m];
 8001cd0:	4b10      	ldr	r3, [pc, #64]	; (8001d14 <ADC1_DMA_sort_lhb+0x9c>)
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	; (8001d14 <ADC1_DMA_sort_lhb+0x9c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	68f9      	ldr	r1, [r7, #12]
 8001cda:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 8001ce4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)  // Stores data on the lower half of IN2 channel data buffer
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3301      	adds	r3, #1
 8001cec:	607b      	str	r3, [r7, #4]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8001cf4:	d9ec      	bls.n	8001cd0 <ADC1_DMA_sort_lhb+0x58>
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++) // Scans the lower half of the DMA buffer
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f640 12c2 	movw	r2, #2498	; 0x9c2
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d9bf      	bls.n	8001c86 <ADC1_DMA_sort_lhb+0xe>
			}
		}
    }

};
 8001d06:	bf00      	nop
 8001d08:	bf00      	nop
 8001d0a:	3714      	adds	r7, #20
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	20007cd4 	.word	0x20007cd4

08001d18 <ADC2_DMA_sort_uhb>:


void ADC2_DMA_sort_uhb (void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b085      	sub	sp, #20
 8001d1c:	af00      	add	r7, sp, #0
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	e038      	b.n	8001d96 <ADC2_DMA_sort_uhb+0x7e>
	{
		if(m==0 || (m%2==0))
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d004      	beq.n	8001d34 <ADC2_DMA_sort_uhb+0x1c>
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d117      	bne.n	8001d64 <ADC2_DMA_sort_uhb+0x4c>
		{
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 8001d34:	2300      	movs	r3, #0
 8001d36:	60bb      	str	r3, [r7, #8]
 8001d38:	e00f      	b.n	8001d5a <ADC2_DMA_sort_uhb+0x42>
			{
				ADC2_DMA_sort_ptr->ADC2_IN3_bfr[n]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 8001d3a:	4b1c      	ldr	r3, [pc, #112]	; (8001dac <ADC2_DMA_sort_uhb+0x94>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a1b      	ldr	r2, [pc, #108]	; (8001dac <ADC2_DMA_sort_uhb+0x94>)
 8001d40:	6811      	ldr	r1, [r2, #0]
 8001d42:	68fa      	ldr	r2, [r7, #12]
 8001d44:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	440b      	add	r3, r1
 8001d52:	605a      	str	r2, [r3, #4]
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	3301      	adds	r3, #1
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8001d60:	d3eb      	bcc.n	8001d3a <ADC2_DMA_sort_uhb+0x22>
 8001d62:	e015      	b.n	8001d90 <ADC2_DMA_sort_uhb+0x78>
            }
        }
		else
		{
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 8001d64:	2300      	movs	r3, #0
 8001d66:	607b      	str	r3, [r7, #4]
 8001d68:	e00e      	b.n	8001d88 <ADC2_DMA_sort_uhb+0x70>
			{
				ADC2_DMA_sort_ptr->ADC2_IN4_bfr[p]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 8001d6a:	4b10      	ldr	r3, [pc, #64]	; (8001dac <ADC2_DMA_sort_uhb+0x94>)
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	4b0f      	ldr	r3, [pc, #60]	; (8001dac <ADC2_DMA_sort_uhb+0x94>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68f9      	ldr	r1, [r7, #12]
 8001d74:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 8001d7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	3301      	adds	r3, #1
 8001d86:	607b      	str	r3, [r7, #4]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8001d8e:	d3ec      	bcc.n	8001d6a <ADC2_DMA_sort_uhb+0x52>
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	3301      	adds	r3, #1
 8001d94:	60fb      	str	r3, [r7, #12]
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8001d9c:	d9c2      	bls.n	8001d24 <ADC2_DMA_sort_uhb+0xc>
			}
		}
    }

};
 8001d9e:	bf00      	nop
 8001da0:	bf00      	nop
 8001da2:	3714      	adds	r7, #20
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	20007cd8 	.word	0x20007cd8

08001db0 <ADC2_DMA_sort_lhb>:


void ADC2_DMA_sort_lhb (void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b085      	sub	sp, #20
 8001db4:	af00      	add	r7, sp, #0
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 8001db6:	f240 43e2 	movw	r3, #1250	; 0x4e2
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	e03a      	b.n	8001e34 <ADC2_DMA_sort_lhb+0x84>
	{
		if(m==0||(m%2==0))
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d004      	beq.n	8001dce <ADC2_DMA_sort_lhb+0x1e>
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d118      	bne.n	8001e00 <ADC2_DMA_sort_lhb+0x50>
		{
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 8001dce:	f240 2371 	movw	r3, #625	; 0x271
 8001dd2:	60bb      	str	r3, [r7, #8]
 8001dd4:	e00f      	b.n	8001df6 <ADC2_DMA_sort_lhb+0x46>
			{
				ADC2_DMA_sort_ptr->ADC2_IN3_bfr[n]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 8001dd6:	4b1d      	ldr	r3, [pc, #116]	; (8001e4c <ADC2_DMA_sort_lhb+0x9c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a1c      	ldr	r2, [pc, #112]	; (8001e4c <ADC2_DMA_sort_lhb+0x9c>)
 8001ddc:	6811      	ldr	r1, [r2, #0]
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	440b      	add	r3, r1
 8001dee:	605a      	str	r2, [r3, #4]
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	3301      	adds	r3, #1
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8001dfc:	d9eb      	bls.n	8001dd6 <ADC2_DMA_sort_lhb+0x26>
 8001dfe:	e016      	b.n	8001e2e <ADC2_DMA_sort_lhb+0x7e>
            }
        }
		else
		{
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 8001e00:	f240 2371 	movw	r3, #625	; 0x271
 8001e04:	607b      	str	r3, [r7, #4]
 8001e06:	e00e      	b.n	8001e26 <ADC2_DMA_sort_lhb+0x76>
			{
				ADC2_DMA_sort_ptr->ADC2_IN4_bfr[p]=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[m];
 8001e08:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <ADC2_DMA_sort_lhb+0x9c>)
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	4b0f      	ldr	r3, [pc, #60]	; (8001e4c <ADC2_DMA_sort_lhb+0x9c>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	68f9      	ldr	r1, [r7, #12]
 8001e12:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 8001e1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	3301      	adds	r3, #1
 8001e24:	607b      	str	r3, [r7, #4]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8001e2c:	d9ec      	bls.n	8001e08 <ADC2_DMA_sort_lhb+0x58>
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	3301      	adds	r3, #1
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f640 12c2 	movw	r2, #2498	; 0x9c2
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d9bf      	bls.n	8001dbe <ADC2_DMA_sort_lhb+0xe>
			}
		}
    }

};
 8001e3e:	bf00      	nop
 8001e40:	bf00      	nop
 8001e42:	3714      	adds	r7, #20
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr
 8001e4c:	20007cd8 	.word	0x20007cd8

08001e50 <ADC3_DMA_sort_uhb>:


void ADC3_DMA_sort_uhb (void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 8001e56:	2300      	movs	r3, #0
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	e038      	b.n	8001ece <ADC3_DMA_sort_uhb+0x7e>
	{
		if(m==0 || (m%2==0))
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d004      	beq.n	8001e6c <ADC3_DMA_sort_uhb+0x1c>
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d117      	bne.n	8001e9c <ADC3_DMA_sort_uhb+0x4c>
		{
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	60bb      	str	r3, [r7, #8]
 8001e70:	e00f      	b.n	8001e92 <ADC3_DMA_sort_uhb+0x42>
			{
				ADC3_DMA_sort_ptr->ADC3_IN1_bfr[n]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 8001e72:	4b1c      	ldr	r3, [pc, #112]	; (8001ee4 <ADC3_DMA_sort_uhb+0x94>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a1b      	ldr	r2, [pc, #108]	; (8001ee4 <ADC3_DMA_sort_uhb+0x94>)
 8001e78:	6811      	ldr	r1, [r2, #0]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	440b      	add	r3, r1
 8001e8a:	605a      	str	r2, [r3, #4]
			for(uint32_t n=0; n<ADC_DMA_QUATERBUFFERSIZE-1; n++)
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8001e98:	d3eb      	bcc.n	8001e72 <ADC3_DMA_sort_uhb+0x22>
 8001e9a:	e015      	b.n	8001ec8 <ADC3_DMA_sort_uhb+0x78>
            }
        }
		else
		{
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	607b      	str	r3, [r7, #4]
 8001ea0:	e00e      	b.n	8001ec0 <ADC3_DMA_sort_uhb+0x70>
			{
				ADC3_DMA_sort_ptr->ADC3_IN2_bfr[p]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 8001ea2:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <ADC3_DMA_sort_uhb+0x94>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	4b0f      	ldr	r3, [pc, #60]	; (8001ee4 <ADC3_DMA_sort_uhb+0x94>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68f9      	ldr	r1, [r7, #12]
 8001eac:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 8001eb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=0; p<ADC_DMA_QUATERBUFFERSIZE-1; p++)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	607b      	str	r3, [r7, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8001ec6:	d3ec      	bcc.n	8001ea2 <ADC3_DMA_sort_uhb+0x52>
	for(uint32_t m=0; m<ADC_DMA_HALFBUFFERSIZE-1; m++)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8001ed4:	d9c2      	bls.n	8001e5c <ADC3_DMA_sort_uhb+0xc>
			}
		}
    }

};
 8001ed6:	bf00      	nop
 8001ed8:	bf00      	nop
 8001eda:	3714      	adds	r7, #20
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr
 8001ee4:	20007cdc 	.word	0x20007cdc

08001ee8 <ADC3_DMA_sort_lhb>:

void ADC3_DMA_sort_lhb (void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 8001eee:	f240 43e2 	movw	r3, #1250	; 0x4e2
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	e03a      	b.n	8001f6c <ADC3_DMA_sort_lhb+0x84>
	{
		if(m==0||(m%2==0))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d004      	beq.n	8001f06 <ADC3_DMA_sort_lhb+0x1e>
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f003 0301 	and.w	r3, r3, #1
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d118      	bne.n	8001f38 <ADC3_DMA_sort_lhb+0x50>
		{
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 8001f06:	f240 2371 	movw	r3, #625	; 0x271
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	e00f      	b.n	8001f2e <ADC3_DMA_sort_lhb+0x46>
			{
				ADC3_DMA_sort_ptr->ADC3_IN1_bfr[n]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 8001f0e:	4b1d      	ldr	r3, [pc, #116]	; (8001f84 <ADC3_DMA_sort_lhb+0x9c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a1c      	ldr	r2, [pc, #112]	; (8001f84 <ADC3_DMA_sort_lhb+0x9c>)
 8001f14:	6811      	ldr	r1, [r2, #0]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	440b      	add	r3, r1
 8001f26:	605a      	str	r2, [r3, #4]
			for(uint32_t n=ADC_DMA_QUATERBUFFERSIZE; n<ADC_DMA_HALFBUFFERSIZE-1; n++)
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	60bb      	str	r3, [r7, #8]
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8001f34:	d9eb      	bls.n	8001f0e <ADC3_DMA_sort_lhb+0x26>
 8001f36:	e016      	b.n	8001f66 <ADC3_DMA_sort_lhb+0x7e>
            }
        }
		else
		{
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 8001f38:	f240 2371 	movw	r3, #625	; 0x271
 8001f3c:	607b      	str	r3, [r7, #4]
 8001f3e:	e00e      	b.n	8001f5e <ADC3_DMA_sort_lhb+0x76>
			{
				ADC3_DMA_sort_ptr->ADC3_IN2_bfr[p]=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[m];
 8001f40:	4b10      	ldr	r3, [pc, #64]	; (8001f84 <ADC3_DMA_sort_lhb+0x9c>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	4b0f      	ldr	r3, [pc, #60]	; (8001f84 <ADC3_DMA_sort_lhb+0x9c>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	68f9      	ldr	r1, [r7, #12]
 8001f4a:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	f602 62a8 	addw	r2, r2, #3752	; 0xea8
 8001f54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for(uint32_t p=ADC_DMA_QUATERBUFFERSIZE; p<ADC_DMA_HALFBUFFERSIZE-1; p++)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	607b      	str	r3, [r7, #4]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	f5b3 6f9c 	cmp.w	r3, #1248	; 0x4e0
 8001f64:	d9ec      	bls.n	8001f40 <ADC3_DMA_sort_lhb+0x58>
	for(uint32_t m=ADC_DMA_HALFBUFFERSIZE; m<ADC_DMA_BUFFERSIZE-1; m++)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	60fb      	str	r3, [r7, #12]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f640 12c2 	movw	r2, #2498	; 0x9c2
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d9bf      	bls.n	8001ef6 <ADC3_DMA_sort_lhb+0xe>
			}
		}
    }

};
 8001f76:	bf00      	nop
 8001f78:	bf00      	nop
 8001f7a:	3714      	adds	r7, #20
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	20007cdc 	.word	0x20007cdc

08001f88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f8e:	f001 f94e 	bl	800322e <HAL_Init>

  /* USER CODE BEGIN Init */
  init_ADC1_IN1_struct(); // Pointer to the source buffer is initialized at runtime
 8001f92:	f7ff f9d5 	bl	8001340 <init_ADC1_IN1_struct>
  init_ADC1_IN1_FO_biquad_filter();  // Initializes the filter coefficients and variables
 8001f96:	f7ff f9e5 	bl	8001364 <init_ADC1_IN1_FO_biquad_filter>
  MA_ADC1_IN1_Init(&MovingAverage_ADC1_IN1); // Initializes all the output and moving average buffers to zero and the index to zero
 8001f9a:	48bb      	ldr	r0, [pc, #748]	; (8002288 <main+0x300>)
 8001f9c:	f7fe fdf8 	bl	8000b90 <MA_ADC1_IN1_Init>

  init_ADC1_IN2_struct();
 8001fa0:	f7ff fa0a 	bl	80013b8 <init_ADC1_IN2_struct>
  init_ADC1_IN2_FO_biquad_filter();
 8001fa4:	f7ff fa1a 	bl	80013dc <init_ADC1_IN2_FO_biquad_filter>
  MA_ADC1_IN2_Init(&MovingAverage_ADC1_IN2);
 8001fa8:	48b8      	ldr	r0, [pc, #736]	; (800228c <main+0x304>)
 8001faa:	f7fe fe95 	bl	8000cd8 <MA_ADC1_IN2_Init>

  init_ADC2_IN3_struct();
 8001fae:	f7ff fa3f 	bl	8001430 <init_ADC2_IN3_struct>
  init_ADC2_IN3_FO_biquad_filter();
 8001fb2:	f7ff fa4f 	bl	8001454 <init_ADC2_IN3_FO_biquad_filter>
  MA_ADC2_IN3_Init(&MovingAverage_ADC2_IN3);
 8001fb6:	48b6      	ldr	r0, [pc, #728]	; (8002290 <main+0x308>)
 8001fb8:	f7fe ff32 	bl	8000e20 <MA_ADC2_IN3_Init>

  init_ADC2_IN4_struct();
 8001fbc:	f7ff fa74 	bl	80014a8 <init_ADC2_IN4_struct>
  init_ADC2_IN4_FO_biquad_filter();
 8001fc0:	f7ff fa84 	bl	80014cc <init_ADC2_IN4_FO_biquad_filter>
  MA_ADC2_IN4_Init(&MovingAverage_ADC2_IN4);
 8001fc4:	48b3      	ldr	r0, [pc, #716]	; (8002294 <main+0x30c>)
 8001fc6:	f7fe ffcf 	bl	8000f68 <MA_ADC2_IN4_Init>

  init_ADC3_IN1_struct();
 8001fca:	f7ff faa9 	bl	8001520 <init_ADC3_IN1_struct>
  init_ADC3_IN1_FO_biquad_filter();
 8001fce:	f7ff fab9 	bl	8001544 <init_ADC3_IN1_FO_biquad_filter>
  MA_ADC3_IN1_Init(&MovingAverage_ADC3_IN1);
 8001fd2:	48b1      	ldr	r0, [pc, #708]	; (8002298 <main+0x310>)
 8001fd4:	f7ff f86c 	bl	80010b0 <MA_ADC3_IN1_Init>

  init_ADC3_IN2_struct();
 8001fd8:	f7ff fade 	bl	8001598 <init_ADC3_IN2_struct>
  init_ADC3_IN2_FO_biquad_filter();
 8001fdc:	f7ff faee 	bl	80015bc <init_ADC3_IN2_FO_biquad_filter>
  MA_ADC3_IN2_Init(&MovingAverage_ADC3_IN2);
 8001fe0:	48ae      	ldr	r0, [pc, #696]	; (800229c <main+0x314>)
 8001fe2:	f7ff f909 	bl	80011f8 <MA_ADC3_IN2_Init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fe6:	f000 fa43 	bl	8002470 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fea:	f000 fd1f 	bl	8002a2c <MX_GPIO_Init>
  MX_DMA_Init();
 8001fee:	f000 fcd7 	bl	80029a0 <MX_DMA_Init>
  MX_ADC1_Init();
 8001ff2:	f000 fa87 	bl	8002504 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001ff6:	f000 fb0f 	bl	8002618 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001ffa:	f000 fb85 	bl	8002708 <MX_ADC3_Init>
  MX_FMAC_Init();
 8001ffe:	f000 fbfb 	bl	80027f8 <MX_FMAC_Init>
  MX_TIM6_Init();
 8002002:	f000 fc0d 	bl	8002820 <MX_TIM6_Init>
  MX_TIM7_Init();
 8002006:	f000 fc41 	bl	800288c <MX_TIM7_Init>
  MX_TIM20_Init();
 800200a:	f000 fc75 	bl	80028f8 <MX_TIM20_Init>
  /* USER CODE BEGIN 2 */
	
  //ADC1 is started using timer 6 tiggered conversions
  HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim6);
    ADC_status=HAL_ADC_Start_DMA(&hadc1, ADC1_DMA_sort_ptr->ADC1_DMA_bfr,ADC_DMA_BUFFERSIZE);
 800200e:	4ba4      	ldr	r3, [pc, #656]	; (80022a0 <main+0x318>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002016:	4619      	mov	r1, r3
 8002018:	48a2      	ldr	r0, [pc, #648]	; (80022a4 <main+0x31c>)
 800201a:	f001 fd45 	bl	8003aa8 <HAL_ADC_Start_DMA>
 800201e:	4603      	mov	r3, r0
 8002020:	461a      	mov	r2, r3
 8002022:	4ba1      	ldr	r3, [pc, #644]	; (80022a8 <main+0x320>)
 8002024:	701a      	strb	r2, [r3, #0]

  HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim7);
    ADC_status=HAL_ADC_Start_DMA(&hadc2, ADC2_DMA_sort_ptr->ADC2_DMA_bfr,ADC_DMA_BUFFERSIZE);
 8002026:	4ba1      	ldr	r3, [pc, #644]	; (80022ac <main+0x324>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800202e:	4619      	mov	r1, r3
 8002030:	489f      	ldr	r0, [pc, #636]	; (80022b0 <main+0x328>)
 8002032:	f001 fd39 	bl	8003aa8 <HAL_ADC_Start_DMA>
 8002036:	4603      	mov	r3, r0
 8002038:	461a      	mov	r2, r3
 800203a:	4b9b      	ldr	r3, [pc, #620]	; (80022a8 <main+0x320>)
 800203c:	701a      	strb	r2, [r3, #0]

  HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim20);
    ADC_status=HAL_ADC_Start_DMA(&hadc3, ADC3_DMA_sort_ptr->ADC3_DMA_bfr,ADC_DMA_BUFFERSIZE);
 800203e:	4b9d      	ldr	r3, [pc, #628]	; (80022b4 <main+0x32c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002046:	4619      	mov	r1, r3
 8002048:	489b      	ldr	r0, [pc, #620]	; (80022b8 <main+0x330>)
 800204a:	f001 fd2d 	bl	8003aa8 <HAL_ADC_Start_DMA>
 800204e:	4603      	mov	r3, r0
 8002050:	461a      	mov	r2, r3
 8002052:	4b95      	ldr	r3, [pc, #596]	; (80022a8 <main+0x320>)
 8002054:	701a      	strb	r2, [r3, #0]


  if (Offset_1_Calculated==0) // Calculates the mean and standard deviation for the baseline of the signal for the first buffer fill
 8002056:	4b99      	ldr	r3, [pc, #612]	; (80022bc <main+0x334>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d11c      	bne.n	8002098 <main+0x110>
    {
		/* Collects samples to fill the buffer */
		update_ADC1_IN1_FO_biquad_filter();  // Filters channel 1 data
 800205e:	f7ff f993 	bl	8001388 <update_ADC1_IN1_FO_biquad_filter>
		MA_ADC1_IN1_Update(&MovingAverage_ADC1_IN1);  // Fill the buffer with ADC data
 8002062:	4889      	ldr	r0, [pc, #548]	; (8002288 <main+0x300>)
 8002064:	f7fe fdc6 	bl	8000bf4 <MA_ADC1_IN1_Update>

		// Calculate the offset from the filled buffer
		Offset_1 = ADC1_IN1_OffsetCalc(&OffsetCalc_ADC1_IN1);
 8002068:	4895      	ldr	r0, [pc, #596]	; (80022c0 <main+0x338>)
 800206a:	f7ff fad1 	bl	8001610 <ADC1_IN1_OffsetCalc>
 800206e:	eef0 7a40 	vmov.f32	s15, s0
 8002072:	4b94      	ldr	r3, [pc, #592]	; (80022c4 <main+0x33c>)
 8002074:	edc3 7a00 	vstr	s15, [r3]
		Offset_1_Calculated = 1; // Set the flag indicating offset has been calculated
 8002078:	4b90      	ldr	r3, [pc, #576]	; (80022bc <main+0x334>)
 800207a:	2201      	movs	r2, #1
 800207c:	701a      	strb	r2, [r3, #0]

		SD_BL_1 = ADC1_IN1_SD_BL(&SD_BL_ADC1_IN1, Offset_1);
 800207e:	4b91      	ldr	r3, [pc, #580]	; (80022c4 <main+0x33c>)
 8002080:	edd3 7a00 	vldr	s15, [r3]
 8002084:	eeb0 0a67 	vmov.f32	s0, s15
 8002088:	488f      	ldr	r0, [pc, #572]	; (80022c8 <main+0x340>)
 800208a:	f7ff fbe1 	bl	8001850 <ADC1_IN1_SD_BL>
 800208e:	eef0 7a40 	vmov.f32	s15, s0
 8002092:	4b8e      	ldr	r3, [pc, #568]	; (80022cc <main+0x344>)
 8002094:	edc3 7a00 	vstr	s15, [r3]
    }


  if (Offset_2_Calculated==0)
 8002098:	4b8d      	ldr	r3, [pc, #564]	; (80022d0 <main+0x348>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d11c      	bne.n	80020da <main+0x152>
      {
  		/* Collects samples to fill the buffer */
  		update_ADC1_IN2_FO_biquad_filter();  // Filters channel 1 data
 80020a0:	f7ff f9ae 	bl	8001400 <update_ADC1_IN2_FO_biquad_filter>
  		MA_ADC1_IN2_Update(&MovingAverage_ADC1_IN2);  // Fill the buffer with ADC data
 80020a4:	4879      	ldr	r0, [pc, #484]	; (800228c <main+0x304>)
 80020a6:	f7fe fe49 	bl	8000d3c <MA_ADC1_IN2_Update>

  		// Calculate the offset from the filled buffer
  		Offset_2 = ADC1_IN2_OffsetCalc(&OffsetCalc_ADC1_IN2);
 80020aa:	488a      	ldr	r0, [pc, #552]	; (80022d4 <main+0x34c>)
 80020ac:	f7ff fae0 	bl	8001670 <ADC1_IN2_OffsetCalc>
 80020b0:	eef0 7a40 	vmov.f32	s15, s0
 80020b4:	4b88      	ldr	r3, [pc, #544]	; (80022d8 <main+0x350>)
 80020b6:	edc3 7a00 	vstr	s15, [r3]
  		Offset_2_Calculated = 1; // Set the flag indicating offset has been calculated
 80020ba:	4b85      	ldr	r3, [pc, #532]	; (80022d0 <main+0x348>)
 80020bc:	2201      	movs	r2, #1
 80020be:	701a      	strb	r2, [r3, #0]

  		SD_BL_2 = ADC1_IN2_SD_BL(&SD_BL_ADC1_IN2, Offset_2);
 80020c0:	4b85      	ldr	r3, [pc, #532]	; (80022d8 <main+0x350>)
 80020c2:	edd3 7a00 	vldr	s15, [r3]
 80020c6:	eeb0 0a67 	vmov.f32	s0, s15
 80020ca:	4884      	ldr	r0, [pc, #528]	; (80022dc <main+0x354>)
 80020cc:	f7ff fc0c 	bl	80018e8 <ADC1_IN2_SD_BL>
 80020d0:	eef0 7a40 	vmov.f32	s15, s0
 80020d4:	4b82      	ldr	r3, [pc, #520]	; (80022e0 <main+0x358>)
 80020d6:	edc3 7a00 	vstr	s15, [r3]
      }


  if (Offset_3_Calculated==0)
 80020da:	4b82      	ldr	r3, [pc, #520]	; (80022e4 <main+0x35c>)
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d11c      	bne.n	800211c <main+0x194>
      {
  		/* Collects samples to fill the buffer */
  		update_ADC2_IN3_FO_biquad_filter();  // Filters channel 1 data
 80020e2:	f7ff f9c9 	bl	8001478 <update_ADC2_IN3_FO_biquad_filter>
  		MA_ADC2_IN3_Update(&MovingAverage_ADC2_IN3);  // Fill the buffer with ADC data
 80020e6:	486a      	ldr	r0, [pc, #424]	; (8002290 <main+0x308>)
 80020e8:	f7fe fecc 	bl	8000e84 <MA_ADC2_IN3_Update>

  		// Calculate the offset from the filled buffer
  		Offset_3 = ADC2_IN3_OffsetCalc(&OffsetCalc_ADC2_IN3);
 80020ec:	487e      	ldr	r0, [pc, #504]	; (80022e8 <main+0x360>)
 80020ee:	f7ff faef 	bl	80016d0 <ADC2_IN3_OffsetCalc>
 80020f2:	eef0 7a40 	vmov.f32	s15, s0
 80020f6:	4b7d      	ldr	r3, [pc, #500]	; (80022ec <main+0x364>)
 80020f8:	edc3 7a00 	vstr	s15, [r3]
  		Offset_3_Calculated = 1; // Set the flag indicating offset has been calculated
 80020fc:	4b79      	ldr	r3, [pc, #484]	; (80022e4 <main+0x35c>)
 80020fe:	2201      	movs	r2, #1
 8002100:	701a      	strb	r2, [r3, #0]

  		SD_BL_3 = ADC2_IN3_SD_BL(&SD_BL_ADC2_IN3, Offset_3);
 8002102:	4b7a      	ldr	r3, [pc, #488]	; (80022ec <main+0x364>)
 8002104:	edd3 7a00 	vldr	s15, [r3]
 8002108:	eeb0 0a67 	vmov.f32	s0, s15
 800210c:	4878      	ldr	r0, [pc, #480]	; (80022f0 <main+0x368>)
 800210e:	f7ff fc37 	bl	8001980 <ADC2_IN3_SD_BL>
 8002112:	eef0 7a40 	vmov.f32	s15, s0
 8002116:	4b77      	ldr	r3, [pc, #476]	; (80022f4 <main+0x36c>)
 8002118:	edc3 7a00 	vstr	s15, [r3]
      }


  if (Offset_4_Calculated==0)
 800211c:	4b76      	ldr	r3, [pc, #472]	; (80022f8 <main+0x370>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d11c      	bne.n	800215e <main+0x1d6>
       {
   		/* Collects samples to fill the buffer */
   		update_ADC2_IN4_FO_biquad_filter();  // Filters channel 1 data
 8002124:	f7ff f9e4 	bl	80014f0 <update_ADC2_IN4_FO_biquad_filter>
   		MA_ADC2_IN4_Update(&MovingAverage_ADC2_IN4);  // Fill the buffer with ADC data
 8002128:	485a      	ldr	r0, [pc, #360]	; (8002294 <main+0x30c>)
 800212a:	f7fe ff4f 	bl	8000fcc <MA_ADC2_IN4_Update>

   		// Calculate the offset from the filled buffer
   		Offset_4 = ADC2_IN4_OffsetCalc(&OffsetCalc_ADC2_IN4);
 800212e:	4873      	ldr	r0, [pc, #460]	; (80022fc <main+0x374>)
 8002130:	f7ff fafe 	bl	8001730 <ADC2_IN4_OffsetCalc>
 8002134:	eef0 7a40 	vmov.f32	s15, s0
 8002138:	4b71      	ldr	r3, [pc, #452]	; (8002300 <main+0x378>)
 800213a:	edc3 7a00 	vstr	s15, [r3]
   		Offset_4_Calculated = 1; // Set the flag indicating offset has been calculated
 800213e:	4b6e      	ldr	r3, [pc, #440]	; (80022f8 <main+0x370>)
 8002140:	2201      	movs	r2, #1
 8002142:	701a      	strb	r2, [r3, #0]

   		SD_BL_4 = ADC2_IN4_SD_BL(&SD_BL_ADC2_IN4, Offset_4);
 8002144:	4b6e      	ldr	r3, [pc, #440]	; (8002300 <main+0x378>)
 8002146:	edd3 7a00 	vldr	s15, [r3]
 800214a:	eeb0 0a67 	vmov.f32	s0, s15
 800214e:	486d      	ldr	r0, [pc, #436]	; (8002304 <main+0x37c>)
 8002150:	f7ff fc62 	bl	8001a18 <ADC2_IN4_SD_BL>
 8002154:	eef0 7a40 	vmov.f32	s15, s0
 8002158:	4b6b      	ldr	r3, [pc, #428]	; (8002308 <main+0x380>)
 800215a:	edc3 7a00 	vstr	s15, [r3]
       }


  if (Offset_5_Calculated==0)
 800215e:	4b6b      	ldr	r3, [pc, #428]	; (800230c <main+0x384>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d11c      	bne.n	80021a0 <main+0x218>
     {
 		/* Collects samples to fill the buffer */
 		update_ADC3_IN1_FO_biquad_filter();  // Filters channel 1 data
 8002166:	f7ff f9ff 	bl	8001568 <update_ADC3_IN1_FO_biquad_filter>
 		MA_ADC3_IN1_Update(&MovingAverage_ADC3_IN1);  // Fill the buffer with ADC data
 800216a:	484b      	ldr	r0, [pc, #300]	; (8002298 <main+0x310>)
 800216c:	f7fe ffd2 	bl	8001114 <MA_ADC3_IN1_Update>

 		// Calculate the offset from the filled buffer
 		Offset_5 = ADC3_IN1_OffsetCalc(&OffsetCalc_ADC3_IN1);
 8002170:	4867      	ldr	r0, [pc, #412]	; (8002310 <main+0x388>)
 8002172:	f7ff fb0d 	bl	8001790 <ADC3_IN1_OffsetCalc>
 8002176:	eef0 7a40 	vmov.f32	s15, s0
 800217a:	4b66      	ldr	r3, [pc, #408]	; (8002314 <main+0x38c>)
 800217c:	edc3 7a00 	vstr	s15, [r3]
 		Offset_5_Calculated = 1; // Set the flag indicating offset has been calculated
 8002180:	4b62      	ldr	r3, [pc, #392]	; (800230c <main+0x384>)
 8002182:	2201      	movs	r2, #1
 8002184:	701a      	strb	r2, [r3, #0]

 		SD_BL_5 = ADC3_IN1_SD_BL(&SD_BL_ADC3_IN1, Offset_5);
 8002186:	4b63      	ldr	r3, [pc, #396]	; (8002314 <main+0x38c>)
 8002188:	edd3 7a00 	vldr	s15, [r3]
 800218c:	eeb0 0a67 	vmov.f32	s0, s15
 8002190:	4861      	ldr	r0, [pc, #388]	; (8002318 <main+0x390>)
 8002192:	f7ff fc8d 	bl	8001ab0 <ADC3_IN1_SD_BL>
 8002196:	eef0 7a40 	vmov.f32	s15, s0
 800219a:	4b60      	ldr	r3, [pc, #384]	; (800231c <main+0x394>)
 800219c:	edc3 7a00 	vstr	s15, [r3]
     }


  if (Offset_6_Calculated==0)
 80021a0:	4b5f      	ldr	r3, [pc, #380]	; (8002320 <main+0x398>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d11c      	bne.n	80021e2 <main+0x25a>
      {
  		/* Collects samples to fill the buffer */
  		update_ADC3_IN2_FO_biquad_filter();  // Filters channel 1 data
 80021a8:	f7ff fa1a 	bl	80015e0 <update_ADC3_IN2_FO_biquad_filter>
  		MA_ADC3_IN2_Update(&MovingAverage_ADC3_IN2);  // Fill the buffer with ADC data
 80021ac:	483b      	ldr	r0, [pc, #236]	; (800229c <main+0x314>)
 80021ae:	f7ff f855 	bl	800125c <MA_ADC3_IN2_Update>

  		// Calculate the offset from the filled buffer
  		Offset_6 = ADC3_IN2_OffsetCalc(&OffsetCalc_ADC3_IN2);
 80021b2:	485c      	ldr	r0, [pc, #368]	; (8002324 <main+0x39c>)
 80021b4:	f7ff fb1c 	bl	80017f0 <ADC3_IN2_OffsetCalc>
 80021b8:	eef0 7a40 	vmov.f32	s15, s0
 80021bc:	4b5a      	ldr	r3, [pc, #360]	; (8002328 <main+0x3a0>)
 80021be:	edc3 7a00 	vstr	s15, [r3]
  		Offset_6_Calculated = 1; // Set the flag indicating offset has been calculated
 80021c2:	4b57      	ldr	r3, [pc, #348]	; (8002320 <main+0x398>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	701a      	strb	r2, [r3, #0]

  		SD_BL_6 = ADC3_IN2_SD_BL(&SD_BL_ADC3_IN2, Offset_6);
 80021c8:	4b57      	ldr	r3, [pc, #348]	; (8002328 <main+0x3a0>)
 80021ca:	edd3 7a00 	vldr	s15, [r3]
 80021ce:	eeb0 0a67 	vmov.f32	s0, s15
 80021d2:	4856      	ldr	r0, [pc, #344]	; (800232c <main+0x3a4>)
 80021d4:	f7ff fcb8 	bl	8001b48 <ADC3_IN2_SD_BL>
 80021d8:	eef0 7a40 	vmov.f32	s15, s0
 80021dc:	4b54      	ldr	r3, [pc, #336]	; (8002330 <main+0x3a8>)
 80021de:	edc3 7a00 	vstr	s15, [r3]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_ADC1_IN1_FO_biquad_filter();  // Filters channel 1 data
 80021e2:	f7ff f8d1 	bl	8001388 <update_ADC1_IN1_FO_biquad_filter>
	  MA_ADC1_IN1_Update(&MovingAverage_ADC1_IN1);
 80021e6:	4828      	ldr	r0, [pc, #160]	; (8002288 <main+0x300>)
 80021e8:	f7fe fd04 	bl	8000bf4 <MA_ADC1_IN1_Update>
	  for (uint32_t y = 0; y < ADC_DMA_HALFBUFFERSIZE; y++)
 80021ec:	2300      	movs	r3, #0
 80021ee:	617b      	str	r3, [r7, #20]
 80021f0:	e017      	b.n	8002222 <main+0x29a>
	  {
		  MovingAverage_ADC1_IN1.MA_ADC1_IN1_OutBfr[y]  -= Offset_1; // Subtract the stored offset
 80021f2:	4a25      	ldr	r2, [pc, #148]	; (8002288 <main+0x300>)
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	3308      	adds	r3, #8
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	4413      	add	r3, r2
 80021fc:	3304      	adds	r3, #4
 80021fe:	ed93 7a00 	vldr	s14, [r3]
 8002202:	4b30      	ldr	r3, [pc, #192]	; (80022c4 <main+0x33c>)
 8002204:	edd3 7a00 	vldr	s15, [r3]
 8002208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800220c:	4a1e      	ldr	r2, [pc, #120]	; (8002288 <main+0x300>)
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	3308      	adds	r3, #8
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	3304      	adds	r3, #4
 8002218:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t y = 0; y < ADC_DMA_HALFBUFFERSIZE; y++)
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	3301      	adds	r3, #1
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002228:	4293      	cmp	r3, r2
 800222a:	d9e2      	bls.n	80021f2 <main+0x26a>
	  }



	  update_ADC1_IN2_FO_biquad_filter();
 800222c:	f7ff f8e8 	bl	8001400 <update_ADC1_IN2_FO_biquad_filter>
	  MA_ADC1_IN2_Update(&MovingAverage_ADC1_IN2);
 8002230:	4816      	ldr	r0, [pc, #88]	; (800228c <main+0x304>)
 8002232:	f7fe fd83 	bl	8000d3c <MA_ADC1_IN2_Update>
	  for (uint32_t z = 0; z < ADC_DMA_HALFBUFFERSIZE; z++)
 8002236:	2300      	movs	r3, #0
 8002238:	613b      	str	r3, [r7, #16]
 800223a:	e017      	b.n	800226c <main+0x2e4>
	  {
		  MovingAverage_ADC1_IN2.MA_ADC1_IN2_OutBfr[z]  -= Offset_2;
 800223c:	4a13      	ldr	r2, [pc, #76]	; (800228c <main+0x304>)
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	3308      	adds	r3, #8
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	4413      	add	r3, r2
 8002246:	3304      	adds	r3, #4
 8002248:	ed93 7a00 	vldr	s14, [r3]
 800224c:	4b22      	ldr	r3, [pc, #136]	; (80022d8 <main+0x350>)
 800224e:	edd3 7a00 	vldr	s15, [r3]
 8002252:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002256:	4a0d      	ldr	r2, [pc, #52]	; (800228c <main+0x304>)
 8002258:	693b      	ldr	r3, [r7, #16]
 800225a:	3308      	adds	r3, #8
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	4413      	add	r3, r2
 8002260:	3304      	adds	r3, #4
 8002262:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t z = 0; z < ADC_DMA_HALFBUFFERSIZE; z++)
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	3301      	adds	r3, #1
 800226a:	613b      	str	r3, [r7, #16]
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002272:	4293      	cmp	r3, r2
 8002274:	d9e2      	bls.n	800223c <main+0x2b4>
	  }



	  update_ADC2_IN3_FO_biquad_filter();
 8002276:	f7ff f8ff 	bl	8001478 <update_ADC2_IN3_FO_biquad_filter>
	  MA_ADC2_IN3_Update(&MovingAverage_ADC2_IN3);
 800227a:	4805      	ldr	r0, [pc, #20]	; (8002290 <main+0x308>)
 800227c:	f7fe fe02 	bl	8000e84 <MA_ADC2_IN3_Update>
	  for (uint32_t g = 0; g < ADC_DMA_HALFBUFFERSIZE; g++)
 8002280:	2300      	movs	r3, #0
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	e06e      	b.n	8002364 <main+0x3dc>
 8002286:	bf00      	nop
 8002288:	20007ce0 	.word	0x20007ce0
 800228c:	20007f78 	.word	0x20007f78
 8002290:	20008210 	.word	0x20008210
 8002294:	200084a8 	.word	0x200084a8
 8002298:	20008740 	.word	0x20008740
 800229c:	200089d8 	.word	0x200089d8
 80022a0:	20007cd4 	.word	0x20007cd4
 80022a4:	20007954 	.word	0x20007954
 80022a8:	2000ab90 	.word	0x2000ab90
 80022ac:	20007cd8 	.word	0x20007cd8
 80022b0:	200079c0 	.word	0x200079c0
 80022b4:	20007cdc 	.word	0x20007cdc
 80022b8:	20007a2c 	.word	0x20007a2c
 80022bc:	2000abac 	.word	0x2000abac
 80022c0:	20008c70 	.word	0x20008c70
 80022c4:	2000ab94 	.word	0x2000ab94
 80022c8:	20009c00 	.word	0x20009c00
 80022cc:	2000abb4 	.word	0x2000abb4
 80022d0:	2000abad 	.word	0x2000abad
 80022d4:	20008f08 	.word	0x20008f08
 80022d8:	2000ab98 	.word	0x2000ab98
 80022dc:	20009e98 	.word	0x20009e98
 80022e0:	2000abb8 	.word	0x2000abb8
 80022e4:	2000abae 	.word	0x2000abae
 80022e8:	200091a0 	.word	0x200091a0
 80022ec:	2000ab9c 	.word	0x2000ab9c
 80022f0:	2000a130 	.word	0x2000a130
 80022f4:	2000abbc 	.word	0x2000abbc
 80022f8:	2000abaf 	.word	0x2000abaf
 80022fc:	20009438 	.word	0x20009438
 8002300:	2000aba0 	.word	0x2000aba0
 8002304:	2000a3c8 	.word	0x2000a3c8
 8002308:	2000abc0 	.word	0x2000abc0
 800230c:	2000abb0 	.word	0x2000abb0
 8002310:	200096d0 	.word	0x200096d0
 8002314:	2000aba4 	.word	0x2000aba4
 8002318:	2000a660 	.word	0x2000a660
 800231c:	2000abc4 	.word	0x2000abc4
 8002320:	2000abb1 	.word	0x2000abb1
 8002324:	20009968 	.word	0x20009968
 8002328:	2000aba8 	.word	0x2000aba8
 800232c:	2000a8f8 	.word	0x2000a8f8
 8002330:	2000abc8 	.word	0x2000abc8
	  {
		  MovingAverage_ADC2_IN3.MA_ADC2_IN3_OutBfr[g]  -= Offset_3;
 8002334:	4a46      	ldr	r2, [pc, #280]	; (8002450 <main+0x4c8>)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	3308      	adds	r3, #8
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	4413      	add	r3, r2
 800233e:	3304      	adds	r3, #4
 8002340:	ed93 7a00 	vldr	s14, [r3]
 8002344:	4b43      	ldr	r3, [pc, #268]	; (8002454 <main+0x4cc>)
 8002346:	edd3 7a00 	vldr	s15, [r3]
 800234a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800234e:	4a40      	ldr	r2, [pc, #256]	; (8002450 <main+0x4c8>)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	3308      	adds	r3, #8
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	4413      	add	r3, r2
 8002358:	3304      	adds	r3, #4
 800235a:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t g = 0; g < ADC_DMA_HALFBUFFERSIZE; g++)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	3301      	adds	r3, #1
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f240 42e1 	movw	r2, #1249	; 0x4e1
 800236a:	4293      	cmp	r3, r2
 800236c:	d9e2      	bls.n	8002334 <main+0x3ac>
	  }



	  update_ADC2_IN4_FO_biquad_filter();
 800236e:	f7ff f8bf 	bl	80014f0 <update_ADC2_IN4_FO_biquad_filter>
	  MA_ADC2_IN4_Update(&MovingAverage_ADC2_IN4);
 8002372:	4839      	ldr	r0, [pc, #228]	; (8002458 <main+0x4d0>)
 8002374:	f7fe fe2a 	bl	8000fcc <MA_ADC2_IN4_Update>
	  for (uint32_t e = 0; e < ADC_DMA_HALFBUFFERSIZE; e++)
 8002378:	2300      	movs	r3, #0
 800237a:	60bb      	str	r3, [r7, #8]
 800237c:	e017      	b.n	80023ae <main+0x426>
	  {
		  MovingAverage_ADC2_IN4.MA_ADC2_IN4_OutBfr[e]  -= Offset_4;
 800237e:	4a36      	ldr	r2, [pc, #216]	; (8002458 <main+0x4d0>)
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	3308      	adds	r3, #8
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	3304      	adds	r3, #4
 800238a:	ed93 7a00 	vldr	s14, [r3]
 800238e:	4b33      	ldr	r3, [pc, #204]	; (800245c <main+0x4d4>)
 8002390:	edd3 7a00 	vldr	s15, [r3]
 8002394:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002398:	4a2f      	ldr	r2, [pc, #188]	; (8002458 <main+0x4d0>)
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	3308      	adds	r3, #8
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	4413      	add	r3, r2
 80023a2:	3304      	adds	r3, #4
 80023a4:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t e = 0; e < ADC_DMA_HALFBUFFERSIZE; e++)
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	3301      	adds	r3, #1
 80023ac:	60bb      	str	r3, [r7, #8]
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d9e2      	bls.n	800237e <main+0x3f6>
	  }



	  update_ADC3_IN1_FO_biquad_filter();
 80023b8:	f7ff f8d6 	bl	8001568 <update_ADC3_IN1_FO_biquad_filter>
	  MA_ADC3_IN1_Update(&MovingAverage_ADC3_IN1);
 80023bc:	4828      	ldr	r0, [pc, #160]	; (8002460 <main+0x4d8>)
 80023be:	f7fe fea9 	bl	8001114 <MA_ADC3_IN1_Update>
	  for (uint32_t b = 0; b < ADC_DMA_HALFBUFFERSIZE; b++)
 80023c2:	2300      	movs	r3, #0
 80023c4:	607b      	str	r3, [r7, #4]
 80023c6:	e017      	b.n	80023f8 <main+0x470>
	  {
		  MovingAverage_ADC3_IN1.MA_ADC3_IN1_OutBfr[b]  -= Offset_5;
 80023c8:	4a25      	ldr	r2, [pc, #148]	; (8002460 <main+0x4d8>)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	3308      	adds	r3, #8
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	3304      	adds	r3, #4
 80023d4:	ed93 7a00 	vldr	s14, [r3]
 80023d8:	4b22      	ldr	r3, [pc, #136]	; (8002464 <main+0x4dc>)
 80023da:	edd3 7a00 	vldr	s15, [r3]
 80023de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023e2:	4a1f      	ldr	r2, [pc, #124]	; (8002460 <main+0x4d8>)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	3308      	adds	r3, #8
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	3304      	adds	r3, #4
 80023ee:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t b = 0; b < ADC_DMA_HALFBUFFERSIZE; b++)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	3301      	adds	r3, #1
 80023f6:	607b      	str	r3, [r7, #4]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80023fe:	4293      	cmp	r3, r2
 8002400:	d9e2      	bls.n	80023c8 <main+0x440>
	  }



	  update_ADC3_IN2_FO_biquad_filter();
 8002402:	f7ff f8ed 	bl	80015e0 <update_ADC3_IN2_FO_biquad_filter>
	  MA_ADC3_IN2_Update(&MovingAverage_ADC3_IN2);
 8002406:	4818      	ldr	r0, [pc, #96]	; (8002468 <main+0x4e0>)
 8002408:	f7fe ff28 	bl	800125c <MA_ADC3_IN2_Update>
	  for (uint32_t c = 0; c < ADC_DMA_HALFBUFFERSIZE; c++)
 800240c:	2300      	movs	r3, #0
 800240e:	603b      	str	r3, [r7, #0]
 8002410:	e017      	b.n	8002442 <main+0x4ba>
	  	  {
	  		  MovingAverage_ADC3_IN2.MA_ADC3_IN2_OutBfr[c]  -= Offset_6;
 8002412:	4a15      	ldr	r2, [pc, #84]	; (8002468 <main+0x4e0>)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	3308      	adds	r3, #8
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4413      	add	r3, r2
 800241c:	3304      	adds	r3, #4
 800241e:	ed93 7a00 	vldr	s14, [r3]
 8002422:	4b12      	ldr	r3, [pc, #72]	; (800246c <main+0x4e4>)
 8002424:	edd3 7a00 	vldr	s15, [r3]
 8002428:	ee77 7a67 	vsub.f32	s15, s14, s15
 800242c:	4a0e      	ldr	r2, [pc, #56]	; (8002468 <main+0x4e0>)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	3308      	adds	r3, #8
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	4413      	add	r3, r2
 8002436:	3304      	adds	r3, #4
 8002438:	edc3 7a00 	vstr	s15, [r3]
	  for (uint32_t c = 0; c < ADC_DMA_HALFBUFFERSIZE; c++)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	3301      	adds	r3, #1
 8002440:	603b      	str	r3, [r7, #0]
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002448:	4293      	cmp	r3, r2
 800244a:	d9e2      	bls.n	8002412 <main+0x48a>
	  update_ADC1_IN1_FO_biquad_filter();  // Filters channel 1 data
 800244c:	e6c9      	b.n	80021e2 <main+0x25a>
 800244e:	bf00      	nop
 8002450:	20008210 	.word	0x20008210
 8002454:	2000ab9c 	.word	0x2000ab9c
 8002458:	200084a8 	.word	0x200084a8
 800245c:	2000aba0 	.word	0x2000aba0
 8002460:	20008740 	.word	0x20008740
 8002464:	2000aba4 	.word	0x2000aba4
 8002468:	200089d8 	.word	0x200089d8
 800246c:	2000aba8 	.word	0x2000aba8

08002470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b094      	sub	sp, #80	; 0x50
 8002474:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002476:	f107 0318 	add.w	r3, r7, #24
 800247a:	2238      	movs	r2, #56	; 0x38
 800247c:	2100      	movs	r1, #0
 800247e:	4618      	mov	r0, r3
 8002480:	f004 fcc4 	bl	8006e0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002484:	1d3b      	adds	r3, r7, #4
 8002486:	2200      	movs	r2, #0
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	605a      	str	r2, [r3, #4]
 800248c:	609a      	str	r2, [r3, #8]
 800248e:	60da      	str	r2, [r3, #12]
 8002490:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002492:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002496:	f002 ffef 	bl	8005478 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800249a:	2301      	movs	r3, #1
 800249c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800249e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024a4:	2302      	movs	r3, #2
 80024a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024a8:	2303      	movs	r3, #3
 80024aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80024ac:	2301      	movs	r3, #1
 80024ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 80024b0:	2308      	movs	r3, #8
 80024b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024b4:	2302      	movs	r3, #2
 80024b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80024b8:	2302      	movs	r3, #2
 80024ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80024bc:	2302      	movs	r3, #2
 80024be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024c0:	f107 0318 	add.w	r3, r7, #24
 80024c4:	4618      	mov	r0, r3
 80024c6:	f003 f88b 	bl	80055e0 <HAL_RCC_OscConfig>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80024d0:	f000 fc0a 	bl	8002ce8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024d4:	230f      	movs	r3, #15
 80024d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024d8:	2303      	movs	r3, #3
 80024da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024dc:	2300      	movs	r3, #0
 80024de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024e0:	2300      	movs	r3, #0
 80024e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024e8:	1d3b      	adds	r3, r7, #4
 80024ea:	2102      	movs	r1, #2
 80024ec:	4618      	mov	r0, r3
 80024ee:	f003 fb89 	bl	8005c04 <HAL_RCC_ClockConfig>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80024f8:	f000 fbf6 	bl	8002ce8 <Error_Handler>
  }
}
 80024fc:	bf00      	nop
 80024fe:	3750      	adds	r7, #80	; 0x50
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}

08002504 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08c      	sub	sp, #48	; 0x30
 8002508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800250a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800250e:	2200      	movs	r2, #0
 8002510:	601a      	str	r2, [r3, #0]
 8002512:	605a      	str	r2, [r3, #4]
 8002514:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002516:	1d3b      	adds	r3, r7, #4
 8002518:	2220      	movs	r2, #32
 800251a:	2100      	movs	r1, #0
 800251c:	4618      	mov	r0, r3
 800251e:	f004 fc75 	bl	8006e0c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002522:	4b3a      	ldr	r3, [pc, #232]	; (800260c <MX_ADC1_Init+0x108>)
 8002524:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002528:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800252a:	4b38      	ldr	r3, [pc, #224]	; (800260c <MX_ADC1_Init+0x108>)
 800252c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002530:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002532:	4b36      	ldr	r3, [pc, #216]	; (800260c <MX_ADC1_Init+0x108>)
 8002534:	2200      	movs	r2, #0
 8002536:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002538:	4b34      	ldr	r3, [pc, #208]	; (800260c <MX_ADC1_Init+0x108>)
 800253a:	2200      	movs	r2, #0
 800253c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800253e:	4b33      	ldr	r3, [pc, #204]	; (800260c <MX_ADC1_Init+0x108>)
 8002540:	2200      	movs	r2, #0
 8002542:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002544:	4b31      	ldr	r3, [pc, #196]	; (800260c <MX_ADC1_Init+0x108>)
 8002546:	2201      	movs	r2, #1
 8002548:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800254a:	4b30      	ldr	r3, [pc, #192]	; (800260c <MX_ADC1_Init+0x108>)
 800254c:	2204      	movs	r2, #4
 800254e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002550:	4b2e      	ldr	r3, [pc, #184]	; (800260c <MX_ADC1_Init+0x108>)
 8002552:	2200      	movs	r2, #0
 8002554:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002556:	4b2d      	ldr	r3, [pc, #180]	; (800260c <MX_ADC1_Init+0x108>)
 8002558:	2200      	movs	r2, #0
 800255a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 800255c:	4b2b      	ldr	r3, [pc, #172]	; (800260c <MX_ADC1_Init+0x108>)
 800255e:	2202      	movs	r2, #2
 8002560:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002562:	4b2a      	ldr	r3, [pc, #168]	; (800260c <MX_ADC1_Init+0x108>)
 8002564:	2200      	movs	r2, #0
 8002566:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 800256a:	4b28      	ldr	r3, [pc, #160]	; (800260c <MX_ADC1_Init+0x108>)
 800256c:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 8002570:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002572:	4b26      	ldr	r3, [pc, #152]	; (800260c <MX_ADC1_Init+0x108>)
 8002574:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002578:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800257a:	4b24      	ldr	r3, [pc, #144]	; (800260c <MX_ADC1_Init+0x108>)
 800257c:	2201      	movs	r2, #1
 800257e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002582:	4b22      	ldr	r3, [pc, #136]	; (800260c <MX_ADC1_Init+0x108>)
 8002584:	2200      	movs	r2, #0
 8002586:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002588:	4b20      	ldr	r3, [pc, #128]	; (800260c <MX_ADC1_Init+0x108>)
 800258a:	2200      	movs	r2, #0
 800258c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002590:	481e      	ldr	r0, [pc, #120]	; (800260c <MX_ADC1_Init+0x108>)
 8002592:	f001 f8db 	bl	800374c <HAL_ADC_Init>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 800259c:	f000 fba4 	bl	8002ce8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80025a0:	2300      	movs	r3, #0
 80025a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80025a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025a8:	4619      	mov	r1, r3
 80025aa:	4818      	ldr	r0, [pc, #96]	; (800260c <MX_ADC1_Init+0x108>)
 80025ac:	f002 f8cc 	bl	8004748 <HAL_ADCEx_MultiModeConfigChannel>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80025b6:	f000 fb97 	bl	8002ce8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80025ba:	4b15      	ldr	r3, [pc, #84]	; (8002610 <MX_ADC1_Init+0x10c>)
 80025bc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80025be:	2306      	movs	r3, #6
 80025c0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80025c2:	2305      	movs	r3, #5
 80025c4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80025c6:	237f      	movs	r3, #127	; 0x7f
 80025c8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80025ca:	2304      	movs	r3, #4
 80025cc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80025ce:	2300      	movs	r3, #0
 80025d0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025d2:	1d3b      	adds	r3, r7, #4
 80025d4:	4619      	mov	r1, r3
 80025d6:	480d      	ldr	r0, [pc, #52]	; (800260c <MX_ADC1_Init+0x108>)
 80025d8:	f001 fb3a 	bl	8003c50 <HAL_ADC_ConfigChannel>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80025e2:	f000 fb81 	bl	8002ce8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80025e6:	4b0b      	ldr	r3, [pc, #44]	; (8002614 <MX_ADC1_Init+0x110>)
 80025e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80025ea:	230c      	movs	r3, #12
 80025ec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025ee:	1d3b      	adds	r3, r7, #4
 80025f0:	4619      	mov	r1, r3
 80025f2:	4806      	ldr	r0, [pc, #24]	; (800260c <MX_ADC1_Init+0x108>)
 80025f4:	f001 fb2c 	bl	8003c50 <HAL_ADC_ConfigChannel>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80025fe:	f000 fb73 	bl	8002ce8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002602:	bf00      	nop
 8002604:	3730      	adds	r7, #48	; 0x30
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	20007954 	.word	0x20007954
 8002610:	04300002 	.word	0x04300002
 8002614:	08600004 	.word	0x08600004

08002618 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b088      	sub	sp, #32
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800261e:	463b      	mov	r3, r7
 8002620:	2220      	movs	r2, #32
 8002622:	2100      	movs	r1, #0
 8002624:	4618      	mov	r0, r3
 8002626:	f004 fbf1 	bl	8006e0c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800262a:	4b33      	ldr	r3, [pc, #204]	; (80026f8 <MX_ADC2_Init+0xe0>)
 800262c:	4a33      	ldr	r2, [pc, #204]	; (80026fc <MX_ADC2_Init+0xe4>)
 800262e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002630:	4b31      	ldr	r3, [pc, #196]	; (80026f8 <MX_ADC2_Init+0xe0>)
 8002632:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002636:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002638:	4b2f      	ldr	r3, [pc, #188]	; (80026f8 <MX_ADC2_Init+0xe0>)
 800263a:	2200      	movs	r2, #0
 800263c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800263e:	4b2e      	ldr	r3, [pc, #184]	; (80026f8 <MX_ADC2_Init+0xe0>)
 8002640:	2200      	movs	r2, #0
 8002642:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8002644:	4b2c      	ldr	r3, [pc, #176]	; (80026f8 <MX_ADC2_Init+0xe0>)
 8002646:	2200      	movs	r2, #0
 8002648:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800264a:	4b2b      	ldr	r3, [pc, #172]	; (80026f8 <MX_ADC2_Init+0xe0>)
 800264c:	2201      	movs	r2, #1
 800264e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002650:	4b29      	ldr	r3, [pc, #164]	; (80026f8 <MX_ADC2_Init+0xe0>)
 8002652:	2204      	movs	r2, #4
 8002654:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8002656:	4b28      	ldr	r3, [pc, #160]	; (80026f8 <MX_ADC2_Init+0xe0>)
 8002658:	2200      	movs	r2, #0
 800265a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800265c:	4b26      	ldr	r3, [pc, #152]	; (80026f8 <MX_ADC2_Init+0xe0>)
 800265e:	2200      	movs	r2, #0
 8002660:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8002662:	4b25      	ldr	r3, [pc, #148]	; (80026f8 <MX_ADC2_Init+0xe0>)
 8002664:	2202      	movs	r2, #2
 8002666:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002668:	4b23      	ldr	r3, [pc, #140]	; (80026f8 <MX_ADC2_Init+0xe0>)
 800266a:	2200      	movs	r2, #0
 800266c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T7_TRGO;
 8002670:	4b21      	ldr	r3, [pc, #132]	; (80026f8 <MX_ADC2_Init+0xe0>)
 8002672:	f44f 62f8 	mov.w	r2, #1984	; 0x7c0
 8002676:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002678:	4b1f      	ldr	r3, [pc, #124]	; (80026f8 <MX_ADC2_Init+0xe0>)
 800267a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800267e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8002680:	4b1d      	ldr	r3, [pc, #116]	; (80026f8 <MX_ADC2_Init+0xe0>)
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002688:	4b1b      	ldr	r3, [pc, #108]	; (80026f8 <MX_ADC2_Init+0xe0>)
 800268a:	2200      	movs	r2, #0
 800268c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800268e:	4b1a      	ldr	r3, [pc, #104]	; (80026f8 <MX_ADC2_Init+0xe0>)
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002696:	4818      	ldr	r0, [pc, #96]	; (80026f8 <MX_ADC2_Init+0xe0>)
 8002698:	f001 f858 	bl	800374c <HAL_ADC_Init>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 80026a2:	f000 fb21 	bl	8002ce8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80026a6:	4b16      	ldr	r3, [pc, #88]	; (8002700 <MX_ADC2_Init+0xe8>)
 80026a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80026aa:	2306      	movs	r3, #6
 80026ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80026ae:	2305      	movs	r3, #5
 80026b0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80026b2:	237f      	movs	r3, #127	; 0x7f
 80026b4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80026b6:	2304      	movs	r3, #4
 80026b8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80026ba:	2300      	movs	r3, #0
 80026bc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80026be:	463b      	mov	r3, r7
 80026c0:	4619      	mov	r1, r3
 80026c2:	480d      	ldr	r0, [pc, #52]	; (80026f8 <MX_ADC2_Init+0xe0>)
 80026c4:	f001 fac4 	bl	8003c50 <HAL_ADC_ConfigChannel>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 80026ce:	f000 fb0b 	bl	8002ce8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80026d2:	4b0c      	ldr	r3, [pc, #48]	; (8002704 <MX_ADC2_Init+0xec>)
 80026d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80026d6:	230c      	movs	r3, #12
 80026d8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80026da:	463b      	mov	r3, r7
 80026dc:	4619      	mov	r1, r3
 80026de:	4806      	ldr	r0, [pc, #24]	; (80026f8 <MX_ADC2_Init+0xe0>)
 80026e0:	f001 fab6 	bl	8003c50 <HAL_ADC_ConfigChannel>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 80026ea:	f000 fafd 	bl	8002ce8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80026ee:	bf00      	nop
 80026f0:	3720      	adds	r7, #32
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	200079c0 	.word	0x200079c0
 80026fc:	50000100 	.word	0x50000100
 8002700:	0c900008 	.word	0x0c900008
 8002704:	10c00010 	.word	0x10c00010

08002708 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b088      	sub	sp, #32
 800270c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800270e:	463b      	mov	r3, r7
 8002710:	2220      	movs	r2, #32
 8002712:	2100      	movs	r1, #0
 8002714:	4618      	mov	r0, r3
 8002716:	f004 fb79 	bl	8006e0c <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800271a:	4b33      	ldr	r3, [pc, #204]	; (80027e8 <MX_ADC3_Init+0xe0>)
 800271c:	4a33      	ldr	r2, [pc, #204]	; (80027ec <MX_ADC3_Init+0xe4>)
 800271e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002720:	4b31      	ldr	r3, [pc, #196]	; (80027e8 <MX_ADC3_Init+0xe0>)
 8002722:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002726:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002728:	4b2f      	ldr	r3, [pc, #188]	; (80027e8 <MX_ADC3_Init+0xe0>)
 800272a:	2200      	movs	r2, #0
 800272c:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800272e:	4b2e      	ldr	r3, [pc, #184]	; (80027e8 <MX_ADC3_Init+0xe0>)
 8002730:	2200      	movs	r2, #0
 8002732:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8002734:	4b2c      	ldr	r3, [pc, #176]	; (80027e8 <MX_ADC3_Init+0xe0>)
 8002736:	2200      	movs	r2, #0
 8002738:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800273a:	4b2b      	ldr	r3, [pc, #172]	; (80027e8 <MX_ADC3_Init+0xe0>)
 800273c:	2201      	movs	r2, #1
 800273e:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002740:	4b29      	ldr	r3, [pc, #164]	; (80027e8 <MX_ADC3_Init+0xe0>)
 8002742:	2204      	movs	r2, #4
 8002744:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8002746:	4b28      	ldr	r3, [pc, #160]	; (80027e8 <MX_ADC3_Init+0xe0>)
 8002748:	2200      	movs	r2, #0
 800274a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800274c:	4b26      	ldr	r3, [pc, #152]	; (80027e8 <MX_ADC3_Init+0xe0>)
 800274e:	2200      	movs	r2, #0
 8002750:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 2;
 8002752:	4b25      	ldr	r3, [pc, #148]	; (80027e8 <MX_ADC3_Init+0xe0>)
 8002754:	2202      	movs	r2, #2
 8002756:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002758:	4b23      	ldr	r3, [pc, #140]	; (80027e8 <MX_ADC3_Init+0xe0>)
 800275a:	2200      	movs	r2, #0
 800275c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T20_TRGO;
 8002760:	4b21      	ldr	r3, [pc, #132]	; (80027e8 <MX_ADC3_Init+0xe0>)
 8002762:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8002766:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002768:	4b1f      	ldr	r3, [pc, #124]	; (80027e8 <MX_ADC3_Init+0xe0>)
 800276a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800276e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8002770:	4b1d      	ldr	r3, [pc, #116]	; (80027e8 <MX_ADC3_Init+0xe0>)
 8002772:	2201      	movs	r2, #1
 8002774:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002778:	4b1b      	ldr	r3, [pc, #108]	; (80027e8 <MX_ADC3_Init+0xe0>)
 800277a:	2200      	movs	r2, #0
 800277c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 800277e:	4b1a      	ldr	r3, [pc, #104]	; (80027e8 <MX_ADC3_Init+0xe0>)
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002786:	4818      	ldr	r0, [pc, #96]	; (80027e8 <MX_ADC3_Init+0xe0>)
 8002788:	f000 ffe0 	bl	800374c <HAL_ADC_Init>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8002792:	f000 faa9 	bl	8002ce8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002796:	4b16      	ldr	r3, [pc, #88]	; (80027f0 <MX_ADC3_Init+0xe8>)
 8002798:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800279a:	2306      	movs	r3, #6
 800279c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800279e:	2305      	movs	r3, #5
 80027a0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80027a2:	237f      	movs	r3, #127	; 0x7f
 80027a4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80027a6:	2304      	movs	r3, #4
 80027a8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80027aa:	2300      	movs	r3, #0
 80027ac:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80027ae:	463b      	mov	r3, r7
 80027b0:	4619      	mov	r1, r3
 80027b2:	480d      	ldr	r0, [pc, #52]	; (80027e8 <MX_ADC3_Init+0xe0>)
 80027b4:	f001 fa4c 	bl	8003c50 <HAL_ADC_ConfigChannel>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <MX_ADC3_Init+0xba>
  {
    Error_Handler();
 80027be:	f000 fa93 	bl	8002ce8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80027c2:	4b0c      	ldr	r3, [pc, #48]	; (80027f4 <MX_ADC3_Init+0xec>)
 80027c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80027c6:	230c      	movs	r3, #12
 80027c8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80027ca:	463b      	mov	r3, r7
 80027cc:	4619      	mov	r1, r3
 80027ce:	4806      	ldr	r0, [pc, #24]	; (80027e8 <MX_ADC3_Init+0xe0>)
 80027d0:	f001 fa3e 	bl	8003c50 <HAL_ADC_ConfigChannel>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <MX_ADC3_Init+0xd6>
  {
    Error_Handler();
 80027da:	f000 fa85 	bl	8002ce8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80027de:	bf00      	nop
 80027e0:	3720      	adds	r7, #32
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20007a2c 	.word	0x20007a2c
 80027ec:	50000400 	.word	0x50000400
 80027f0:	04300002 	.word	0x04300002
 80027f4:	08600004 	.word	0x08600004

080027f8 <MX_FMAC_Init>:
  * @brief FMAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMAC_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE END FMAC_Init 0 */

  /* USER CODE BEGIN FMAC_Init 1 */

  /* USER CODE END FMAC_Init 1 */
  hfmac.Instance = FMAC;
 80027fc:	4b06      	ldr	r3, [pc, #24]	; (8002818 <MX_FMAC_Init+0x20>)
 80027fe:	4a07      	ldr	r2, [pc, #28]	; (800281c <MX_FMAC_Init+0x24>)
 8002800:	601a      	str	r2, [r3, #0]
  if (HAL_FMAC_Init(&hfmac) != HAL_OK)
 8002802:	4805      	ldr	r0, [pc, #20]	; (8002818 <MX_FMAC_Init+0x20>)
 8002804:	f002 fc0a 	bl	800501c <HAL_FMAC_Init>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	d001      	beq.n	8002812 <MX_FMAC_Init+0x1a>
  {
    Error_Handler();
 800280e:	f000 fa6b 	bl	8002ce8 <Error_Handler>
  }
  /* USER CODE BEGIN FMAC_Init 2 */

  /* USER CODE END FMAC_Init 2 */

}
 8002812:	bf00      	nop
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20007bb8 	.word	0x20007bb8
 800281c:	40021400 	.word	0x40021400

08002820 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002826:	1d3b      	adds	r3, r7, #4
 8002828:	2200      	movs	r2, #0
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	605a      	str	r2, [r3, #4]
 800282e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002830:	4b14      	ldr	r3, [pc, #80]	; (8002884 <MX_TIM6_Init+0x64>)
 8002832:	4a15      	ldr	r2, [pc, #84]	; (8002888 <MX_TIM6_Init+0x68>)
 8002834:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8-1;
 8002836:	4b13      	ldr	r3, [pc, #76]	; (8002884 <MX_TIM6_Init+0x64>)
 8002838:	2207      	movs	r2, #7
 800283a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800283c:	4b11      	ldr	r3, [pc, #68]	; (8002884 <MX_TIM6_Init+0x64>)
 800283e:	2200      	movs	r2, #0
 8002840:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 7;
 8002842:	4b10      	ldr	r3, [pc, #64]	; (8002884 <MX_TIM6_Init+0x64>)
 8002844:	2207      	movs	r2, #7
 8002846:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002848:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <MX_TIM6_Init+0x64>)
 800284a:	2200      	movs	r2, #0
 800284c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800284e:	480d      	ldr	r0, [pc, #52]	; (8002884 <MX_TIM6_Init+0x64>)
 8002850:	f003 fdf4 	bl	800643c <HAL_TIM_Base_Init>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800285a:	f000 fa45 	bl	8002ce8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800285e:	2320      	movs	r3, #32
 8002860:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002866:	1d3b      	adds	r3, r7, #4
 8002868:	4619      	mov	r1, r3
 800286a:	4806      	ldr	r0, [pc, #24]	; (8002884 <MX_TIM6_Init+0x64>)
 800286c:	f004 f878 	bl	8006960 <HAL_TIMEx_MasterConfigSynchronization>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002876:	f000 fa37 	bl	8002ce8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800287a:	bf00      	nop
 800287c:	3710      	adds	r7, #16
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20007bf0 	.word	0x20007bf0
 8002888:	40001000 	.word	0x40001000

0800288c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002892:	1d3b      	adds	r3, r7, #4
 8002894:	2200      	movs	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800289c:	4b14      	ldr	r3, [pc, #80]	; (80028f0 <MX_TIM7_Init+0x64>)
 800289e:	4a15      	ldr	r2, [pc, #84]	; (80028f4 <MX_TIM7_Init+0x68>)
 80028a0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8-1;
 80028a2:	4b13      	ldr	r3, [pc, #76]	; (80028f0 <MX_TIM7_Init+0x64>)
 80028a4:	2207      	movs	r2, #7
 80028a6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a8:	4b11      	ldr	r3, [pc, #68]	; (80028f0 <MX_TIM7_Init+0x64>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 7;
 80028ae:	4b10      	ldr	r3, [pc, #64]	; (80028f0 <MX_TIM7_Init+0x64>)
 80028b0:	2207      	movs	r2, #7
 80028b2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028b4:	4b0e      	ldr	r3, [pc, #56]	; (80028f0 <MX_TIM7_Init+0x64>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80028ba:	480d      	ldr	r0, [pc, #52]	; (80028f0 <MX_TIM7_Init+0x64>)
 80028bc:	f003 fdbe 	bl	800643c <HAL_TIM_Base_Init>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80028c6:	f000 fa0f 	bl	8002ce8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80028ca:	2320      	movs	r3, #32
 80028cc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028ce:	2300      	movs	r3, #0
 80028d0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80028d2:	1d3b      	adds	r3, r7, #4
 80028d4:	4619      	mov	r1, r3
 80028d6:	4806      	ldr	r0, [pc, #24]	; (80028f0 <MX_TIM7_Init+0x64>)
 80028d8:	f004 f842 	bl	8006960 <HAL_TIMEx_MasterConfigSynchronization>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80028e2:	f000 fa01 	bl	8002ce8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80028e6:	bf00      	nop
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20007c3c 	.word	0x20007c3c
 80028f4:	40001400 	.word	0x40001400

080028f8 <MX_TIM20_Init>:
  * @brief TIM20 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM20_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b088      	sub	sp, #32
 80028fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80028fe:	f107 030c 	add.w	r3, r7, #12
 8002902:	2200      	movs	r2, #0
 8002904:	601a      	str	r2, [r3, #0]
 8002906:	605a      	str	r2, [r3, #4]
 8002908:	609a      	str	r2, [r3, #8]
 800290a:	60da      	str	r2, [r3, #12]
 800290c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800290e:	463b      	mov	r3, r7
 8002910:	2200      	movs	r2, #0
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	605a      	str	r2, [r3, #4]
 8002916:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 8002918:	4b1f      	ldr	r3, [pc, #124]	; (8002998 <MX_TIM20_Init+0xa0>)
 800291a:	4a20      	ldr	r2, [pc, #128]	; (800299c <MX_TIM20_Init+0xa4>)
 800291c:	601a      	str	r2, [r3, #0]
  htim20.Init.Prescaler = 8-1;
 800291e:	4b1e      	ldr	r3, [pc, #120]	; (8002998 <MX_TIM20_Init+0xa0>)
 8002920:	2207      	movs	r2, #7
 8002922:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002924:	4b1c      	ldr	r3, [pc, #112]	; (8002998 <MX_TIM20_Init+0xa0>)
 8002926:	2200      	movs	r2, #0
 8002928:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 7;
 800292a:	4b1b      	ldr	r3, [pc, #108]	; (8002998 <MX_TIM20_Init+0xa0>)
 800292c:	2207      	movs	r2, #7
 800292e:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002930:	4b19      	ldr	r3, [pc, #100]	; (8002998 <MX_TIM20_Init+0xa0>)
 8002932:	2200      	movs	r2, #0
 8002934:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 8002936:	4b18      	ldr	r3, [pc, #96]	; (8002998 <MX_TIM20_Init+0xa0>)
 8002938:	2200      	movs	r2, #0
 800293a:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800293c:	4b16      	ldr	r3, [pc, #88]	; (8002998 <MX_TIM20_Init+0xa0>)
 800293e:	2200      	movs	r2, #0
 8002940:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8002942:	4815      	ldr	r0, [pc, #84]	; (8002998 <MX_TIM20_Init+0xa0>)
 8002944:	f003 fd7a 	bl	800643c <HAL_TIM_Base_Init>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <MX_TIM20_Init+0x5a>
  {
    Error_Handler();
 800294e:	f000 f9cb 	bl	8002ce8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8002956:	2300      	movs	r3, #0
 8002958:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim20, &sSlaveConfig) != HAL_OK)
 800295a:	f107 030c 	add.w	r3, r7, #12
 800295e:	4619      	mov	r1, r3
 8002960:	480d      	ldr	r0, [pc, #52]	; (8002998 <MX_TIM20_Init+0xa0>)
 8002962:	f003 fdc2 	bl	80064ea <HAL_TIM_SlaveConfigSynchro>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <MX_TIM20_Init+0x78>
  {
    Error_Handler();
 800296c:	f000 f9bc 	bl	8002ce8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002970:	2320      	movs	r3, #32
 8002972:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002974:	2300      	movs	r3, #0
 8002976:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002978:	2300      	movs	r3, #0
 800297a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 800297c:	463b      	mov	r3, r7
 800297e:	4619      	mov	r1, r3
 8002980:	4805      	ldr	r0, [pc, #20]	; (8002998 <MX_TIM20_Init+0xa0>)
 8002982:	f003 ffed 	bl	8006960 <HAL_TIMEx_MasterConfigSynchronization>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <MX_TIM20_Init+0x98>
  {
    Error_Handler();
 800298c:	f000 f9ac 	bl	8002ce8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 8002990:	bf00      	nop
 8002992:	3720      	adds	r7, #32
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	20007c88 	.word	0x20007c88
 800299c:	40015000 	.word	0x40015000

080029a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80029a6:	4b20      	ldr	r3, [pc, #128]	; (8002a28 <MX_DMA_Init+0x88>)
 80029a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029aa:	4a1f      	ldr	r2, [pc, #124]	; (8002a28 <MX_DMA_Init+0x88>)
 80029ac:	f043 0304 	orr.w	r3, r3, #4
 80029b0:	6493      	str	r3, [r2, #72]	; 0x48
 80029b2:	4b1d      	ldr	r3, [pc, #116]	; (8002a28 <MX_DMA_Init+0x88>)
 80029b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029b6:	f003 0304 	and.w	r3, r3, #4
 80029ba:	60fb      	str	r3, [r7, #12]
 80029bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029be:	4b1a      	ldr	r3, [pc, #104]	; (8002a28 <MX_DMA_Init+0x88>)
 80029c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029c2:	4a19      	ldr	r2, [pc, #100]	; (8002a28 <MX_DMA_Init+0x88>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	6493      	str	r3, [r2, #72]	; 0x48
 80029ca:	4b17      	ldr	r3, [pc, #92]	; (8002a28 <MX_DMA_Init+0x88>)
 80029cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	60bb      	str	r3, [r7, #8]
 80029d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80029d6:	4b14      	ldr	r3, [pc, #80]	; (8002a28 <MX_DMA_Init+0x88>)
 80029d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029da:	4a13      	ldr	r2, [pc, #76]	; (8002a28 <MX_DMA_Init+0x88>)
 80029dc:	f043 0302 	orr.w	r3, r3, #2
 80029e0:	6493      	str	r3, [r2, #72]	; 0x48
 80029e2:	4b11      	ldr	r3, [pc, #68]	; (8002a28 <MX_DMA_Init+0x88>)
 80029e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	607b      	str	r3, [r7, #4]
 80029ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80029ee:	2200      	movs	r2, #0
 80029f0:	2100      	movs	r1, #0
 80029f2:	200b      	movs	r0, #11
 80029f4:	f002 f86b 	bl	8004ace <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80029f8:	200b      	movs	r0, #11
 80029fa:	f002 f882 	bl	8004b02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80029fe:	2200      	movs	r2, #0
 8002a00:	2100      	movs	r1, #0
 8002a02:	2010      	movs	r0, #16
 8002a04:	f002 f863 	bl	8004ace <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8002a08:	2010      	movs	r0, #16
 8002a0a:	f002 f87a 	bl	8004b02 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2100      	movs	r1, #0
 8002a12:	2038      	movs	r0, #56	; 0x38
 8002a14:	f002 f85b 	bl	8004ace <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8002a18:	2038      	movs	r0, #56	; 0x38
 8002a1a:	f002 f872 	bl	8004b02 <HAL_NVIC_EnableIRQ>

}
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40021000 	.word	0x40021000

08002a2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a32:	4b1b      	ldr	r3, [pc, #108]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a36:	4a1a      	ldr	r2, [pc, #104]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a38:	f043 0320 	orr.w	r3, r3, #32
 8002a3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a3e:	4b18      	ldr	r3, [pc, #96]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a42:	f003 0320 	and.w	r3, r3, #32
 8002a46:	60fb      	str	r3, [r7, #12]
 8002a48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4a:	4b15      	ldr	r3, [pc, #84]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a4e:	4a14      	ldr	r2, [pc, #80]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a50:	f043 0301 	orr.w	r3, r3, #1
 8002a54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a56:	4b12      	ldr	r3, [pc, #72]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	60bb      	str	r3, [r7, #8]
 8002a60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a62:	4b0f      	ldr	r3, [pc, #60]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a66:	4a0e      	ldr	r2, [pc, #56]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a68:	f043 0302 	orr.w	r3, r3, #2
 8002a6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a6e:	4b0c      	ldr	r3, [pc, #48]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	607b      	str	r3, [r7, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a7a:	4b09      	ldr	r3, [pc, #36]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a7e:	4a08      	ldr	r2, [pc, #32]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a80:	f043 0310 	orr.w	r3, r3, #16
 8002a84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a86:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <MX_GPIO_Init+0x74>)
 8002a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a8a:	f003 0310 	and.w	r3, r3, #16
 8002a8e:	603b      	str	r3, [r7, #0]
 8002a90:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002a92:	bf00      	nop
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	40021000 	.word	0x40021000

08002aa4 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void                    HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)   // Fires when the upper half of the DMA buffer is filled
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
	 if (hadc->Instance == ADC1)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ab4:	d123      	bne.n	8002afe <HAL_ADC_ConvHalfCpltCallback+0x5a>
	   {
	        ADC1_DMA_sort_uhb(); // Handles the upper half of the DMA buffer
 8002ab6:	f7ff f893 	bl	8001be0 <ADC1_DMA_sort_uhb>

	        ADC1_DMA_sort_ptr->ADC1_DMA_mon=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[ADC_DMA_QUATERBUFFERSIZE];  // Monitors one of the DMA buffer registers in the upper half of the buffer
 8002aba:	4b3c      	ldr	r3, [pc, #240]	; (8002bac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a3b      	ldr	r2, [pc, #236]	; (8002bac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8002ac0:	6812      	ldr	r2, [r2, #0]
 8002ac2:	f8d3 39c4 	ldr.w	r3, [r3, #2500]	; 0x9c4
 8002ac6:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002aca:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
	        ADC1_DMA_sort_ptr->ADC1_IN1_mon=ADC1_DMA_sort_ptr->ADC1_IN1_bfr[ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN1 data buffer registers in the upper half of the buffer
 8002ace:	4b37      	ldr	r3, [pc, #220]	; (8002bac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a36      	ldr	r2, [pc, #216]	; (8002bac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8002ad4:	6812      	ldr	r2, [r2, #0]
 8002ad6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002ada:	f8d3 3bf4 	ldr.w	r3, [r3, #3060]	; 0xbf4
 8002ade:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8002ae2:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
	        ADC1_DMA_sort_ptr->ADC1_IN2_mon=ADC1_DMA_sort_ptr->ADC1_IN2_bfr[ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN2 data buffer registers in the upper half of the buffer
 8002ae6:	4b31      	ldr	r3, [pc, #196]	; (8002bac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a30      	ldr	r2, [pc, #192]	; (8002bac <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8002aec:	6812      	ldr	r2, [r2, #0]
 8002aee:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8002af2:	f8d3 3f80 	ldr.w	r3, [r3, #3968]	; 0xf80
 8002af6:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8002afa:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
	   }


	 if (hadc->Instance == ADC2)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a2b      	ldr	r2, [pc, #172]	; (8002bb0 <HAL_ADC_ConvHalfCpltCallback+0x10c>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d123      	bne.n	8002b50 <HAL_ADC_ConvHalfCpltCallback+0xac>

	   {
		    ADC2_DMA_sort_uhb(); 
 8002b08:	f7ff f906 	bl	8001d18 <ADC2_DMA_sort_uhb>

		    ADC2_DMA_sort_ptr->ADC2_DMA_mon=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[ADC_DMA_QUATERBUFFERSIZE];
 8002b0c:	4b29      	ldr	r3, [pc, #164]	; (8002bb4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a28      	ldr	r2, [pc, #160]	; (8002bb4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8002b12:	6812      	ldr	r2, [r2, #0]
 8002b14:	f8d3 39c4 	ldr.w	r3, [r3, #2500]	; 0x9c4
 8002b18:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002b1c:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
		    ADC2_DMA_sort_ptr->ADC2_IN3_mon=ADC2_DMA_sort_ptr->ADC2_IN3_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 8002b20:	4b24      	ldr	r3, [pc, #144]	; (8002bb4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a23      	ldr	r2, [pc, #140]	; (8002bb4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8002b26:	6812      	ldr	r2, [r2, #0]
 8002b28:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002b2c:	f8d3 3bf4 	ldr.w	r3, [r3, #3060]	; 0xbf4
 8002b30:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8002b34:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
		    ADC2_DMA_sort_ptr->ADC2_IN4_mon=ADC2_DMA_sort_ptr->ADC2_IN4_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 8002b38:	4b1e      	ldr	r3, [pc, #120]	; (8002bb4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a1d      	ldr	r2, [pc, #116]	; (8002bb4 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8002b3e:	6812      	ldr	r2, [r2, #0]
 8002b40:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8002b44:	f8d3 3f80 	ldr.w	r3, [r3, #3968]	; 0xf80
 8002b48:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8002b4c:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
	   }

	 if (hadc->Instance == ADC3)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a18      	ldr	r2, [pc, #96]	; (8002bb8 <HAL_ADC_ConvHalfCpltCallback+0x114>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d123      	bne.n	8002ba2 <HAL_ADC_ConvHalfCpltCallback+0xfe>

	   {
		    ADC3_DMA_sort_uhb(); 
 8002b5a:	f7ff f979 	bl	8001e50 <ADC3_DMA_sort_uhb>

		    ADC3_DMA_sort_ptr->ADC3_DMA_mon=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[ADC_DMA_QUATERBUFFERSIZE];
 8002b5e:	4b17      	ldr	r3, [pc, #92]	; (8002bbc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a16      	ldr	r2, [pc, #88]	; (8002bbc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8002b64:	6812      	ldr	r2, [r2, #0]
 8002b66:	f8d3 39c4 	ldr.w	r3, [r3, #2500]	; 0x9c4
 8002b6a:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002b6e:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
		    ADC3_DMA_sort_ptr->ADC3_IN1_mon=ADC3_DMA_sort_ptr->ADC3_IN1_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 8002b72:	4b12      	ldr	r3, [pc, #72]	; (8002bbc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a11      	ldr	r2, [pc, #68]	; (8002bbc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8002b78:	6812      	ldr	r2, [r2, #0]
 8002b7a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8002b7e:	f8d3 3bf4 	ldr.w	r3, [r3, #3060]	; 0xbf4
 8002b82:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8002b86:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
		    ADC3_DMA_sort_ptr->ADC3_IN2_mon=ADC3_DMA_sort_ptr->ADC3_IN2_bfr[ADC_DMA_EIGHTHBUFFERSIZE];
 8002b8a:	4b0c      	ldr	r3, [pc, #48]	; (8002bbc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a0b      	ldr	r2, [pc, #44]	; (8002bbc <HAL_ADC_ConvHalfCpltCallback+0x118>)
 8002b90:	6812      	ldr	r2, [r2, #0]
 8002b92:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8002b96:	f8d3 3f80 	ldr.w	r3, [r3, #3968]	; 0xf80
 8002b9a:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8002b9e:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
	   }
};
 8002ba2:	bf00      	nop
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	20007cd4 	.word	0x20007cd4
 8002bb0:	50000100 	.word	0x50000100
 8002bb4:	20007cd8 	.word	0x20007cd8
 8002bb8:	50000400 	.word	0x50000400
 8002bbc:	20007cdc 	.word	0x20007cdc

08002bc0 <HAL_ADC_ConvCpltCallback>:

void                    HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)  // Fires when the lower half of the DMA buffer is filled
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
	  if (hadc->Instance == ADC1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bd0:	d125      	bne.n	8002c1e <HAL_ADC_ConvCpltCallback+0x5e>
		{
			ADC1_DMA_sort_lhb(); // Handles the lower half of the DMA buffer
 8002bd2:	f7ff f851 	bl	8001c78 <ADC1_DMA_sort_lhb>

			ADC1_DMA_sort_ptr->ADC1_DMA_mon=ADC1_DMA_sort_ptr->ADC1_DMA_bfr[ADC_DMA_HALFBUFFERSIZE + ADC_DMA_QUATERBUFFERSIZE]; // Monitors one of the DMA buffer registers in the lower half of the buffer
 8002bd6:	4b3f      	ldr	r3, [pc, #252]	; (8002cd4 <HAL_ADC_ConvCpltCallback+0x114>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a3e      	ldr	r2, [pc, #248]	; (8002cd4 <HAL_ADC_ConvCpltCallback+0x114>)
 8002bdc:	6812      	ldr	r2, [r2, #0]
 8002bde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002be2:	f8d3 3d4c 	ldr.w	r3, [r3, #3404]	; 0xd4c
 8002be6:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002bea:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
			ADC1_DMA_sort_ptr->ADC1_IN1_mon=ADC1_DMA_sort_ptr->ADC1_IN1_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN1 data buffer registers in the lower half of the buffer
 8002bee:	4b39      	ldr	r3, [pc, #228]	; (8002cd4 <HAL_ADC_ConvCpltCallback+0x114>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a38      	ldr	r2, [pc, #224]	; (8002cd4 <HAL_ADC_ConvCpltCallback+0x114>)
 8002bf4:	6812      	ldr	r2, [r2, #0]
 8002bf6:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8002bfa:	f8d3 35b8 	ldr.w	r3, [r3, #1464]	; 0x5b8
 8002bfe:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8002c02:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
			ADC1_DMA_sort_ptr->ADC1_IN2_mon=ADC1_DMA_sort_ptr->ADC1_IN2_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];  // Monitors one of the IN2 data buffer registers in the lower half of the buffer
 8002c06:	4b33      	ldr	r3, [pc, #204]	; (8002cd4 <HAL_ADC_ConvCpltCallback+0x114>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a32      	ldr	r2, [pc, #200]	; (8002cd4 <HAL_ADC_ConvCpltCallback+0x114>)
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8002c12:	f8d3 3944 	ldr.w	r3, [r3, #2372]	; 0x944
 8002c16:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8002c1a:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
		}


	  if (hadc->Instance == ADC2)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a2d      	ldr	r2, [pc, #180]	; (8002cd8 <HAL_ADC_ConvCpltCallback+0x118>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d125      	bne.n	8002c74 <HAL_ADC_ConvCpltCallback+0xb4>

		{
		     ADC2_DMA_sort_lhb();
 8002c28:	f7ff f8c2 	bl	8001db0 <ADC2_DMA_sort_lhb>

		     ADC2_DMA_sort_ptr->ADC2_DMA_mon=ADC2_DMA_sort_ptr->ADC2_DMA_bfr[ADC_DMA_HALFBUFFERSIZE + ADC_DMA_QUATERBUFFERSIZE];
 8002c2c:	4b2b      	ldr	r3, [pc, #172]	; (8002cdc <HAL_ADC_ConvCpltCallback+0x11c>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a2a      	ldr	r2, [pc, #168]	; (8002cdc <HAL_ADC_ConvCpltCallback+0x11c>)
 8002c32:	6812      	ldr	r2, [r2, #0]
 8002c34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c38:	f8d3 3d4c 	ldr.w	r3, [r3, #3404]	; 0xd4c
 8002c3c:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002c40:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
		     ADC2_DMA_sort_ptr->ADC2_IN3_mon=ADC2_DMA_sort_ptr->ADC2_IN3_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 8002c44:	4b25      	ldr	r3, [pc, #148]	; (8002cdc <HAL_ADC_ConvCpltCallback+0x11c>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a24      	ldr	r2, [pc, #144]	; (8002cdc <HAL_ADC_ConvCpltCallback+0x11c>)
 8002c4a:	6812      	ldr	r2, [r2, #0]
 8002c4c:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8002c50:	f8d3 35b8 	ldr.w	r3, [r3, #1464]	; 0x5b8
 8002c54:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8002c58:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
			 ADC2_DMA_sort_ptr->ADC2_IN4_mon=ADC2_DMA_sort_ptr->ADC2_IN4_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 8002c5c:	4b1f      	ldr	r3, [pc, #124]	; (8002cdc <HAL_ADC_ConvCpltCallback+0x11c>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a1e      	ldr	r2, [pc, #120]	; (8002cdc <HAL_ADC_ConvCpltCallback+0x11c>)
 8002c62:	6812      	ldr	r2, [r2, #0]
 8002c64:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8002c68:	f8d3 3944 	ldr.w	r3, [r3, #2372]	; 0x944
 8002c6c:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8002c70:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
		}

	   if (hadc->Instance == ADC3)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a19      	ldr	r2, [pc, #100]	; (8002ce0 <HAL_ADC_ConvCpltCallback+0x120>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d125      	bne.n	8002cca <HAL_ADC_ConvCpltCallback+0x10a>

		{
		     ADC3_DMA_sort_lhb();
 8002c7e:	f7ff f933 	bl	8001ee8 <ADC3_DMA_sort_lhb>

			 ADC3_DMA_sort_ptr->ADC3_DMA_mon=ADC3_DMA_sort_ptr->ADC3_DMA_bfr[ADC_DMA_HALFBUFFERSIZE + ADC_DMA_QUATERBUFFERSIZE];
 8002c82:	4b18      	ldr	r3, [pc, #96]	; (8002ce4 <HAL_ADC_ConvCpltCallback+0x124>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a17      	ldr	r2, [pc, #92]	; (8002ce4 <HAL_ADC_ConvCpltCallback+0x124>)
 8002c88:	6812      	ldr	r2, [r2, #0]
 8002c8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c8e:	f8d3 3d4c 	ldr.w	r3, [r3, #3404]	; 0xd4c
 8002c92:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002c96:	f8c2 3710 	str.w	r3, [r2, #1808]	; 0x710
			 ADC3_DMA_sort_ptr->ADC3_IN1_mon=ADC3_DMA_sort_ptr->ADC3_IN1_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 8002c9a:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <HAL_ADC_ConvCpltCallback+0x124>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a11      	ldr	r2, [pc, #68]	; (8002ce4 <HAL_ADC_ConvCpltCallback+0x124>)
 8002ca0:	6812      	ldr	r2, [r2, #0]
 8002ca2:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8002ca6:	f8d3 35b8 	ldr.w	r3, [r3, #1464]	; 0x5b8
 8002caa:	f502 5240 	add.w	r2, r2, #12288	; 0x3000
 8002cae:	f8c2 3a9c 	str.w	r3, [r2, #2716]	; 0xa9c
			 ADC3_DMA_sort_ptr->ADC3_IN2_mon=ADC3_DMA_sort_ptr->ADC3_IN2_bfr[ADC_DMA_QUATERBUFFERSIZE + ADC_DMA_EIGHTHBUFFERSIZE];
 8002cb2:	4b0c      	ldr	r3, [pc, #48]	; (8002ce4 <HAL_ADC_ConvCpltCallback+0x124>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a0b      	ldr	r2, [pc, #44]	; (8002ce4 <HAL_ADC_ConvCpltCallback+0x124>)
 8002cb8:	6812      	ldr	r2, [r2, #0]
 8002cba:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8002cbe:	f8d3 3944 	ldr.w	r3, [r3, #2372]	; 0x944
 8002cc2:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8002cc6:	f8c2 3e28 	str.w	r3, [r2, #3624]	; 0xe28
		}

};
 8002cca:	bf00      	nop
 8002ccc:	3708      	adds	r7, #8
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	20007cd4 	.word	0x20007cd4
 8002cd8:	50000100 	.word	0x50000100
 8002cdc:	20007cd8 	.word	0x20007cd8
 8002ce0:	50000400 	.word	0x50000400
 8002ce4:	20007cdc 	.word	0x20007cdc

08002ce8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002cec:	b672      	cpsid	i
}
 8002cee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cf0:	e7fe      	b.n	8002cf0 <Error_Handler+0x8>
	...

08002cf4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cfa:	4b0f      	ldr	r3, [pc, #60]	; (8002d38 <HAL_MspInit+0x44>)
 8002cfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cfe:	4a0e      	ldr	r2, [pc, #56]	; (8002d38 <HAL_MspInit+0x44>)
 8002d00:	f043 0301 	orr.w	r3, r3, #1
 8002d04:	6613      	str	r3, [r2, #96]	; 0x60
 8002d06:	4b0c      	ldr	r3, [pc, #48]	; (8002d38 <HAL_MspInit+0x44>)
 8002d08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	607b      	str	r3, [r7, #4]
 8002d10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d12:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <HAL_MspInit+0x44>)
 8002d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d16:	4a08      	ldr	r2, [pc, #32]	; (8002d38 <HAL_MspInit+0x44>)
 8002d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d1c:	6593      	str	r3, [r2, #88]	; 0x58
 8002d1e:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <HAL_MspInit+0x44>)
 8002d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d26:	603b      	str	r3, [r7, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002d2a:	f002 fc49 	bl	80055c0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d2e:	bf00      	nop
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40021000 	.word	0x40021000

08002d3c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b0a2      	sub	sp, #136	; 0x88
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d44:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	605a      	str	r2, [r3, #4]
 8002d4e:	609a      	str	r2, [r3, #8]
 8002d50:	60da      	str	r2, [r3, #12]
 8002d52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d58:	2250      	movs	r2, #80	; 0x50
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f004 f855 	bl	8006e0c <memset>
  if(hadc->Instance==ADC1)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d6a:	d169      	bne.n	8002e40 <HAL_ADC_MspInit+0x104>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002d6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d70:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002d72:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002d76:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f003 f921 	bl	8005fc4 <HAL_RCCEx_PeriphCLKConfig>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002d88:	f7ff ffae 	bl	8002ce8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002d8c:	4b64      	ldr	r3, [pc, #400]	; (8002f20 <HAL_ADC_MspInit+0x1e4>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	3301      	adds	r3, #1
 8002d92:	4a63      	ldr	r2, [pc, #396]	; (8002f20 <HAL_ADC_MspInit+0x1e4>)
 8002d94:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002d96:	4b62      	ldr	r3, [pc, #392]	; (8002f20 <HAL_ADC_MspInit+0x1e4>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d10b      	bne.n	8002db6 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002d9e:	4b61      	ldr	r3, [pc, #388]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002da2:	4a60      	ldr	r2, [pc, #384]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002da4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002da8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002daa:	4b5e      	ldr	r3, [pc, #376]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002db2:	623b      	str	r3, [r7, #32]
 8002db4:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db6:	4b5b      	ldr	r3, [pc, #364]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dba:	4a5a      	ldr	r2, [pc, #360]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002dbc:	f043 0301 	orr.w	r3, r3, #1
 8002dc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002dc2:	4b58      	ldr	r3, [pc, #352]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	61fb      	str	r3, [r7, #28]
 8002dcc:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dda:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002dde:	4619      	mov	r1, r3
 8002de0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002de4:	f002 f9c6 	bl	8005174 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002de8:	4b4f      	ldr	r3, [pc, #316]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002dea:	4a50      	ldr	r2, [pc, #320]	; (8002f2c <HAL_ADC_MspInit+0x1f0>)
 8002dec:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002dee:	4b4e      	ldr	r3, [pc, #312]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002df0:	2205      	movs	r2, #5
 8002df2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002df4:	4b4c      	ldr	r3, [pc, #304]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dfa:	4b4b      	ldr	r3, [pc, #300]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e00:	4b49      	ldr	r3, [pc, #292]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002e02:	2280      	movs	r2, #128	; 0x80
 8002e04:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e06:	4b48      	ldr	r3, [pc, #288]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002e08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e0c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002e0e:	4b46      	ldr	r3, [pc, #280]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002e10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e14:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002e16:	4b44      	ldr	r3, [pc, #272]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002e18:	2220      	movs	r2, #32
 8002e1a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002e1c:	4b42      	ldr	r3, [pc, #264]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002e22:	4841      	ldr	r0, [pc, #260]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002e24:	f001 fe88 	bl	8004b38 <HAL_DMA_Init>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8002e2e:	f7ff ff5b 	bl	8002ce8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a3c      	ldr	r2, [pc, #240]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002e36:	655a      	str	r2, [r3, #84]	; 0x54
 8002e38:	4a3b      	ldr	r2, [pc, #236]	; (8002f28 <HAL_ADC_MspInit+0x1ec>)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002e3e:	e0fa      	b.n	8003036 <HAL_ADC_MspInit+0x2fa>
  else if(hadc->Instance==ADC2)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a3a      	ldr	r2, [pc, #232]	; (8002f30 <HAL_ADC_MspInit+0x1f4>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d178      	bne.n	8002f3c <HAL_ADC_MspInit+0x200>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002e4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e4e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002e50:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002e54:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f003 f8b2 	bl	8005fc4 <HAL_RCCEx_PeriphCLKConfig>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_ADC_MspInit+0x12e>
      Error_Handler();
 8002e66:	f7ff ff3f 	bl	8002ce8 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002e6a:	4b2d      	ldr	r3, [pc, #180]	; (8002f20 <HAL_ADC_MspInit+0x1e4>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	3301      	adds	r3, #1
 8002e70:	4a2b      	ldr	r2, [pc, #172]	; (8002f20 <HAL_ADC_MspInit+0x1e4>)
 8002e72:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002e74:	4b2a      	ldr	r3, [pc, #168]	; (8002f20 <HAL_ADC_MspInit+0x1e4>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d10b      	bne.n	8002e94 <HAL_ADC_MspInit+0x158>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002e7c:	4b29      	ldr	r3, [pc, #164]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002e7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e80:	4a28      	ldr	r2, [pc, #160]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002e82:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002e86:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002e88:	4b26      	ldr	r3, [pc, #152]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002e8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002e90:	61bb      	str	r3, [r7, #24]
 8002e92:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e94:	4b23      	ldr	r3, [pc, #140]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002e96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e98:	4a22      	ldr	r2, [pc, #136]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002e9a:	f043 0301 	orr.w	r3, r3, #1
 8002e9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ea0:	4b20      	ldr	r3, [pc, #128]	; (8002f24 <HAL_ADC_MspInit+0x1e8>)
 8002ea2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	617b      	str	r3, [r7, #20]
 8002eaa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002eac:	23c0      	movs	r3, #192	; 0xc0
 8002eae:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002eb0:	2303      	movs	r3, #3
 8002eb2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eb8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ec2:	f002 f957 	bl	8005174 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel6;
 8002ec6:	4b1b      	ldr	r3, [pc, #108]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002ec8:	4a1b      	ldr	r2, [pc, #108]	; (8002f38 <HAL_ADC_MspInit+0x1fc>)
 8002eca:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8002ecc:	4b19      	ldr	r3, [pc, #100]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002ece:	2224      	movs	r2, #36	; 0x24
 8002ed0:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ed2:	4b18      	ldr	r3, [pc, #96]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ed8:	4b16      	ldr	r3, [pc, #88]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002ede:	4b15      	ldr	r3, [pc, #84]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002ee0:	2280      	movs	r2, #128	; 0x80
 8002ee2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ee4:	4b13      	ldr	r3, [pc, #76]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002ee6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002eea:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002eec:	4b11      	ldr	r3, [pc, #68]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002eee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ef2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8002ef4:	4b0f      	ldr	r3, [pc, #60]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002ef6:	2220      	movs	r2, #32
 8002ef8:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002efa:	4b0e      	ldr	r3, [pc, #56]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002f00:	480c      	ldr	r0, [pc, #48]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002f02:	f001 fe19 	bl	8004b38 <HAL_DMA_Init>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d001      	beq.n	8002f10 <HAL_ADC_MspInit+0x1d4>
      Error_Handler();
 8002f0c:	f7ff feec 	bl	8002ce8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a08      	ldr	r2, [pc, #32]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002f14:	655a      	str	r2, [r3, #84]	; 0x54
 8002f16:	4a07      	ldr	r2, [pc, #28]	; (8002f34 <HAL_ADC_MspInit+0x1f8>)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6293      	str	r3, [r2, #40]	; 0x28
}
 8002f1c:	e08b      	b.n	8003036 <HAL_ADC_MspInit+0x2fa>
 8002f1e:	bf00      	nop
 8002f20:	2000abcc 	.word	0x2000abcc
 8002f24:	40021000 	.word	0x40021000
 8002f28:	20007a98 	.word	0x20007a98
 8002f2c:	40020008 	.word	0x40020008
 8002f30:	50000100 	.word	0x50000100
 8002f34:	20007af8 	.word	0x20007af8
 8002f38:	4002006c 	.word	0x4002006c
  else if(hadc->Instance==ADC3)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a3f      	ldr	r2, [pc, #252]	; (8003040 <HAL_ADC_MspInit+0x304>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d177      	bne.n	8003036 <HAL_ADC_MspInit+0x2fa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8002f46:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f4a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8002f4c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8002f50:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f56:	4618      	mov	r0, r3
 8002f58:	f003 f834 	bl	8005fc4 <HAL_RCCEx_PeriphCLKConfig>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <HAL_ADC_MspInit+0x22a>
      Error_Handler();
 8002f62:	f7ff fec1 	bl	8002ce8 <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8002f66:	4b37      	ldr	r3, [pc, #220]	; (8003044 <HAL_ADC_MspInit+0x308>)
 8002f68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f6a:	4a36      	ldr	r2, [pc, #216]	; (8003044 <HAL_ADC_MspInit+0x308>)
 8002f6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f72:	4b34      	ldr	r3, [pc, #208]	; (8003044 <HAL_ADC_MspInit+0x308>)
 8002f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f7a:	613b      	str	r3, [r7, #16]
 8002f7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f7e:	4b31      	ldr	r3, [pc, #196]	; (8003044 <HAL_ADC_MspInit+0x308>)
 8002f80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f82:	4a30      	ldr	r2, [pc, #192]	; (8003044 <HAL_ADC_MspInit+0x308>)
 8002f84:	f043 0302 	orr.w	r3, r3, #2
 8002f88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f8a:	4b2e      	ldr	r3, [pc, #184]	; (8003044 <HAL_ADC_MspInit+0x308>)
 8002f8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f96:	4b2b      	ldr	r3, [pc, #172]	; (8003044 <HAL_ADC_MspInit+0x308>)
 8002f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f9a:	4a2a      	ldr	r2, [pc, #168]	; (8003044 <HAL_ADC_MspInit+0x308>)
 8002f9c:	f043 0310 	orr.w	r3, r3, #16
 8002fa0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002fa2:	4b28      	ldr	r3, [pc, #160]	; (8003044 <HAL_ADC_MspInit+0x308>)
 8002fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fa6:	f003 0310 	and.w	r3, r3, #16
 8002faa:	60bb      	str	r3, [r7, #8]
 8002fac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002fae:	2302      	movs	r3, #2
 8002fb0:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fba:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	4821      	ldr	r0, [pc, #132]	; (8003048 <HAL_ADC_MspInit+0x30c>)
 8002fc2:	f002 f8d7 	bl	8005174 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002fc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002fca:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fd4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002fd8:	4619      	mov	r1, r3
 8002fda:	481c      	ldr	r0, [pc, #112]	; (800304c <HAL_ADC_MspInit+0x310>)
 8002fdc:	f002 f8ca 	bl	8005174 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Channel1;
 8002fe0:	4b1b      	ldr	r3, [pc, #108]	; (8003050 <HAL_ADC_MspInit+0x314>)
 8002fe2:	4a1c      	ldr	r2, [pc, #112]	; (8003054 <HAL_ADC_MspInit+0x318>)
 8002fe4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8002fe6:	4b1a      	ldr	r3, [pc, #104]	; (8003050 <HAL_ADC_MspInit+0x314>)
 8002fe8:	2225      	movs	r2, #37	; 0x25
 8002fea:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fec:	4b18      	ldr	r3, [pc, #96]	; (8003050 <HAL_ADC_MspInit+0x314>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ff2:	4b17      	ldr	r3, [pc, #92]	; (8003050 <HAL_ADC_MspInit+0x314>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002ff8:	4b15      	ldr	r3, [pc, #84]	; (8003050 <HAL_ADC_MspInit+0x314>)
 8002ffa:	2280      	movs	r2, #128	; 0x80
 8002ffc:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ffe:	4b14      	ldr	r3, [pc, #80]	; (8003050 <HAL_ADC_MspInit+0x314>)
 8003000:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003004:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003006:	4b12      	ldr	r3, [pc, #72]	; (8003050 <HAL_ADC_MspInit+0x314>)
 8003008:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800300c:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800300e:	4b10      	ldr	r3, [pc, #64]	; (8003050 <HAL_ADC_MspInit+0x314>)
 8003010:	2220      	movs	r2, #32
 8003012:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8003014:	4b0e      	ldr	r3, [pc, #56]	; (8003050 <HAL_ADC_MspInit+0x314>)
 8003016:	2200      	movs	r2, #0
 8003018:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800301a:	480d      	ldr	r0, [pc, #52]	; (8003050 <HAL_ADC_MspInit+0x314>)
 800301c:	f001 fd8c 	bl	8004b38 <HAL_DMA_Init>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_ADC_MspInit+0x2ee>
      Error_Handler();
 8003026:	f7ff fe5f 	bl	8002ce8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4a08      	ldr	r2, [pc, #32]	; (8003050 <HAL_ADC_MspInit+0x314>)
 800302e:	655a      	str	r2, [r3, #84]	; 0x54
 8003030:	4a07      	ldr	r2, [pc, #28]	; (8003050 <HAL_ADC_MspInit+0x314>)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6293      	str	r3, [r2, #40]	; 0x28
}
 8003036:	bf00      	nop
 8003038:	3788      	adds	r7, #136	; 0x88
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	50000400 	.word	0x50000400
 8003044:	40021000 	.word	0x40021000
 8003048:	48000400 	.word	0x48000400
 800304c:	48001000 	.word	0x48001000
 8003050:	20007b58 	.word	0x20007b58
 8003054:	40020408 	.word	0x40020408

08003058 <HAL_FMAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmac: FMAC handle pointer
* @retval None
*/
void HAL_FMAC_MspInit(FMAC_HandleTypeDef* hfmac)
{
 8003058:	b480      	push	{r7}
 800305a:	b085      	sub	sp, #20
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  if(hfmac->Instance==FMAC)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a0a      	ldr	r2, [pc, #40]	; (8003090 <HAL_FMAC_MspInit+0x38>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d10b      	bne.n	8003082 <HAL_FMAC_MspInit+0x2a>
  {
  /* USER CODE BEGIN FMAC_MspInit 0 */

  /* USER CODE END FMAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FMAC_CLK_ENABLE();
 800306a:	4b0a      	ldr	r3, [pc, #40]	; (8003094 <HAL_FMAC_MspInit+0x3c>)
 800306c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800306e:	4a09      	ldr	r2, [pc, #36]	; (8003094 <HAL_FMAC_MspInit+0x3c>)
 8003070:	f043 0310 	orr.w	r3, r3, #16
 8003074:	6493      	str	r3, [r2, #72]	; 0x48
 8003076:	4b07      	ldr	r3, [pc, #28]	; (8003094 <HAL_FMAC_MspInit+0x3c>)
 8003078:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800307a:	f003 0310 	and.w	r3, r3, #16
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMAC_MspInit 1 */

  /* USER CODE END FMAC_MspInit 1 */
  }

}
 8003082:	bf00      	nop
 8003084:	3714      	adds	r7, #20
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	40021400 	.word	0x40021400
 8003094:	40021000 	.word	0x40021000

08003098 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003098:	b480      	push	{r7}
 800309a:	b087      	sub	sp, #28
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a1c      	ldr	r2, [pc, #112]	; (8003118 <HAL_TIM_Base_MspInit+0x80>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d10c      	bne.n	80030c4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80030aa:	4b1c      	ldr	r3, [pc, #112]	; (800311c <HAL_TIM_Base_MspInit+0x84>)
 80030ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ae:	4a1b      	ldr	r2, [pc, #108]	; (800311c <HAL_TIM_Base_MspInit+0x84>)
 80030b0:	f043 0310 	orr.w	r3, r3, #16
 80030b4:	6593      	str	r3, [r2, #88]	; 0x58
 80030b6:	4b19      	ldr	r3, [pc, #100]	; (800311c <HAL_TIM_Base_MspInit+0x84>)
 80030b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ba:	f003 0310 	and.w	r3, r3, #16
 80030be:	617b      	str	r3, [r7, #20]
 80030c0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }

}
 80030c2:	e022      	b.n	800310a <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM7)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a15      	ldr	r2, [pc, #84]	; (8003120 <HAL_TIM_Base_MspInit+0x88>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d10c      	bne.n	80030e8 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80030ce:	4b13      	ldr	r3, [pc, #76]	; (800311c <HAL_TIM_Base_MspInit+0x84>)
 80030d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d2:	4a12      	ldr	r2, [pc, #72]	; (800311c <HAL_TIM_Base_MspInit+0x84>)
 80030d4:	f043 0320 	orr.w	r3, r3, #32
 80030d8:	6593      	str	r3, [r2, #88]	; 0x58
 80030da:	4b10      	ldr	r3, [pc, #64]	; (800311c <HAL_TIM_Base_MspInit+0x84>)
 80030dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030de:	f003 0320 	and.w	r3, r3, #32
 80030e2:	613b      	str	r3, [r7, #16]
 80030e4:	693b      	ldr	r3, [r7, #16]
}
 80030e6:	e010      	b.n	800310a <HAL_TIM_Base_MspInit+0x72>
  else if(htim_base->Instance==TIM20)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a0d      	ldr	r2, [pc, #52]	; (8003124 <HAL_TIM_Base_MspInit+0x8c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d10b      	bne.n	800310a <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM20_CLK_ENABLE();
 80030f2:	4b0a      	ldr	r3, [pc, #40]	; (800311c <HAL_TIM_Base_MspInit+0x84>)
 80030f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030f6:	4a09      	ldr	r2, [pc, #36]	; (800311c <HAL_TIM_Base_MspInit+0x84>)
 80030f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030fc:	6613      	str	r3, [r2, #96]	; 0x60
 80030fe:	4b07      	ldr	r3, [pc, #28]	; (800311c <HAL_TIM_Base_MspInit+0x84>)
 8003100:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003102:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	68fb      	ldr	r3, [r7, #12]
}
 800310a:	bf00      	nop
 800310c:	371c      	adds	r7, #28
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	40001000 	.word	0x40001000
 800311c:	40021000 	.word	0x40021000
 8003120:	40001400 	.word	0x40001400
 8003124:	40015000 	.word	0x40015000

08003128 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800312c:	e7fe      	b.n	800312c <NMI_Handler+0x4>

0800312e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800312e:	b480      	push	{r7}
 8003130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003132:	e7fe      	b.n	8003132 <HardFault_Handler+0x4>

08003134 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003138:	e7fe      	b.n	8003138 <MemManage_Handler+0x4>

0800313a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800313a:	b480      	push	{r7}
 800313c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800313e:	e7fe      	b.n	800313e <BusFault_Handler+0x4>

08003140 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003144:	e7fe      	b.n	8003144 <UsageFault_Handler+0x4>

08003146 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003146:	b480      	push	{r7}
 8003148:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800314a:	bf00      	nop
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003154:	b480      	push	{r7}
 8003156:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003158:	bf00      	nop
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr

08003162 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003162:	b480      	push	{r7}
 8003164:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003166:	bf00      	nop
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003174:	f000 f8ae 	bl	80032d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003178:	bf00      	nop
 800317a:	bd80      	pop	{r7, pc}

0800317c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003180:	4802      	ldr	r0, [pc, #8]	; (800318c <DMA1_Channel1_IRQHandler+0x10>)
 8003182:	f001 fdfc 	bl	8004d7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003186:	bf00      	nop
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	20007a98 	.word	0x20007a98

08003190 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003194:	4802      	ldr	r0, [pc, #8]	; (80031a0 <DMA1_Channel6_IRQHandler+0x10>)
 8003196:	f001 fdf2 	bl	8004d7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800319a:	bf00      	nop
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	20007af8 	.word	0x20007af8

080031a4 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80031a8:	4802      	ldr	r0, [pc, #8]	; (80031b4 <DMA2_Channel1_IRQHandler+0x10>)
 80031aa:	f001 fde8 	bl	8004d7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80031ae:	bf00      	nop
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	20007b58 	.word	0x20007b58

080031b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80031bc:	4b06      	ldr	r3, [pc, #24]	; (80031d8 <SystemInit+0x20>)
 80031be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c2:	4a05      	ldr	r2, [pc, #20]	; (80031d8 <SystemInit+0x20>)
 80031c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031cc:	bf00      	nop
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	e000ed00 	.word	0xe000ed00

080031dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80031dc:	480d      	ldr	r0, [pc, #52]	; (8003214 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80031de:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80031e0:	f7ff ffea 	bl	80031b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80031e4:	480c      	ldr	r0, [pc, #48]	; (8003218 <LoopForever+0x6>)
  ldr r1, =_edata
 80031e6:	490d      	ldr	r1, [pc, #52]	; (800321c <LoopForever+0xa>)
  ldr r2, =_sidata
 80031e8:	4a0d      	ldr	r2, [pc, #52]	; (8003220 <LoopForever+0xe>)
  movs r3, #0
 80031ea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80031ec:	e002      	b.n	80031f4 <LoopCopyDataInit>

080031ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031f2:	3304      	adds	r3, #4

080031f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031f8:	d3f9      	bcc.n	80031ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031fa:	4a0a      	ldr	r2, [pc, #40]	; (8003224 <LoopForever+0x12>)
  ldr r4, =_ebss
 80031fc:	4c0a      	ldr	r4, [pc, #40]	; (8003228 <LoopForever+0x16>)
  movs r3, #0
 80031fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003200:	e001      	b.n	8003206 <LoopFillZerobss>

08003202 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003202:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003204:	3204      	adds	r2, #4

08003206 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003206:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003208:	d3fb      	bcc.n	8003202 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800320a:	f003 fe0d 	bl	8006e28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800320e:	f7fe febb 	bl	8001f88 <main>

08003212 <LoopForever>:

LoopForever:
    b LoopForever
 8003212:	e7fe      	b.n	8003212 <LoopForever>
  ldr   r0, =_estack
 8003214:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8003218:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800321c:	200078d8 	.word	0x200078d8
  ldr r2, =_sidata
 8003220:	080070ac 	.word	0x080070ac
  ldr r2, =_sbss
 8003224:	200078d8 	.word	0x200078d8
  ldr r4, =_ebss
 8003228:	2000ad0c 	.word	0x2000ad0c

0800322c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800322c:	e7fe      	b.n	800322c <ADC1_2_IRQHandler>

0800322e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b082      	sub	sp, #8
 8003232:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003234:	2300      	movs	r3, #0
 8003236:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003238:	2003      	movs	r0, #3
 800323a:	f001 fc3d 	bl	8004ab8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800323e:	200f      	movs	r0, #15
 8003240:	f000 f80e 	bl	8003260 <HAL_InitTick>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d002      	beq.n	8003250 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	71fb      	strb	r3, [r7, #7]
 800324e:	e001      	b.n	8003254 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003250:	f7ff fd50 	bl	8002cf4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003254:	79fb      	ldrb	r3, [r7, #7]

}
 8003256:	4618      	mov	r0, r3
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
	...

08003260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003268:	2300      	movs	r3, #0
 800326a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800326c:	4b16      	ldr	r3, [pc, #88]	; (80032c8 <HAL_InitTick+0x68>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d022      	beq.n	80032ba <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003274:	4b15      	ldr	r3, [pc, #84]	; (80032cc <HAL_InitTick+0x6c>)
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	4b13      	ldr	r3, [pc, #76]	; (80032c8 <HAL_InitTick+0x68>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003280:	fbb1 f3f3 	udiv	r3, r1, r3
 8003284:	fbb2 f3f3 	udiv	r3, r2, r3
 8003288:	4618      	mov	r0, r3
 800328a:	f001 fc48 	bl	8004b1e <HAL_SYSTICK_Config>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10f      	bne.n	80032b4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2b0f      	cmp	r3, #15
 8003298:	d809      	bhi.n	80032ae <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800329a:	2200      	movs	r2, #0
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	f04f 30ff 	mov.w	r0, #4294967295
 80032a2:	f001 fc14 	bl	8004ace <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80032a6:	4a0a      	ldr	r2, [pc, #40]	; (80032d0 <HAL_InitTick+0x70>)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6013      	str	r3, [r2, #0]
 80032ac:	e007      	b.n	80032be <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	73fb      	strb	r3, [r7, #15]
 80032b2:	e004      	b.n	80032be <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	73fb      	strb	r3, [r7, #15]
 80032b8:	e001      	b.n	80032be <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80032be:	7bfb      	ldrb	r3, [r7, #15]
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20007870 	.word	0x20007870
 80032cc:	20007868 	.word	0x20007868
 80032d0:	2000786c 	.word	0x2000786c

080032d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032d8:	4b05      	ldr	r3, [pc, #20]	; (80032f0 <HAL_IncTick+0x1c>)
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	4b05      	ldr	r3, [pc, #20]	; (80032f4 <HAL_IncTick+0x20>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4413      	add	r3, r2
 80032e2:	4a03      	ldr	r2, [pc, #12]	; (80032f0 <HAL_IncTick+0x1c>)
 80032e4:	6013      	str	r3, [r2, #0]
}
 80032e6:	bf00      	nop
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	2000abd0 	.word	0x2000abd0
 80032f4:	20007870 	.word	0x20007870

080032f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  return uwTick;
 80032fc:	4b03      	ldr	r3, [pc, #12]	; (800330c <HAL_GetTick+0x14>)
 80032fe:	681b      	ldr	r3, [r3, #0]
}
 8003300:	4618      	mov	r0, r3
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	2000abd0 	.word	0x2000abd0

08003310 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	431a      	orrs	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	609a      	str	r2, [r3, #8]
}
 800332a:	bf00      	nop
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003336:	b480      	push	{r7}
 8003338:	b083      	sub	sp, #12
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
 800333e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	431a      	orrs	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	609a      	str	r2, [r3, #8]
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800336c:	4618      	mov	r0, r3
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003378:	b480      	push	{r7}
 800337a:	b087      	sub	sp, #28
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
 8003384:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	3360      	adds	r3, #96	; 0x60
 800338a:	461a      	mov	r2, r3
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	4413      	add	r3, r2
 8003392:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	4b08      	ldr	r3, [pc, #32]	; (80033bc <LL_ADC_SetOffset+0x44>)
 800339a:	4013      	ands	r3, r2
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	430a      	orrs	r2, r1
 80033a6:	4313      	orrs	r3, r2
 80033a8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80033b0:	bf00      	nop
 80033b2:	371c      	adds	r7, #28
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr
 80033bc:	03fff000 	.word	0x03fff000

080033c0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	3360      	adds	r3, #96	; 0x60
 80033ce:	461a      	mov	r2, r3
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	4413      	add	r3, r2
 80033d6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3714      	adds	r7, #20
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b087      	sub	sp, #28
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	3360      	adds	r3, #96	; 0x60
 80033fc:	461a      	mov	r2, r3
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	4413      	add	r3, r2
 8003404:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	431a      	orrs	r2, r3
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003416:	bf00      	nop
 8003418:	371c      	adds	r7, #28
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr

08003422 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003422:	b480      	push	{r7}
 8003424:	b087      	sub	sp, #28
 8003426:	af00      	add	r7, sp, #0
 8003428:	60f8      	str	r0, [r7, #12]
 800342a:	60b9      	str	r1, [r7, #8]
 800342c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	3360      	adds	r3, #96	; 0x60
 8003432:	461a      	mov	r2, r3
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	4413      	add	r3, r2
 800343a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	431a      	orrs	r2, r3
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800344c:	bf00      	nop
 800344e:	371c      	adds	r7, #28
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	3360      	adds	r3, #96	; 0x60
 8003468:	461a      	mov	r2, r3
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	4413      	add	r3, r2
 8003470:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	431a      	orrs	r2, r3
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003482:	bf00      	nop
 8003484:	371c      	adds	r7, #28
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr

0800348e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800348e:	b480      	push	{r7}
 8003490:	b083      	sub	sp, #12
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
 8003496:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	695b      	ldr	r3, [r3, #20]
 800349c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	431a      	orrs	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	615a      	str	r2, [r3, #20]
}
 80034a8:	bf00      	nop
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b083      	sub	sp, #12
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d101      	bne.n	80034cc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80034c8:	2301      	movs	r3, #1
 80034ca:	e000      	b.n	80034ce <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80034cc:	2300      	movs	r3, #0
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr

080034da <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80034da:	b480      	push	{r7}
 80034dc:	b087      	sub	sp, #28
 80034de:	af00      	add	r7, sp, #0
 80034e0:	60f8      	str	r0, [r7, #12]
 80034e2:	60b9      	str	r1, [r7, #8]
 80034e4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	3330      	adds	r3, #48	; 0x30
 80034ea:	461a      	mov	r2, r3
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	0a1b      	lsrs	r3, r3, #8
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	f003 030c 	and.w	r3, r3, #12
 80034f6:	4413      	add	r3, r2
 80034f8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	f003 031f 	and.w	r3, r3, #31
 8003504:	211f      	movs	r1, #31
 8003506:	fa01 f303 	lsl.w	r3, r1, r3
 800350a:	43db      	mvns	r3, r3
 800350c:	401a      	ands	r2, r3
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	0e9b      	lsrs	r3, r3, #26
 8003512:	f003 011f 	and.w	r1, r3, #31
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	f003 031f 	and.w	r3, r3, #31
 800351c:	fa01 f303 	lsl.w	r3, r1, r3
 8003520:	431a      	orrs	r2, r3
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003526:	bf00      	nop
 8003528:	371c      	adds	r7, #28
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr

08003532 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003532:	b480      	push	{r7}
 8003534:	b087      	sub	sp, #28
 8003536:	af00      	add	r7, sp, #0
 8003538:	60f8      	str	r0, [r7, #12]
 800353a:	60b9      	str	r1, [r7, #8]
 800353c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	3314      	adds	r3, #20
 8003542:	461a      	mov	r2, r3
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	0e5b      	lsrs	r3, r3, #25
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	f003 0304 	and.w	r3, r3, #4
 800354e:	4413      	add	r3, r2
 8003550:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	0d1b      	lsrs	r3, r3, #20
 800355a:	f003 031f 	and.w	r3, r3, #31
 800355e:	2107      	movs	r1, #7
 8003560:	fa01 f303 	lsl.w	r3, r1, r3
 8003564:	43db      	mvns	r3, r3
 8003566:	401a      	ands	r2, r3
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	0d1b      	lsrs	r3, r3, #20
 800356c:	f003 031f 	and.w	r3, r3, #31
 8003570:	6879      	ldr	r1, [r7, #4]
 8003572:	fa01 f303 	lsl.w	r3, r1, r3
 8003576:	431a      	orrs	r2, r3
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800357c:	bf00      	nop
 800357e:	371c      	adds	r7, #28
 8003580:	46bd      	mov	sp, r7
 8003582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003586:	4770      	bx	lr

08003588 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003588:	b480      	push	{r7}
 800358a:	b085      	sub	sp, #20
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035a0:	43db      	mvns	r3, r3
 80035a2:	401a      	ands	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f003 0318 	and.w	r3, r3, #24
 80035aa:	4908      	ldr	r1, [pc, #32]	; (80035cc <LL_ADC_SetChannelSingleDiff+0x44>)
 80035ac:	40d9      	lsrs	r1, r3
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	400b      	ands	r3, r1
 80035b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b6:	431a      	orrs	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80035be:	bf00      	nop
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	0007ffff 	.word	0x0007ffff

080035d0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f003 031f 	and.w	r3, r3, #31
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80035fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	6093      	str	r3, [r2, #8]
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003620:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003624:	d101      	bne.n	800362a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003626:	2301      	movs	r3, #1
 8003628:	e000      	b.n	800362c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003648:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800364c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003670:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003674:	d101      	bne.n	800367a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003676:	2301      	movs	r3, #1
 8003678:	e000      	b.n	800367c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800367a:	2300      	movs	r3, #0
}
 800367c:	4618      	mov	r0, r3
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003698:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800369c:	f043 0201 	orr.w	r2, r3, #1
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d101      	bne.n	80036c8 <LL_ADC_IsEnabled+0x18>
 80036c4:	2301      	movs	r3, #1
 80036c6:	e000      	b.n	80036ca <LL_ADC_IsEnabled+0x1a>
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80036e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80036ea:	f043 0204 	orr.w	r2, r3, #4
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr

080036fe <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80036fe:	b480      	push	{r7}
 8003700:	b083      	sub	sp, #12
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 0304 	and.w	r3, r3, #4
 800370e:	2b04      	cmp	r3, #4
 8003710:	d101      	bne.n	8003716 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003712:	2301      	movs	r3, #1
 8003714:	e000      	b.n	8003718 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	f003 0308 	and.w	r3, r3, #8
 8003734:	2b08      	cmp	r3, #8
 8003736:	d101      	bne.n	800373c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003738:	2301      	movs	r3, #1
 800373a:	e000      	b.n	800373e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
	...

0800374c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800374c:	b590      	push	{r4, r7, lr}
 800374e:	b089      	sub	sp, #36	; 0x24
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003754:	2300      	movs	r3, #0
 8003756:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003758:	2300      	movs	r3, #0
 800375a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e19b      	b.n	8003a9e <HAL_ADC_Init+0x352>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003770:	2b00      	cmp	r3, #0
 8003772:	d109      	bne.n	8003788 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff fae1 	bl	8002d3c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff ff3f 	bl	8003610 <LL_ADC_IsDeepPowerDownEnabled>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	d004      	beq.n	80037a2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4618      	mov	r0, r3
 800379e:	f7ff ff25 	bl	80035ec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4618      	mov	r0, r3
 80037a8:	f7ff ff5a 	bl	8003660 <LL_ADC_IsInternalRegulatorEnabled>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d115      	bne.n	80037de <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff ff3e 	bl	8003638 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037bc:	4b97      	ldr	r3, [pc, #604]	; (8003a1c <HAL_ADC_Init+0x2d0>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	099b      	lsrs	r3, r3, #6
 80037c2:	4a97      	ldr	r2, [pc, #604]	; (8003a20 <HAL_ADC_Init+0x2d4>)
 80037c4:	fba2 2303 	umull	r2, r3, r2, r3
 80037c8:	099b      	lsrs	r3, r3, #6
 80037ca:	3301      	adds	r3, #1
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80037d0:	e002      	b.n	80037d8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	3b01      	subs	r3, #1
 80037d6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1f9      	bne.n	80037d2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7ff ff3c 	bl	8003660 <LL_ADC_IsInternalRegulatorEnabled>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10d      	bne.n	800380a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037f2:	f043 0210 	orr.w	r2, r3, #16
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037fe:	f043 0201 	orr.w	r2, r3, #1
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff ff75 	bl	80036fe <LL_ADC_REG_IsConversionOngoing>
 8003814:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800381a:	f003 0310 	and.w	r3, r3, #16
 800381e:	2b00      	cmp	r3, #0
 8003820:	f040 8134 	bne.w	8003a8c <HAL_ADC_Init+0x340>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	2b00      	cmp	r3, #0
 8003828:	f040 8130 	bne.w	8003a8c <HAL_ADC_Init+0x340>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003830:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003834:	f043 0202 	orr.w	r2, r3, #2
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4618      	mov	r0, r3
 8003842:	f7ff ff35 	bl	80036b0 <LL_ADC_IsEnabled>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d137      	bne.n	80038bc <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003854:	d004      	beq.n	8003860 <HAL_ADC_Init+0x114>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a72      	ldr	r2, [pc, #456]	; (8003a24 <HAL_ADC_Init+0x2d8>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d10f      	bne.n	8003880 <HAL_ADC_Init+0x134>
 8003860:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003864:	f7ff ff24 	bl	80036b0 <LL_ADC_IsEnabled>
 8003868:	4604      	mov	r4, r0
 800386a:	486e      	ldr	r0, [pc, #440]	; (8003a24 <HAL_ADC_Init+0x2d8>)
 800386c:	f7ff ff20 	bl	80036b0 <LL_ADC_IsEnabled>
 8003870:	4603      	mov	r3, r0
 8003872:	4323      	orrs	r3, r4
 8003874:	2b00      	cmp	r3, #0
 8003876:	bf0c      	ite	eq
 8003878:	2301      	moveq	r3, #1
 800387a:	2300      	movne	r3, #0
 800387c:	b2db      	uxtb	r3, r3
 800387e:	e008      	b.n	8003892 <HAL_ADC_Init+0x146>
 8003880:	4869      	ldr	r0, [pc, #420]	; (8003a28 <HAL_ADC_Init+0x2dc>)
 8003882:	f7ff ff15 	bl	80036b0 <LL_ADC_IsEnabled>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	bf0c      	ite	eq
 800388c:	2301      	moveq	r3, #1
 800388e:	2300      	movne	r3, #0
 8003890:	b2db      	uxtb	r3, r3
 8003892:	2b00      	cmp	r3, #0
 8003894:	d012      	beq.n	80038bc <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800389e:	d004      	beq.n	80038aa <HAL_ADC_Init+0x15e>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a5f      	ldr	r2, [pc, #380]	; (8003a24 <HAL_ADC_Init+0x2d8>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d101      	bne.n	80038ae <HAL_ADC_Init+0x162>
 80038aa:	4a60      	ldr	r2, [pc, #384]	; (8003a2c <HAL_ADC_Init+0x2e0>)
 80038ac:	e000      	b.n	80038b0 <HAL_ADC_Init+0x164>
 80038ae:	4a60      	ldr	r2, [pc, #384]	; (8003a30 <HAL_ADC_Init+0x2e4>)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	4619      	mov	r1, r3
 80038b6:	4610      	mov	r0, r2
 80038b8:	f7ff fd2a 	bl	8003310 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	7f5b      	ldrb	r3, [r3, #29]
 80038c0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80038c6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80038cc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80038d2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038da:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80038dc:	4313      	orrs	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d106      	bne.n	80038f8 <HAL_ADC_Init+0x1ac>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ee:	3b01      	subs	r3, #1
 80038f0:	045b      	lsls	r3, r3, #17
 80038f2:	69ba      	ldr	r2, [r7, #24]
 80038f4:	4313      	orrs	r3, r2
 80038f6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d009      	beq.n	8003914 <HAL_ADC_Init+0x1c8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003904:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	4313      	orrs	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68da      	ldr	r2, [r3, #12]
 800391a:	4b46      	ldr	r3, [pc, #280]	; (8003a34 <HAL_ADC_Init+0x2e8>)
 800391c:	4013      	ands	r3, r2
 800391e:	687a      	ldr	r2, [r7, #4]
 8003920:	6812      	ldr	r2, [r2, #0]
 8003922:	69b9      	ldr	r1, [r7, #24]
 8003924:	430b      	orrs	r3, r1
 8003926:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	691b      	ldr	r3, [r3, #16]
 800392e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	430a      	orrs	r2, r1
 800393c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff feee 	bl	8003724 <LL_ADC_INJ_IsConversionOngoing>
 8003948:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d17b      	bne.n	8003a48 <HAL_ADC_Init+0x2fc>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d178      	bne.n	8003a48 <HAL_ADC_Init+0x2fc>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800395a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003962:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003964:	4313      	orrs	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003972:	f023 0302 	bic.w	r3, r3, #2
 8003976:	687a      	ldr	r2, [r7, #4]
 8003978:	6812      	ldr	r2, [r2, #0]
 800397a:	69b9      	ldr	r1, [r7, #24]
 800397c:	430b      	orrs	r3, r1
 800397e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	691b      	ldr	r3, [r3, #16]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d017      	beq.n	80039b8 <HAL_ADC_Init+0x26c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	691a      	ldr	r2, [r3, #16]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003996:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80039a0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80039a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	6911      	ldr	r1, [r2, #16]
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	6812      	ldr	r2, [r2, #0]
 80039b0:	430b      	orrs	r3, r1
 80039b2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80039b6:	e013      	b.n	80039e0 <HAL_ADC_Init+0x294>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	691a      	ldr	r2, [r3, #16]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80039c6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	6812      	ldr	r2, [r2, #0]
 80039d4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80039d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039dc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d126      	bne.n	8003a38 <HAL_ADC_Init+0x2ec>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80039f4:	f023 0304 	bic.w	r3, r3, #4
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003a00:	4311      	orrs	r1, r2
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003a06:	4311      	orrs	r1, r2
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f042 0201 	orr.w	r2, r2, #1
 8003a18:	611a      	str	r2, [r3, #16]
 8003a1a:	e015      	b.n	8003a48 <HAL_ADC_Init+0x2fc>
 8003a1c:	20007868 	.word	0x20007868
 8003a20:	053e2d63 	.word	0x053e2d63
 8003a24:	50000100 	.word	0x50000100
 8003a28:	50000400 	.word	0x50000400
 8003a2c:	50000300 	.word	0x50000300
 8003a30:	50000700 	.word	0x50000700
 8003a34:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	691a      	ldr	r2, [r3, #16]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f022 0201 	bic.w	r2, r2, #1
 8003a46:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d10c      	bne.n	8003a6a <HAL_ADC_Init+0x31e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a56:	f023 010f 	bic.w	r1, r3, #15
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	1e5a      	subs	r2, r3, #1
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	430a      	orrs	r2, r1
 8003a66:	631a      	str	r2, [r3, #48]	; 0x30
 8003a68:	e007      	b.n	8003a7a <HAL_ADC_Init+0x32e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 020f 	bic.w	r2, r2, #15
 8003a78:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a7e:	f023 0303 	bic.w	r3, r3, #3
 8003a82:	f043 0201 	orr.w	r2, r3, #1
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a8a:	e007      	b.n	8003a9c <HAL_ADC_Init+0x350>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a90:	f043 0210 	orr.w	r2, r3, #16
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3724      	adds	r7, #36	; 0x24
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd90      	pop	{r4, r7, pc}
 8003aa6:	bf00      	nop

08003aa8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b086      	sub	sp, #24
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003abc:	d004      	beq.n	8003ac8 <HAL_ADC_Start_DMA+0x20>
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a57      	ldr	r2, [pc, #348]	; (8003c20 <HAL_ADC_Start_DMA+0x178>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d101      	bne.n	8003acc <HAL_ADC_Start_DMA+0x24>
 8003ac8:	4b56      	ldr	r3, [pc, #344]	; (8003c24 <HAL_ADC_Start_DMA+0x17c>)
 8003aca:	e000      	b.n	8003ace <HAL_ADC_Start_DMA+0x26>
 8003acc:	4b56      	ldr	r3, [pc, #344]	; (8003c28 <HAL_ADC_Start_DMA+0x180>)
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff fd7e 	bl	80035d0 <LL_ADC_GetMultimode>
 8003ad4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7ff fe0f 	bl	80036fe <LL_ADC_REG_IsConversionOngoing>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f040 8094 	bne.w	8003c10 <HAL_ADC_Start_DMA+0x168>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d101      	bne.n	8003af6 <HAL_ADC_Start_DMA+0x4e>
 8003af2:	2302      	movs	r3, #2
 8003af4:	e08f      	b.n	8003c16 <HAL_ADC_Start_DMA+0x16e>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a4a      	ldr	r2, [pc, #296]	; (8003c2c <HAL_ADC_Start_DMA+0x184>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d008      	beq.n	8003b1a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d005      	beq.n	8003b1a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	2b05      	cmp	r3, #5
 8003b12:	d002      	beq.n	8003b1a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	2b09      	cmp	r3, #9
 8003b18:	d173      	bne.n	8003c02 <HAL_ADC_Start_DMA+0x15a>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003b1a:	68f8      	ldr	r0, [r7, #12]
 8003b1c:	f000 fcc4 	bl	80044a8 <ADC_Enable>
 8003b20:	4603      	mov	r3, r0
 8003b22:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003b24:	7dfb      	ldrb	r3, [r7, #23]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d166      	bne.n	8003bf8 <HAL_ADC_Start_DMA+0x150>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b2e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003b32:	f023 0301 	bic.w	r3, r3, #1
 8003b36:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a37      	ldr	r2, [pc, #220]	; (8003c20 <HAL_ADC_Start_DMA+0x178>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d002      	beq.n	8003b4e <HAL_ADC_Start_DMA+0xa6>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	e001      	b.n	8003b52 <HAL_ADC_Start_DMA+0xaa>
 8003b4e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	6812      	ldr	r2, [r2, #0]
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d002      	beq.n	8003b60 <HAL_ADC_Start_DMA+0xb8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d105      	bne.n	8003b6c <HAL_ADC_Start_DMA+0xc4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b64:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d006      	beq.n	8003b86 <HAL_ADC_Start_DMA+0xde>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b7c:	f023 0206 	bic.w	r2, r3, #6
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	661a      	str	r2, [r3, #96]	; 0x60
 8003b84:	e002      	b.n	8003b8c <HAL_ADC_Start_DMA+0xe4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b90:	4a27      	ldr	r2, [pc, #156]	; (8003c30 <HAL_ADC_Start_DMA+0x188>)
 8003b92:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b98:	4a26      	ldr	r2, [pc, #152]	; (8003c34 <HAL_ADC_Start_DMA+0x18c>)
 8003b9a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba0:	4a25      	ldr	r2, [pc, #148]	; (8003c38 <HAL_ADC_Start_DMA+0x190>)
 8003ba2:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	221c      	movs	r2, #28
 8003baa:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f042 0210 	orr.w	r2, r2, #16
 8003bc2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	68da      	ldr	r2, [r3, #12]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f042 0201 	orr.w	r2, r2, #1
 8003bd2:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	3340      	adds	r3, #64	; 0x40
 8003bde:	4619      	mov	r1, r3
 8003be0:	68ba      	ldr	r2, [r7, #8]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f001 f850 	bl	8004c88 <HAL_DMA_Start_IT>
 8003be8:	4603      	mov	r3, r0
 8003bea:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f7ff fd70 	bl	80036d6 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003bf6:	e00d      	b.n	8003c14 <HAL_ADC_Start_DMA+0x16c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8003c00:	e008      	b.n	8003c14 <HAL_ADC_Start_DMA+0x16c>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003c0e:	e001      	b.n	8003c14 <HAL_ADC_Start_DMA+0x16c>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003c10:	2302      	movs	r3, #2
 8003c12:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003c14:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3718      	adds	r7, #24
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}
 8003c1e:	bf00      	nop
 8003c20:	50000100 	.word	0x50000100
 8003c24:	50000300 	.word	0x50000300
 8003c28:	50000700 	.word	0x50000700
 8003c2c:	50000400 	.word	0x50000400
 8003c30:	080045d5 	.word	0x080045d5
 8003c34:	080046ad 	.word	0x080046ad
 8003c38:	080046c9 	.word	0x080046c9

08003c3c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b0b6      	sub	sp, #216	; 0xd8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
 8003c58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003c60:	2300      	movs	r3, #0
 8003c62:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d102      	bne.n	8003c74 <HAL_ADC_ConfigChannel+0x24>
 8003c6e:	2302      	movs	r3, #2
 8003c70:	f000 bc04 	b.w	800447c <HAL_ADC_ConfigChannel+0x82c>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f7ff fd3c 	bl	80036fe <LL_ADC_REG_IsConversionOngoing>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f040 83e8 	bne.w	800445e <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6818      	ldr	r0, [r3, #0]
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	6859      	ldr	r1, [r3, #4]
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	f7ff fc1d 	bl	80034da <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7ff fd2a 	bl	80036fe <LL_ADC_REG_IsConversionOngoing>
 8003caa:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f7ff fd36 	bl	8003724 <LL_ADC_INJ_IsConversionOngoing>
 8003cb8:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003cbc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	f040 81d9 	bne.w	8004078 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003cc6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	f040 81d4 	bne.w	8004078 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003cd8:	d10f      	bne.n	8003cfa <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6818      	ldr	r0, [r3, #0]
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	f7ff fc24 	bl	8003532 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7ff fbcb 	bl	800348e <LL_ADC_SetSamplingTimeCommonConfig>
 8003cf8:	e00e      	b.n	8003d18 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6818      	ldr	r0, [r3, #0]
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	6819      	ldr	r1, [r3, #0]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	461a      	mov	r2, r3
 8003d08:	f7ff fc13 	bl	8003532 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	2100      	movs	r1, #0
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7ff fbbb 	bl	800348e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	695a      	ldr	r2, [r3, #20]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	08db      	lsrs	r3, r3, #3
 8003d24:	f003 0303 	and.w	r3, r3, #3
 8003d28:	005b      	lsls	r3, r3, #1
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	2b04      	cmp	r3, #4
 8003d38:	d022      	beq.n	8003d80 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6818      	ldr	r0, [r3, #0]
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	6919      	ldr	r1, [r3, #16]
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003d4a:	f7ff fb15 	bl	8003378 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6818      	ldr	r0, [r3, #0]
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	6919      	ldr	r1, [r3, #16]
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	699b      	ldr	r3, [r3, #24]
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	f7ff fb61 	bl	8003422 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6818      	ldr	r0, [r3, #0]
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d102      	bne.n	8003d76 <HAL_ADC_ConfigChannel+0x126>
 8003d70:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d74:	e000      	b.n	8003d78 <HAL_ADC_ConfigChannel+0x128>
 8003d76:	2300      	movs	r3, #0
 8003d78:	461a      	mov	r2, r3
 8003d7a:	f7ff fb6d 	bl	8003458 <LL_ADC_SetOffsetSaturation>
 8003d7e:	e17b      	b.n	8004078 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2100      	movs	r1, #0
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7ff fb1a 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d10a      	bne.n	8003dac <HAL_ADC_ConfigChannel+0x15c>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7ff fb0f 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8003da2:	4603      	mov	r3, r0
 8003da4:	0e9b      	lsrs	r3, r3, #26
 8003da6:	f003 021f 	and.w	r2, r3, #31
 8003daa:	e01e      	b.n	8003dea <HAL_ADC_ConfigChannel+0x19a>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2100      	movs	r1, #0
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7ff fb04 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8003db8:	4603      	mov	r3, r0
 8003dba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dbe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003dc2:	fa93 f3a3 	rbit	r3, r3
 8003dc6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003dca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003dce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003dd2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003dda:	2320      	movs	r3, #32
 8003ddc:	e004      	b.n	8003de8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003dde:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003de2:	fab3 f383 	clz	r3, r3
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d105      	bne.n	8003e02 <HAL_ADC_ConfigChannel+0x1b2>
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	0e9b      	lsrs	r3, r3, #26
 8003dfc:	f003 031f 	and.w	r3, r3, #31
 8003e00:	e018      	b.n	8003e34 <HAL_ADC_ConfigChannel+0x1e4>
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003e0e:	fa93 f3a3 	rbit	r3, r3
 8003e12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003e16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003e1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003e1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d101      	bne.n	8003e2a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003e26:	2320      	movs	r3, #32
 8003e28:	e004      	b.n	8003e34 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003e2a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003e2e:	fab3 f383 	clz	r3, r3
 8003e32:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d106      	bne.n	8003e46 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	2100      	movs	r1, #0
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff fad3 	bl	80033ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2101      	movs	r1, #1
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7ff fab7 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8003e52:	4603      	mov	r3, r0
 8003e54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d10a      	bne.n	8003e72 <HAL_ADC_ConfigChannel+0x222>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2101      	movs	r1, #1
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7ff faac 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	0e9b      	lsrs	r3, r3, #26
 8003e6c:	f003 021f 	and.w	r2, r3, #31
 8003e70:	e01e      	b.n	8003eb0 <HAL_ADC_ConfigChannel+0x260>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2101      	movs	r1, #1
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7ff faa1 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e84:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003e88:	fa93 f3a3 	rbit	r3, r3
 8003e8c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003e90:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003e94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003e98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003ea0:	2320      	movs	r3, #32
 8003ea2:	e004      	b.n	8003eae <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003ea4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003ea8:	fab3 f383 	clz	r3, r3
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d105      	bne.n	8003ec8 <HAL_ADC_ConfigChannel+0x278>
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	0e9b      	lsrs	r3, r3, #26
 8003ec2:	f003 031f 	and.w	r3, r3, #31
 8003ec6:	e018      	b.n	8003efa <HAL_ADC_ConfigChannel+0x2aa>
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ed4:	fa93 f3a3 	rbit	r3, r3
 8003ed8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003edc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003ee0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003ee4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d101      	bne.n	8003ef0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003eec:	2320      	movs	r3, #32
 8003eee:	e004      	b.n	8003efa <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003ef0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ef4:	fab3 f383 	clz	r3, r3
 8003ef8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d106      	bne.n	8003f0c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2200      	movs	r2, #0
 8003f04:	2101      	movs	r1, #1
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7ff fa70 	bl	80033ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2102      	movs	r1, #2
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7ff fa54 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10a      	bne.n	8003f38 <HAL_ADC_ConfigChannel+0x2e8>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2102      	movs	r1, #2
 8003f28:	4618      	mov	r0, r3
 8003f2a:	f7ff fa49 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	0e9b      	lsrs	r3, r3, #26
 8003f32:	f003 021f 	and.w	r2, r3, #31
 8003f36:	e01e      	b.n	8003f76 <HAL_ADC_ConfigChannel+0x326>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2102      	movs	r1, #2
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7ff fa3e 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8003f44:	4603      	mov	r3, r0
 8003f46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003f4e:	fa93 f3a3 	rbit	r3, r3
 8003f52:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003f56:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003f5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003f5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003f66:	2320      	movs	r3, #32
 8003f68:	e004      	b.n	8003f74 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003f6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003f6e:	fab3 f383 	clz	r3, r3
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d105      	bne.n	8003f8e <HAL_ADC_ConfigChannel+0x33e>
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	0e9b      	lsrs	r3, r3, #26
 8003f88:	f003 031f 	and.w	r3, r3, #31
 8003f8c:	e016      	b.n	8003fbc <HAL_ADC_ConfigChannel+0x36c>
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003f9a:	fa93 f3a3 	rbit	r3, r3
 8003f9e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003fa0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003fa2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003fa6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003fae:	2320      	movs	r3, #32
 8003fb0:	e004      	b.n	8003fbc <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003fb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003fb6:	fab3 f383 	clz	r3, r3
 8003fba:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d106      	bne.n	8003fce <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	2102      	movs	r1, #2
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f7ff fa0f 	bl	80033ec <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2103      	movs	r1, #3
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7ff f9f3 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d10a      	bne.n	8003ffa <HAL_ADC_ConfigChannel+0x3aa>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2103      	movs	r1, #3
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7ff f9e8 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	0e9b      	lsrs	r3, r3, #26
 8003ff4:	f003 021f 	and.w	r2, r3, #31
 8003ff8:	e017      	b.n	800402a <HAL_ADC_ConfigChannel+0x3da>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2103      	movs	r1, #3
 8004000:	4618      	mov	r0, r3
 8004002:	f7ff f9dd 	bl	80033c0 <LL_ADC_GetOffsetChannel>
 8004006:	4603      	mov	r3, r0
 8004008:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800400a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800400c:	fa93 f3a3 	rbit	r3, r3
 8004010:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004012:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004014:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004016:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004018:	2b00      	cmp	r3, #0
 800401a:	d101      	bne.n	8004020 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800401c:	2320      	movs	r3, #32
 800401e:	e003      	b.n	8004028 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004020:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004022:	fab3 f383 	clz	r3, r3
 8004026:	b2db      	uxtb	r3, r3
 8004028:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004032:	2b00      	cmp	r3, #0
 8004034:	d105      	bne.n	8004042 <HAL_ADC_ConfigChannel+0x3f2>
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	0e9b      	lsrs	r3, r3, #26
 800403c:	f003 031f 	and.w	r3, r3, #31
 8004040:	e011      	b.n	8004066 <HAL_ADC_ConfigChannel+0x416>
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004048:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800404a:	fa93 f3a3 	rbit	r3, r3
 800404e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004050:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004052:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004054:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004056:	2b00      	cmp	r3, #0
 8004058:	d101      	bne.n	800405e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800405a:	2320      	movs	r3, #32
 800405c:	e003      	b.n	8004066 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800405e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004060:	fab3 f383 	clz	r3, r3
 8004064:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004066:	429a      	cmp	r2, r3
 8004068:	d106      	bne.n	8004078 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2200      	movs	r2, #0
 8004070:	2103      	movs	r1, #3
 8004072:	4618      	mov	r0, r3
 8004074:	f7ff f9ba 	bl	80033ec <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4618      	mov	r0, r3
 800407e:	f7ff fb17 	bl	80036b0 <LL_ADC_IsEnabled>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	f040 813d 	bne.w	8004304 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6818      	ldr	r0, [r3, #0]
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	6819      	ldr	r1, [r3, #0]
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	461a      	mov	r2, r3
 8004098:	f7ff fa76 	bl	8003588 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	4aa2      	ldr	r2, [pc, #648]	; (800432c <HAL_ADC_ConfigChannel+0x6dc>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	f040 812e 	bne.w	8004304 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10b      	bne.n	80040d0 <HAL_ADC_ConfigChannel+0x480>
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	0e9b      	lsrs	r3, r3, #26
 80040be:	3301      	adds	r3, #1
 80040c0:	f003 031f 	and.w	r3, r3, #31
 80040c4:	2b09      	cmp	r3, #9
 80040c6:	bf94      	ite	ls
 80040c8:	2301      	movls	r3, #1
 80040ca:	2300      	movhi	r3, #0
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	e019      	b.n	8004104 <HAL_ADC_ConfigChannel+0x4b4>
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040d8:	fa93 f3a3 	rbit	r3, r3
 80040dc:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80040de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040e0:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80040e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80040e8:	2320      	movs	r3, #32
 80040ea:	e003      	b.n	80040f4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80040ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80040ee:	fab3 f383 	clz	r3, r3
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	3301      	adds	r3, #1
 80040f6:	f003 031f 	and.w	r3, r3, #31
 80040fa:	2b09      	cmp	r3, #9
 80040fc:	bf94      	ite	ls
 80040fe:	2301      	movls	r3, #1
 8004100:	2300      	movhi	r3, #0
 8004102:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004104:	2b00      	cmp	r3, #0
 8004106:	d079      	beq.n	80041fc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004110:	2b00      	cmp	r3, #0
 8004112:	d107      	bne.n	8004124 <HAL_ADC_ConfigChannel+0x4d4>
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	0e9b      	lsrs	r3, r3, #26
 800411a:	3301      	adds	r3, #1
 800411c:	069b      	lsls	r3, r3, #26
 800411e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004122:	e015      	b.n	8004150 <HAL_ADC_ConfigChannel+0x500>
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800412a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800412c:	fa93 f3a3 	rbit	r3, r3
 8004130:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004132:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004134:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004136:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004138:	2b00      	cmp	r3, #0
 800413a:	d101      	bne.n	8004140 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800413c:	2320      	movs	r3, #32
 800413e:	e003      	b.n	8004148 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004140:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004142:	fab3 f383 	clz	r3, r3
 8004146:	b2db      	uxtb	r3, r3
 8004148:	3301      	adds	r3, #1
 800414a:	069b      	lsls	r3, r3, #26
 800414c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004158:	2b00      	cmp	r3, #0
 800415a:	d109      	bne.n	8004170 <HAL_ADC_ConfigChannel+0x520>
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	0e9b      	lsrs	r3, r3, #26
 8004162:	3301      	adds	r3, #1
 8004164:	f003 031f 	and.w	r3, r3, #31
 8004168:	2101      	movs	r1, #1
 800416a:	fa01 f303 	lsl.w	r3, r1, r3
 800416e:	e017      	b.n	80041a0 <HAL_ADC_ConfigChannel+0x550>
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004176:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004178:	fa93 f3a3 	rbit	r3, r3
 800417c:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800417e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004180:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004182:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004184:	2b00      	cmp	r3, #0
 8004186:	d101      	bne.n	800418c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004188:	2320      	movs	r3, #32
 800418a:	e003      	b.n	8004194 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800418c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800418e:	fab3 f383 	clz	r3, r3
 8004192:	b2db      	uxtb	r3, r3
 8004194:	3301      	adds	r3, #1
 8004196:	f003 031f 	and.w	r3, r3, #31
 800419a:	2101      	movs	r1, #1
 800419c:	fa01 f303 	lsl.w	r3, r1, r3
 80041a0:	ea42 0103 	orr.w	r1, r2, r3
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d10a      	bne.n	80041c6 <HAL_ADC_ConfigChannel+0x576>
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	0e9b      	lsrs	r3, r3, #26
 80041b6:	3301      	adds	r3, #1
 80041b8:	f003 021f 	and.w	r2, r3, #31
 80041bc:	4613      	mov	r3, r2
 80041be:	005b      	lsls	r3, r3, #1
 80041c0:	4413      	add	r3, r2
 80041c2:	051b      	lsls	r3, r3, #20
 80041c4:	e018      	b.n	80041f8 <HAL_ADC_ConfigChannel+0x5a8>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ce:	fa93 f3a3 	rbit	r3, r3
 80041d2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80041d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80041d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80041de:	2320      	movs	r3, #32
 80041e0:	e003      	b.n	80041ea <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80041e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041e4:	fab3 f383 	clz	r3, r3
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	3301      	adds	r3, #1
 80041ec:	f003 021f 	and.w	r2, r3, #31
 80041f0:	4613      	mov	r3, r2
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	4413      	add	r3, r2
 80041f6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041f8:	430b      	orrs	r3, r1
 80041fa:	e07e      	b.n	80042fa <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004204:	2b00      	cmp	r3, #0
 8004206:	d107      	bne.n	8004218 <HAL_ADC_ConfigChannel+0x5c8>
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	0e9b      	lsrs	r3, r3, #26
 800420e:	3301      	adds	r3, #1
 8004210:	069b      	lsls	r3, r3, #26
 8004212:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004216:	e015      	b.n	8004244 <HAL_ADC_ConfigChannel+0x5f4>
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800421e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004220:	fa93 f3a3 	rbit	r3, r3
 8004224:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004228:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800422a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800422c:	2b00      	cmp	r3, #0
 800422e:	d101      	bne.n	8004234 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004230:	2320      	movs	r3, #32
 8004232:	e003      	b.n	800423c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004236:	fab3 f383 	clz	r3, r3
 800423a:	b2db      	uxtb	r3, r3
 800423c:	3301      	adds	r3, #1
 800423e:	069b      	lsls	r3, r3, #26
 8004240:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800424c:	2b00      	cmp	r3, #0
 800424e:	d109      	bne.n	8004264 <HAL_ADC_ConfigChannel+0x614>
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	0e9b      	lsrs	r3, r3, #26
 8004256:	3301      	adds	r3, #1
 8004258:	f003 031f 	and.w	r3, r3, #31
 800425c:	2101      	movs	r1, #1
 800425e:	fa01 f303 	lsl.w	r3, r1, r3
 8004262:	e017      	b.n	8004294 <HAL_ADC_ConfigChannel+0x644>
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800426a:	6a3b      	ldr	r3, [r7, #32]
 800426c:	fa93 f3a3 	rbit	r3, r3
 8004270:	61fb      	str	r3, [r7, #28]
  return result;
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004278:	2b00      	cmp	r3, #0
 800427a:	d101      	bne.n	8004280 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800427c:	2320      	movs	r3, #32
 800427e:	e003      	b.n	8004288 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004282:	fab3 f383 	clz	r3, r3
 8004286:	b2db      	uxtb	r3, r3
 8004288:	3301      	adds	r3, #1
 800428a:	f003 031f 	and.w	r3, r3, #31
 800428e:	2101      	movs	r1, #1
 8004290:	fa01 f303 	lsl.w	r3, r1, r3
 8004294:	ea42 0103 	orr.w	r1, r2, r3
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d10d      	bne.n	80042c0 <HAL_ADC_ConfigChannel+0x670>
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	0e9b      	lsrs	r3, r3, #26
 80042aa:	3301      	adds	r3, #1
 80042ac:	f003 021f 	and.w	r2, r3, #31
 80042b0:	4613      	mov	r3, r2
 80042b2:	005b      	lsls	r3, r3, #1
 80042b4:	4413      	add	r3, r2
 80042b6:	3b1e      	subs	r3, #30
 80042b8:	051b      	lsls	r3, r3, #20
 80042ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80042be:	e01b      	b.n	80042f8 <HAL_ADC_ConfigChannel+0x6a8>
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	fa93 f3a3 	rbit	r3, r3
 80042cc:	613b      	str	r3, [r7, #16]
  return result;
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d101      	bne.n	80042dc <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80042d8:	2320      	movs	r3, #32
 80042da:	e003      	b.n	80042e4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80042dc:	69bb      	ldr	r3, [r7, #24]
 80042de:	fab3 f383 	clz	r3, r3
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	3301      	adds	r3, #1
 80042e6:	f003 021f 	and.w	r2, r3, #31
 80042ea:	4613      	mov	r3, r2
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	4413      	add	r3, r2
 80042f0:	3b1e      	subs	r3, #30
 80042f2:	051b      	lsls	r3, r3, #20
 80042f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042f8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80042fa:	683a      	ldr	r2, [r7, #0]
 80042fc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042fe:	4619      	mov	r1, r3
 8004300:	f7ff f917 	bl	8003532 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	4b09      	ldr	r3, [pc, #36]	; (8004330 <HAL_ADC_ConfigChannel+0x6e0>)
 800430a:	4013      	ands	r3, r2
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 80af 	beq.w	8004470 <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800431a:	d004      	beq.n	8004326 <HAL_ADC_ConfigChannel+0x6d6>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a04      	ldr	r2, [pc, #16]	; (8004334 <HAL_ADC_ConfigChannel+0x6e4>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d10a      	bne.n	800433c <HAL_ADC_ConfigChannel+0x6ec>
 8004326:	4b04      	ldr	r3, [pc, #16]	; (8004338 <HAL_ADC_ConfigChannel+0x6e8>)
 8004328:	e009      	b.n	800433e <HAL_ADC_ConfigChannel+0x6ee>
 800432a:	bf00      	nop
 800432c:	407f0000 	.word	0x407f0000
 8004330:	80080000 	.word	0x80080000
 8004334:	50000100 	.word	0x50000100
 8004338:	50000300 	.word	0x50000300
 800433c:	4b51      	ldr	r3, [pc, #324]	; (8004484 <HAL_ADC_ConfigChannel+0x834>)
 800433e:	4618      	mov	r0, r3
 8004340:	f7ff f80c 	bl	800335c <LL_ADC_GetCommonPathInternalCh>
 8004344:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a4e      	ldr	r2, [pc, #312]	; (8004488 <HAL_ADC_ConfigChannel+0x838>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d004      	beq.n	800435c <HAL_ADC_ConfigChannel+0x70c>
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a4d      	ldr	r2, [pc, #308]	; (800448c <HAL_ADC_ConfigChannel+0x83c>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d134      	bne.n	80043c6 <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800435c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004360:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d12e      	bne.n	80043c6 <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004370:	d17e      	bne.n	8004470 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800437a:	d004      	beq.n	8004386 <HAL_ADC_ConfigChannel+0x736>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	4a43      	ldr	r2, [pc, #268]	; (8004490 <HAL_ADC_ConfigChannel+0x840>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d101      	bne.n	800438a <HAL_ADC_ConfigChannel+0x73a>
 8004386:	4a43      	ldr	r2, [pc, #268]	; (8004494 <HAL_ADC_ConfigChannel+0x844>)
 8004388:	e000      	b.n	800438c <HAL_ADC_ConfigChannel+0x73c>
 800438a:	4a3e      	ldr	r2, [pc, #248]	; (8004484 <HAL_ADC_ConfigChannel+0x834>)
 800438c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004390:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004394:	4619      	mov	r1, r3
 8004396:	4610      	mov	r0, r2
 8004398:	f7fe ffcd 	bl	8003336 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800439c:	4b3e      	ldr	r3, [pc, #248]	; (8004498 <HAL_ADC_ConfigChannel+0x848>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	099b      	lsrs	r3, r3, #6
 80043a2:	4a3e      	ldr	r2, [pc, #248]	; (800449c <HAL_ADC_ConfigChannel+0x84c>)
 80043a4:	fba2 2303 	umull	r2, r3, r2, r3
 80043a8:	099b      	lsrs	r3, r3, #6
 80043aa:	1c5a      	adds	r2, r3, #1
 80043ac:	4613      	mov	r3, r2
 80043ae:	005b      	lsls	r3, r3, #1
 80043b0:	4413      	add	r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80043b6:	e002      	b.n	80043be <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	3b01      	subs	r3, #1
 80043bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d1f9      	bne.n	80043b8 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043c4:	e054      	b.n	8004470 <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a35      	ldr	r2, [pc, #212]	; (80044a0 <HAL_ADC_ConfigChannel+0x850>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d120      	bne.n	8004412 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80043d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80043d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d11a      	bne.n	8004412 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80043e4:	d144      	bne.n	8004470 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80043ee:	d004      	beq.n	80043fa <HAL_ADC_ConfigChannel+0x7aa>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a26      	ldr	r2, [pc, #152]	; (8004490 <HAL_ADC_ConfigChannel+0x840>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d101      	bne.n	80043fe <HAL_ADC_ConfigChannel+0x7ae>
 80043fa:	4a26      	ldr	r2, [pc, #152]	; (8004494 <HAL_ADC_ConfigChannel+0x844>)
 80043fc:	e000      	b.n	8004400 <HAL_ADC_ConfigChannel+0x7b0>
 80043fe:	4a21      	ldr	r2, [pc, #132]	; (8004484 <HAL_ADC_ConfigChannel+0x834>)
 8004400:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004404:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004408:	4619      	mov	r1, r3
 800440a:	4610      	mov	r0, r2
 800440c:	f7fe ff93 	bl	8003336 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004410:	e02e      	b.n	8004470 <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a23      	ldr	r2, [pc, #140]	; (80044a4 <HAL_ADC_ConfigChannel+0x854>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d129      	bne.n	8004470 <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800441c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004420:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d123      	bne.n	8004470 <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a18      	ldr	r2, [pc, #96]	; (8004490 <HAL_ADC_ConfigChannel+0x840>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d01e      	beq.n	8004470 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800443a:	d004      	beq.n	8004446 <HAL_ADC_ConfigChannel+0x7f6>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a13      	ldr	r2, [pc, #76]	; (8004490 <HAL_ADC_ConfigChannel+0x840>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d101      	bne.n	800444a <HAL_ADC_ConfigChannel+0x7fa>
 8004446:	4a13      	ldr	r2, [pc, #76]	; (8004494 <HAL_ADC_ConfigChannel+0x844>)
 8004448:	e000      	b.n	800444c <HAL_ADC_ConfigChannel+0x7fc>
 800444a:	4a0e      	ldr	r2, [pc, #56]	; (8004484 <HAL_ADC_ConfigChannel+0x834>)
 800444c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004450:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004454:	4619      	mov	r1, r3
 8004456:	4610      	mov	r0, r2
 8004458:	f7fe ff6d 	bl	8003336 <LL_ADC_SetCommonPathInternalCh>
 800445c:	e008      	b.n	8004470 <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004462:	f043 0220 	orr.w	r2, r3, #32
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004478:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800447c:	4618      	mov	r0, r3
 800447e:	37d8      	adds	r7, #216	; 0xd8
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}
 8004484:	50000700 	.word	0x50000700
 8004488:	c3210000 	.word	0xc3210000
 800448c:	90c00010 	.word	0x90c00010
 8004490:	50000100 	.word	0x50000100
 8004494:	50000300 	.word	0x50000300
 8004498:	20007868 	.word	0x20007868
 800449c:	053e2d63 	.word	0x053e2d63
 80044a0:	c7520000 	.word	0xc7520000
 80044a4:	cb840000 	.word	0xcb840000

080044a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80044b0:	2300      	movs	r3, #0
 80044b2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7ff f8f9 	bl	80036b0 <LL_ADC_IsEnabled>
 80044be:	4603      	mov	r3, r0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d176      	bne.n	80045b2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689a      	ldr	r2, [r3, #8]
 80044ca:	4b3c      	ldr	r3, [pc, #240]	; (80045bc <ADC_Enable+0x114>)
 80044cc:	4013      	ands	r3, r2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d00d      	beq.n	80044ee <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044d6:	f043 0210 	orr.w	r2, r3, #16
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044e2:	f043 0201 	orr.w	r2, r3, #1
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e062      	b.n	80045b4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4618      	mov	r0, r3
 80044f4:	f7ff f8c8 	bl	8003688 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004500:	d004      	beq.n	800450c <ADC_Enable+0x64>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a2e      	ldr	r2, [pc, #184]	; (80045c0 <ADC_Enable+0x118>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d101      	bne.n	8004510 <ADC_Enable+0x68>
 800450c:	4b2d      	ldr	r3, [pc, #180]	; (80045c4 <ADC_Enable+0x11c>)
 800450e:	e000      	b.n	8004512 <ADC_Enable+0x6a>
 8004510:	4b2d      	ldr	r3, [pc, #180]	; (80045c8 <ADC_Enable+0x120>)
 8004512:	4618      	mov	r0, r3
 8004514:	f7fe ff22 	bl	800335c <LL_ADC_GetCommonPathInternalCh>
 8004518:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800451a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800451e:	2b00      	cmp	r3, #0
 8004520:	d013      	beq.n	800454a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004522:	4b2a      	ldr	r3, [pc, #168]	; (80045cc <ADC_Enable+0x124>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	099b      	lsrs	r3, r3, #6
 8004528:	4a29      	ldr	r2, [pc, #164]	; (80045d0 <ADC_Enable+0x128>)
 800452a:	fba2 2303 	umull	r2, r3, r2, r3
 800452e:	099b      	lsrs	r3, r3, #6
 8004530:	1c5a      	adds	r2, r3, #1
 8004532:	4613      	mov	r3, r2
 8004534:	005b      	lsls	r3, r3, #1
 8004536:	4413      	add	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800453c:	e002      	b.n	8004544 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	3b01      	subs	r3, #1
 8004542:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1f9      	bne.n	800453e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800454a:	f7fe fed5 	bl	80032f8 <HAL_GetTick>
 800454e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004550:	e028      	b.n	80045a4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4618      	mov	r0, r3
 8004558:	f7ff f8aa 	bl	80036b0 <LL_ADC_IsEnabled>
 800455c:	4603      	mov	r3, r0
 800455e:	2b00      	cmp	r3, #0
 8004560:	d104      	bne.n	800456c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff f88e 	bl	8003688 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800456c:	f7fe fec4 	bl	80032f8 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	1ad3      	subs	r3, r2, r3
 8004576:	2b02      	cmp	r3, #2
 8004578:	d914      	bls.n	80045a4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 0301 	and.w	r3, r3, #1
 8004584:	2b01      	cmp	r3, #1
 8004586:	d00d      	beq.n	80045a4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800458c:	f043 0210 	orr.w	r2, r3, #16
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004598:	f043 0201 	orr.w	r2, r3, #1
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e007      	b.n	80045b4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0301 	and.w	r3, r3, #1
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d1cf      	bne.n	8004552 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	8000003f 	.word	0x8000003f
 80045c0:	50000100 	.word	0x50000100
 80045c4:	50000300 	.word	0x50000300
 80045c8:	50000700 	.word	0x50000700
 80045cc:	20007868 	.word	0x20007868
 80045d0:	053e2d63 	.word	0x053e2d63

080045d4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045e0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d14b      	bne.n	8004686 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045f2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0308 	and.w	r3, r3, #8
 8004604:	2b00      	cmp	r3, #0
 8004606:	d021      	beq.n	800464c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4618      	mov	r0, r3
 800460e:	f7fe ff51 	bl	80034b4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d032      	beq.n	800467e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d12b      	bne.n	800467e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800462a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004636:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d11f      	bne.n	800467e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004642:	f043 0201 	orr.w	r2, r3, #1
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	65da      	str	r2, [r3, #92]	; 0x5c
 800464a:	e018      	b.n	800467e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b00      	cmp	r3, #0
 8004658:	d111      	bne.n	800467e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800465e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800466a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d105      	bne.n	800467e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004676:	f043 0201 	orr.w	r2, r3, #1
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f7fe fa9e 	bl	8002bc0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004684:	e00e      	b.n	80046a4 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800468a:	f003 0310 	and.w	r3, r3, #16
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	f7ff fad2 	bl	8003c3c <HAL_ADC_ErrorCallback>
}
 8004698:	e004      	b.n	80046a4 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800469e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	4798      	blx	r3
}
 80046a4:	bf00      	nop
 80046a6:	3710      	adds	r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80046ba:	68f8      	ldr	r0, [r7, #12]
 80046bc:	f7fe f9f2 	bl	8002aa4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80046c0:	bf00      	nop
 80046c2:	3710      	adds	r7, #16
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046d4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046e6:	f043 0204 	orr.w	r2, r3, #4
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80046ee:	68f8      	ldr	r0, [r7, #12]
 80046f0:	f7ff faa4 	bl	8003c3c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80046f4:	bf00      	nop
 80046f6:	3710      	adds	r7, #16
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <LL_ADC_IsEnabled>:
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b01      	cmp	r3, #1
 800470e:	d101      	bne.n	8004714 <LL_ADC_IsEnabled+0x18>
 8004710:	2301      	movs	r3, #1
 8004712:	e000      	b.n	8004716 <LL_ADC_IsEnabled+0x1a>
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <LL_ADC_REG_IsConversionOngoing>:
{
 8004722:	b480      	push	{r7}
 8004724:	b083      	sub	sp, #12
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f003 0304 	and.w	r3, r3, #4
 8004732:	2b04      	cmp	r3, #4
 8004734:	d101      	bne.n	800473a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004736:	2301      	movs	r3, #1
 8004738:	e000      	b.n	800473c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800473a:	2300      	movs	r3, #0
}
 800473c:	4618      	mov	r0, r3
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004748:	b590      	push	{r4, r7, lr}
 800474a:	b0a1      	sub	sp, #132	; 0x84
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004752:	2300      	movs	r3, #0
 8004754:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800475e:	2b01      	cmp	r3, #1
 8004760:	d101      	bne.n	8004766 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004762:	2302      	movs	r3, #2
 8004764:	e0cb      	b.n	80048fe <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800476e:	2300      	movs	r3, #0
 8004770:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004772:	2300      	movs	r3, #0
 8004774:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800477e:	d102      	bne.n	8004786 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004780:	4b61      	ldr	r3, [pc, #388]	; (8004908 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004782:	60bb      	str	r3, [r7, #8]
 8004784:	e001      	b.n	800478a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004786:	2300      	movs	r3, #0
 8004788:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d10b      	bne.n	80047a8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004794:	f043 0220 	orr.w	r2, r3, #32
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e0aa      	b.n	80048fe <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7ff ffb9 	bl	8004722 <LL_ADC_REG_IsConversionOngoing>
 80047b0:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f7ff ffb3 	bl	8004722 <LL_ADC_REG_IsConversionOngoing>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f040 808c 	bne.w	80048dc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80047c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	f040 8088 	bne.w	80048dc <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047d4:	d004      	beq.n	80047e0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a4b      	ldr	r2, [pc, #300]	; (8004908 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d101      	bne.n	80047e4 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 80047e0:	4b4a      	ldr	r3, [pc, #296]	; (800490c <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 80047e2:	e000      	b.n	80047e6 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 80047e4:	4b4a      	ldr	r3, [pc, #296]	; (8004910 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 80047e6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d041      	beq.n	8004874 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80047f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	6859      	ldr	r1, [r3, #4]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004802:	035b      	lsls	r3, r3, #13
 8004804:	430b      	orrs	r3, r1
 8004806:	431a      	orrs	r2, r3
 8004808:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800480a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004814:	d004      	beq.n	8004820 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a3b      	ldr	r2, [pc, #236]	; (8004908 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d10f      	bne.n	8004840 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8004820:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004824:	f7ff ff6a 	bl	80046fc <LL_ADC_IsEnabled>
 8004828:	4604      	mov	r4, r0
 800482a:	4837      	ldr	r0, [pc, #220]	; (8004908 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800482c:	f7ff ff66 	bl	80046fc <LL_ADC_IsEnabled>
 8004830:	4603      	mov	r3, r0
 8004832:	4323      	orrs	r3, r4
 8004834:	2b00      	cmp	r3, #0
 8004836:	bf0c      	ite	eq
 8004838:	2301      	moveq	r3, #1
 800483a:	2300      	movne	r3, #0
 800483c:	b2db      	uxtb	r3, r3
 800483e:	e008      	b.n	8004852 <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 8004840:	4834      	ldr	r0, [pc, #208]	; (8004914 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8004842:	f7ff ff5b 	bl	80046fc <LL_ADC_IsEnabled>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	bf0c      	ite	eq
 800484c:	2301      	moveq	r3, #1
 800484e:	2300      	movne	r3, #0
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d04c      	beq.n	80048f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004856:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800485e:	f023 030f 	bic.w	r3, r3, #15
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	6811      	ldr	r1, [r2, #0]
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	6892      	ldr	r2, [r2, #8]
 800486a:	430a      	orrs	r2, r1
 800486c:	431a      	orrs	r2, r3
 800486e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004870:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004872:	e03d      	b.n	80048f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004874:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800487c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800487e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004888:	d004      	beq.n	8004894 <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a1e      	ldr	r2, [pc, #120]	; (8004908 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d10f      	bne.n	80048b4 <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 8004894:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004898:	f7ff ff30 	bl	80046fc <LL_ADC_IsEnabled>
 800489c:	4604      	mov	r4, r0
 800489e:	481a      	ldr	r0, [pc, #104]	; (8004908 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80048a0:	f7ff ff2c 	bl	80046fc <LL_ADC_IsEnabled>
 80048a4:	4603      	mov	r3, r0
 80048a6:	4323      	orrs	r3, r4
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	bf0c      	ite	eq
 80048ac:	2301      	moveq	r3, #1
 80048ae:	2300      	movne	r3, #0
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	e008      	b.n	80048c6 <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 80048b4:	4817      	ldr	r0, [pc, #92]	; (8004914 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80048b6:	f7ff ff21 	bl	80046fc <LL_ADC_IsEnabled>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	bf0c      	ite	eq
 80048c0:	2301      	moveq	r3, #1
 80048c2:	2300      	movne	r3, #0
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d012      	beq.n	80048f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80048ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80048d2:	f023 030f 	bic.w	r3, r3, #15
 80048d6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80048d8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80048da:	e009      	b.n	80048f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048e0:	f043 0220 	orr.w	r2, r3, #32
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80048ee:	e000      	b.n	80048f2 <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80048f0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80048fa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3784      	adds	r7, #132	; 0x84
 8004902:	46bd      	mov	sp, r7
 8004904:	bd90      	pop	{r4, r7, pc}
 8004906:	bf00      	nop
 8004908:	50000100 	.word	0x50000100
 800490c:	50000300 	.word	0x50000300
 8004910:	50000700 	.word	0x50000700
 8004914:	50000400 	.word	0x50000400

08004918 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f003 0307 	and.w	r3, r3, #7
 8004926:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004928:	4b0c      	ldr	r3, [pc, #48]	; (800495c <__NVIC_SetPriorityGrouping+0x44>)
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004934:	4013      	ands	r3, r2
 8004936:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004940:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004944:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004948:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800494a:	4a04      	ldr	r2, [pc, #16]	; (800495c <__NVIC_SetPriorityGrouping+0x44>)
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	60d3      	str	r3, [r2, #12]
}
 8004950:	bf00      	nop
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	e000ed00 	.word	0xe000ed00

08004960 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004960:	b480      	push	{r7}
 8004962:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004964:	4b04      	ldr	r3, [pc, #16]	; (8004978 <__NVIC_GetPriorityGrouping+0x18>)
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	0a1b      	lsrs	r3, r3, #8
 800496a:	f003 0307 	and.w	r3, r3, #7
}
 800496e:	4618      	mov	r0, r3
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr
 8004978:	e000ed00 	.word	0xe000ed00

0800497c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	4603      	mov	r3, r0
 8004984:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800498a:	2b00      	cmp	r3, #0
 800498c:	db0b      	blt.n	80049a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800498e:	79fb      	ldrb	r3, [r7, #7]
 8004990:	f003 021f 	and.w	r2, r3, #31
 8004994:	4907      	ldr	r1, [pc, #28]	; (80049b4 <__NVIC_EnableIRQ+0x38>)
 8004996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800499a:	095b      	lsrs	r3, r3, #5
 800499c:	2001      	movs	r0, #1
 800499e:	fa00 f202 	lsl.w	r2, r0, r2
 80049a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80049a6:	bf00      	nop
 80049a8:	370c      	adds	r7, #12
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	e000e100 	.word	0xe000e100

080049b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	4603      	mov	r3, r0
 80049c0:	6039      	str	r1, [r7, #0]
 80049c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	db0a      	blt.n	80049e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	b2da      	uxtb	r2, r3
 80049d0:	490c      	ldr	r1, [pc, #48]	; (8004a04 <__NVIC_SetPriority+0x4c>)
 80049d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d6:	0112      	lsls	r2, r2, #4
 80049d8:	b2d2      	uxtb	r2, r2
 80049da:	440b      	add	r3, r1
 80049dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049e0:	e00a      	b.n	80049f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	b2da      	uxtb	r2, r3
 80049e6:	4908      	ldr	r1, [pc, #32]	; (8004a08 <__NVIC_SetPriority+0x50>)
 80049e8:	79fb      	ldrb	r3, [r7, #7]
 80049ea:	f003 030f 	and.w	r3, r3, #15
 80049ee:	3b04      	subs	r3, #4
 80049f0:	0112      	lsls	r2, r2, #4
 80049f2:	b2d2      	uxtb	r2, r2
 80049f4:	440b      	add	r3, r1
 80049f6:	761a      	strb	r2, [r3, #24]
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr
 8004a04:	e000e100 	.word	0xe000e100
 8004a08:	e000ed00 	.word	0xe000ed00

08004a0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b089      	sub	sp, #36	; 0x24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f003 0307 	and.w	r3, r3, #7
 8004a1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	f1c3 0307 	rsb	r3, r3, #7
 8004a26:	2b04      	cmp	r3, #4
 8004a28:	bf28      	it	cs
 8004a2a:	2304      	movcs	r3, #4
 8004a2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	3304      	adds	r3, #4
 8004a32:	2b06      	cmp	r3, #6
 8004a34:	d902      	bls.n	8004a3c <NVIC_EncodePriority+0x30>
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	3b03      	subs	r3, #3
 8004a3a:	e000      	b.n	8004a3e <NVIC_EncodePriority+0x32>
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a40:	f04f 32ff 	mov.w	r2, #4294967295
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4a:	43da      	mvns	r2, r3
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	401a      	ands	r2, r3
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a54:	f04f 31ff 	mov.w	r1, #4294967295
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a5e:	43d9      	mvns	r1, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a64:	4313      	orrs	r3, r2
         );
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3724      	adds	r7, #36	; 0x24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
	...

08004a74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a84:	d301      	bcc.n	8004a8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a86:	2301      	movs	r3, #1
 8004a88:	e00f      	b.n	8004aaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a8a:	4a0a      	ldr	r2, [pc, #40]	; (8004ab4 <SysTick_Config+0x40>)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a92:	210f      	movs	r1, #15
 8004a94:	f04f 30ff 	mov.w	r0, #4294967295
 8004a98:	f7ff ff8e 	bl	80049b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a9c:	4b05      	ldr	r3, [pc, #20]	; (8004ab4 <SysTick_Config+0x40>)
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004aa2:	4b04      	ldr	r3, [pc, #16]	; (8004ab4 <SysTick_Config+0x40>)
 8004aa4:	2207      	movs	r2, #7
 8004aa6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3708      	adds	r7, #8
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	e000e010 	.word	0xe000e010

08004ab8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b082      	sub	sp, #8
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f7ff ff29 	bl	8004918 <__NVIC_SetPriorityGrouping>
}
 8004ac6:	bf00      	nop
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b086      	sub	sp, #24
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	60b9      	str	r1, [r7, #8]
 8004ad8:	607a      	str	r2, [r7, #4]
 8004ada:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004adc:	f7ff ff40 	bl	8004960 <__NVIC_GetPriorityGrouping>
 8004ae0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	68b9      	ldr	r1, [r7, #8]
 8004ae6:	6978      	ldr	r0, [r7, #20]
 8004ae8:	f7ff ff90 	bl	8004a0c <NVIC_EncodePriority>
 8004aec:	4602      	mov	r2, r0
 8004aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004af2:	4611      	mov	r1, r2
 8004af4:	4618      	mov	r0, r3
 8004af6:	f7ff ff5f 	bl	80049b8 <__NVIC_SetPriority>
}
 8004afa:	bf00      	nop
 8004afc:	3718      	adds	r7, #24
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b02:	b580      	push	{r7, lr}
 8004b04:	b082      	sub	sp, #8
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	4603      	mov	r3, r0
 8004b0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b10:	4618      	mov	r0, r3
 8004b12:	f7ff ff33 	bl	800497c <__NVIC_EnableIRQ>
}
 8004b16:	bf00      	nop
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b082      	sub	sp, #8
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f7ff ffa4 	bl	8004a74 <SysTick_Config>
 8004b2c:	4603      	mov	r3, r0
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3708      	adds	r7, #8
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
	...

08004b38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d101      	bne.n	8004b4a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e08d      	b.n	8004c66 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	461a      	mov	r2, r3
 8004b50:	4b47      	ldr	r3, [pc, #284]	; (8004c70 <HAL_DMA_Init+0x138>)
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d80f      	bhi.n	8004b76 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	4b45      	ldr	r3, [pc, #276]	; (8004c74 <HAL_DMA_Init+0x13c>)
 8004b5e:	4413      	add	r3, r2
 8004b60:	4a45      	ldr	r2, [pc, #276]	; (8004c78 <HAL_DMA_Init+0x140>)
 8004b62:	fba2 2303 	umull	r2, r3, r2, r3
 8004b66:	091b      	lsrs	r3, r3, #4
 8004b68:	009a      	lsls	r2, r3, #2
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a42      	ldr	r2, [pc, #264]	; (8004c7c <HAL_DMA_Init+0x144>)
 8004b72:	641a      	str	r2, [r3, #64]	; 0x40
 8004b74:	e00e      	b.n	8004b94 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	4b40      	ldr	r3, [pc, #256]	; (8004c80 <HAL_DMA_Init+0x148>)
 8004b7e:	4413      	add	r3, r2
 8004b80:	4a3d      	ldr	r2, [pc, #244]	; (8004c78 <HAL_DMA_Init+0x140>)
 8004b82:	fba2 2303 	umull	r2, r3, r2, r3
 8004b86:	091b      	lsrs	r3, r3, #4
 8004b88:	009a      	lsls	r2, r3, #2
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a3c      	ldr	r2, [pc, #240]	; (8004c84 <HAL_DMA_Init+0x14c>)
 8004b92:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2202      	movs	r2, #2
 8004b98:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004baa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004bb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	699b      	ldr	r3, [r3, #24]
 8004bca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a1b      	ldr	r3, [r3, #32]
 8004bd6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004bd8:	68fa      	ldr	r2, [r7, #12]
 8004bda:	4313      	orrs	r3, r2
 8004bdc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68fa      	ldr	r2, [r7, #12]
 8004be4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 f9b6 	bl	8004f58 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bf4:	d102      	bne.n	8004bfc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685a      	ldr	r2, [r3, #4]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c04:	b2d2      	uxtb	r2, r2
 8004c06:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004c10:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d010      	beq.n	8004c3c <HAL_DMA_Init+0x104>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	d80c      	bhi.n	8004c3c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 f9d6 	bl	8004fd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004c38:	605a      	str	r2, [r3, #4]
 8004c3a:	e008      	b.n	8004c4e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	40020407 	.word	0x40020407
 8004c74:	bffdfff8 	.word	0xbffdfff8
 8004c78:	cccccccd 	.word	0xcccccccd
 8004c7c:	40020000 	.word	0x40020000
 8004c80:	bffdfbf8 	.word	0xbffdfbf8
 8004c84:	40020400 	.word	0x40020400

08004c88 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b086      	sub	sp, #24
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	607a      	str	r2, [r7, #4]
 8004c94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c96:	2300      	movs	r3, #0
 8004c98:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d101      	bne.n	8004ca8 <HAL_DMA_Start_IT+0x20>
 8004ca4:	2302      	movs	r3, #2
 8004ca6:	e066      	b.n	8004d76 <HAL_DMA_Start_IT+0xee>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d155      	bne.n	8004d68 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2202      	movs	r2, #2
 8004cc0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f022 0201 	bic.w	r2, r2, #1
 8004cd8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	68b9      	ldr	r1, [r7, #8]
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f000 f8fb 	bl	8004edc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d008      	beq.n	8004d00 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f042 020e 	orr.w	r2, r2, #14
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	e00f      	b.n	8004d20 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f022 0204 	bic.w	r2, r2, #4
 8004d0e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f042 020a 	orr.w	r2, r2, #10
 8004d1e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d007      	beq.n	8004d3e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d32:	681a      	ldr	r2, [r3, #0]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d3c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d007      	beq.n	8004d56 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d54:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f042 0201 	orr.w	r2, r2, #1
 8004d64:	601a      	str	r2, [r3, #0]
 8004d66:	e005      	b.n	8004d74 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004d70:	2302      	movs	r3, #2
 8004d72:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3718      	adds	r7, #24
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d7e:	b580      	push	{r7, lr}
 8004d80:	b084      	sub	sp, #16
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d9a:	f003 031f 	and.w	r3, r3, #31
 8004d9e:	2204      	movs	r2, #4
 8004da0:	409a      	lsls	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	4013      	ands	r3, r2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d026      	beq.n	8004df8 <HAL_DMA_IRQHandler+0x7a>
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	f003 0304 	and.w	r3, r3, #4
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d021      	beq.n	8004df8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0320 	and.w	r3, r3, #32
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d107      	bne.n	8004dd2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f022 0204 	bic.w	r2, r2, #4
 8004dd0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd6:	f003 021f 	and.w	r2, r3, #31
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dde:	2104      	movs	r1, #4
 8004de0:	fa01 f202 	lsl.w	r2, r1, r2
 8004de4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d071      	beq.n	8004ed2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004df6:	e06c      	b.n	8004ed2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dfc:	f003 031f 	and.w	r3, r3, #31
 8004e00:	2202      	movs	r2, #2
 8004e02:	409a      	lsls	r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	4013      	ands	r3, r2
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d02e      	beq.n	8004e6a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d029      	beq.n	8004e6a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0320 	and.w	r3, r3, #32
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d10b      	bne.n	8004e3c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f022 020a 	bic.w	r2, r2, #10
 8004e32:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e40:	f003 021f 	and.w	r2, r3, #31
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e48:	2102      	movs	r1, #2
 8004e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8004e4e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d038      	beq.n	8004ed2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004e68:	e033      	b.n	8004ed2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e6e:	f003 031f 	and.w	r3, r3, #31
 8004e72:	2208      	movs	r2, #8
 8004e74:	409a      	lsls	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	4013      	ands	r3, r2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d02a      	beq.n	8004ed4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	f003 0308 	and.w	r3, r3, #8
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d025      	beq.n	8004ed4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f022 020e 	bic.w	r2, r2, #14
 8004e96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e9c:	f003 021f 	and.w	r2, r3, #31
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea4:	2101      	movs	r1, #1
 8004ea6:	fa01 f202 	lsl.w	r2, r1, r2
 8004eaa:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d004      	beq.n	8004ed4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004ed2:	bf00      	nop
 8004ed4:	bf00      	nop
}
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
 8004ee8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004eee:	68fa      	ldr	r2, [r7, #12]
 8004ef0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004ef2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d004      	beq.n	8004f06 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f00:	68fa      	ldr	r2, [r7, #12]
 8004f02:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004f04:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f0a:	f003 021f 	and.w	r2, r3, #31
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f12:	2101      	movs	r1, #1
 8004f14:	fa01 f202 	lsl.w	r2, r1, r2
 8004f18:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	683a      	ldr	r2, [r7, #0]
 8004f20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	2b10      	cmp	r3, #16
 8004f28:	d108      	bne.n	8004f3c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004f3a:	e007      	b.n	8004f4c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	60da      	str	r2, [r3, #12]
}
 8004f4c:	bf00      	nop
 8004f4e:	3714      	adds	r7, #20
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b087      	sub	sp, #28
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	461a      	mov	r2, r3
 8004f66:	4b16      	ldr	r3, [pc, #88]	; (8004fc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d802      	bhi.n	8004f72 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004f6c:	4b15      	ldr	r3, [pc, #84]	; (8004fc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004f6e:	617b      	str	r3, [r7, #20]
 8004f70:	e001      	b.n	8004f76 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004f72:	4b15      	ldr	r3, [pc, #84]	; (8004fc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004f74:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	3b08      	subs	r3, #8
 8004f82:	4a12      	ldr	r2, [pc, #72]	; (8004fcc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004f84:	fba2 2303 	umull	r2, r3, r2, r3
 8004f88:	091b      	lsrs	r3, r3, #4
 8004f8a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f90:	089b      	lsrs	r3, r3, #2
 8004f92:	009a      	lsls	r2, r3, #2
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	4413      	add	r3, r2
 8004f98:	461a      	mov	r2, r3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a0b      	ldr	r2, [pc, #44]	; (8004fd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004fa2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f003 031f 	and.w	r3, r3, #31
 8004faa:	2201      	movs	r2, #1
 8004fac:	409a      	lsls	r2, r3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004fb2:	bf00      	nop
 8004fb4:	371c      	adds	r7, #28
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	40020407 	.word	0x40020407
 8004fc4:	40020800 	.word	0x40020800
 8004fc8:	40020820 	.word	0x40020820
 8004fcc:	cccccccd 	.word	0xcccccccd
 8004fd0:	40020880 	.word	0x40020880

08004fd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004fe4:	68fa      	ldr	r2, [r7, #12]
 8004fe6:	4b0b      	ldr	r3, [pc, #44]	; (8005014 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004fe8:	4413      	add	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	461a      	mov	r2, r3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a08      	ldr	r2, [pc, #32]	; (8005018 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004ff6:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	f003 031f 	and.w	r3, r3, #31
 8005000:	2201      	movs	r2, #1
 8005002:	409a      	lsls	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8005008:	bf00      	nop
 800500a:	3714      	adds	r7, #20
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr
 8005014:	1000823f 	.word	0x1000823f
 8005018:	40020940 	.word	0x40020940

0800501c <HAL_FMAC_Init>:
  * @brief  Initialize the FMAC peripheral and the associated handle.
  * @param  hfmac pointer to a FMAC_HandleTypeDef structure.
  * @retval HAL_StatusTypeDef HAL status
  */
HAL_StatusTypeDef HAL_FMAC_Init(FMAC_HandleTypeDef *hfmac)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the FMAC handle allocation */
  if (hfmac == NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_FMAC_Init+0x12>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e033      	b.n	8005096 <HAL_FMAC_Init+0x7a>
  }

  /* Check the instance */
  assert_param(IS_FMAC_ALL_INSTANCE(hfmac->Instance));

  if (hfmac->State == HAL_FMAC_STATE_RESET)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d106      	bne.n	8005048 <HAL_FMAC_Init+0x2c>
  {
    /* Initialize lock resource */
    hfmac->Lock = HAL_UNLOCKED;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Init the low level hardware */
    hfmac->MspInitCallback(hfmac);
#else
    /* Init the low level hardware */
    HAL_FMAC_MspInit(hfmac);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7fe f808 	bl	8003058 <HAL_FMAC_MspInit>
#endif /* USE_HAL_FMAC_REGISTER_CALLBACKS */
  }

  /* Reset pInput and pOutput */
  hfmac->FilterParam = 0U;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	605a      	str	r2, [r3, #4]
  FMAC_ResetDataPointers(hfmac);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 f854 	bl	80050fc <FMAC_ResetDataPointers>

  /* Reset FMAC unit (internal pointers) */
  if (FMAC_Reset(hfmac) == HAL_ERROR)
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f000 f822 	bl	800509e <FMAC_Reset>
 800505a:	4603      	mov	r3, r0
 800505c:	2b01      	cmp	r3, #1
 800505e:	d10c      	bne.n	800507a <HAL_FMAC_Init+0x5e>
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode |= HAL_FMAC_ERROR_RESET;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005064:	f043 0210 	orr.w	r2, r3, #16
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_TIMEOUT;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	22a0      	movs	r2, #160	; 0xa0
 8005070:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	73fb      	strb	r3, [r7, #15]
 8005078:	e008      	b.n	800508c <HAL_FMAC_Init+0x70>
  }
  else
  {
    /* Update FMAC error code and FMAC peripheral state */
    hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	635a      	str	r2, [r3, #52]	; 0x34
    hfmac->State = HAL_FMAC_STATE_READY;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2220      	movs	r2, #32
 8005084:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    status = HAL_OK;
 8005088:	2300      	movs	r3, #0
 800508a:	73fb      	strb	r3, [r7, #15]
  }

  __HAL_UNLOCK(hfmac);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 8005094:	7bfb      	ldrb	r3, [r7, #15]
}
 8005096:	4618      	mov	r0, r3
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <FMAC_Reset>:
  * @brief  Perform a reset of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval HAL_StatusTypeDef HAL status
  */
static HAL_StatusTypeDef FMAC_Reset(FMAC_HandleTypeDef *hfmac)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b084      	sub	sp, #16
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050a6:	f7fe f927 	bl	80032f8 <HAL_GetTick>
 80050aa:	60f8      	str	r0, [r7, #12]

  /* Perform the reset */
  SET_BIT(hfmac->Instance->CR, FMAC_CR_RESET);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	691a      	ldr	r2, [r3, #16]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80050ba:	611a      	str	r2, [r3, #16]

  /* Wait until flag is reset */
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 80050bc:	e00f      	b.n	80050de <FMAC_Reset+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_FMAC_RESET_TIMEOUT_VALUE)
 80050be:	f7fe f91b 	bl	80032f8 <HAL_GetTick>
 80050c2:	4602      	mov	r2, r0
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	1ad3      	subs	r3, r2, r3
 80050c8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80050cc:	d907      	bls.n	80050de <FMAC_Reset+0x40>
    {
      hfmac->ErrorCode |= HAL_FMAC_ERROR_TIMEOUT;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e00a      	b.n	80050f4 <FMAC_Reset+0x56>
  while (READ_BIT(hfmac->Instance->CR, FMAC_CR_RESET) != 0U)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	691b      	ldr	r3, [r3, #16]
 80050e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1e8      	bne.n	80050be <FMAC_Reset+0x20>
    }
  }

  hfmac->ErrorCode = HAL_FMAC_ERROR_NONE;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	635a      	str	r2, [r3, #52]	; 0x34
  return HAL_OK;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <FMAC_ResetDataPointers>:
  * @brief  Reset the data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetDataPointers(FMAC_HandleTypeDef *hfmac)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  FMAC_ResetInputStateAndDataPointers(hfmac);
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f000 f807 	bl	8005118 <FMAC_ResetInputStateAndDataPointers>
  FMAC_ResetOutputStateAndDataPointers(hfmac);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 f81b 	bl	8005146 <FMAC_ResetOutputStateAndDataPointers>
}
 8005110:	bf00      	nop
 8005112:	3708      	adds	r7, #8
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <FMAC_ResetInputStateAndDataPointers>:
  * @brief  Reset the input data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetInputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  hfmac->pInput = NULL;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	60da      	str	r2, [r3, #12]
  hfmac->pInputSize = NULL;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	615a      	str	r2, [r3, #20]
  hfmac->InputCurrentSize = 0U;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	821a      	strh	r2, [r3, #16]
  hfmac->WrState = HAL_FMAC_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2220      	movs	r2, #32
 8005136:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
}
 800513a:	bf00      	nop
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <FMAC_ResetOutputStateAndDataPointers>:
  * @brief  Reset the output data pointers of the FMAC unit.
  * @param  hfmac FMAC handle.
  * @retval None
  */
static void FMAC_ResetOutputStateAndDataPointers(FMAC_HandleTypeDef *hfmac)
{
 8005146:	b480      	push	{r7}
 8005148:	b083      	sub	sp, #12
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  hfmac->pOutput = NULL;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	619a      	str	r2, [r3, #24]
  hfmac->pOutputSize = NULL;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	621a      	str	r2, [r3, #32]
  hfmac->OutputCurrentSize = 0U;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	839a      	strh	r2, [r3, #28]
  hfmac->RdState = HAL_FMAC_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2220      	movs	r2, #32
 8005164:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 8005168:	bf00      	nop
 800516a:	370c      	adds	r7, #12
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005174:	b480      	push	{r7}
 8005176:	b087      	sub	sp, #28
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800517e:	2300      	movs	r3, #0
 8005180:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005182:	e15a      	b.n	800543a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	2101      	movs	r1, #1
 800518a:	697b      	ldr	r3, [r7, #20]
 800518c:	fa01 f303 	lsl.w	r3, r1, r3
 8005190:	4013      	ands	r3, r2
 8005192:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2b00      	cmp	r3, #0
 8005198:	f000 814c 	beq.w	8005434 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f003 0303 	and.w	r3, r3, #3
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d005      	beq.n	80051b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d130      	bne.n	8005216 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	005b      	lsls	r3, r3, #1
 80051be:	2203      	movs	r2, #3
 80051c0:	fa02 f303 	lsl.w	r3, r2, r3
 80051c4:	43db      	mvns	r3, r3
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	4013      	ands	r3, r2
 80051ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	68da      	ldr	r2, [r3, #12]
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	005b      	lsls	r3, r3, #1
 80051d4:	fa02 f303 	lsl.w	r3, r2, r3
 80051d8:	693a      	ldr	r2, [r7, #16]
 80051da:	4313      	orrs	r3, r2
 80051dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80051ea:	2201      	movs	r2, #1
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	fa02 f303 	lsl.w	r3, r2, r3
 80051f2:	43db      	mvns	r3, r3
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	4013      	ands	r3, r2
 80051f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	091b      	lsrs	r3, r3, #4
 8005200:	f003 0201 	and.w	r2, r3, #1
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	fa02 f303 	lsl.w	r3, r2, r3
 800520a:	693a      	ldr	r2, [r7, #16]
 800520c:	4313      	orrs	r3, r2
 800520e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	693a      	ldr	r2, [r7, #16]
 8005214:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	f003 0303 	and.w	r3, r3, #3
 800521e:	2b03      	cmp	r3, #3
 8005220:	d017      	beq.n	8005252 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	005b      	lsls	r3, r3, #1
 800522c:	2203      	movs	r2, #3
 800522e:	fa02 f303 	lsl.w	r3, r2, r3
 8005232:	43db      	mvns	r3, r3
 8005234:	693a      	ldr	r2, [r7, #16]
 8005236:	4013      	ands	r3, r2
 8005238:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	689a      	ldr	r2, [r3, #8]
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	005b      	lsls	r3, r3, #1
 8005242:	fa02 f303 	lsl.w	r3, r2, r3
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	4313      	orrs	r3, r2
 800524a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	693a      	ldr	r2, [r7, #16]
 8005250:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f003 0303 	and.w	r3, r3, #3
 800525a:	2b02      	cmp	r3, #2
 800525c:	d123      	bne.n	80052a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	08da      	lsrs	r2, r3, #3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	3208      	adds	r2, #8
 8005266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800526a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	f003 0307 	and.w	r3, r3, #7
 8005272:	009b      	lsls	r3, r3, #2
 8005274:	220f      	movs	r2, #15
 8005276:	fa02 f303 	lsl.w	r3, r2, r3
 800527a:	43db      	mvns	r3, r3
 800527c:	693a      	ldr	r2, [r7, #16]
 800527e:	4013      	ands	r3, r2
 8005280:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	691a      	ldr	r2, [r3, #16]
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f003 0307 	and.w	r3, r3, #7
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	fa02 f303 	lsl.w	r3, r2, r3
 8005292:	693a      	ldr	r2, [r7, #16]
 8005294:	4313      	orrs	r3, r2
 8005296:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	08da      	lsrs	r2, r3, #3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	3208      	adds	r2, #8
 80052a0:	6939      	ldr	r1, [r7, #16]
 80052a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	2203      	movs	r2, #3
 80052b2:	fa02 f303 	lsl.w	r3, r2, r3
 80052b6:	43db      	mvns	r3, r3
 80052b8:	693a      	ldr	r2, [r7, #16]
 80052ba:	4013      	ands	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f003 0203 	and.w	r2, r3, #3
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	005b      	lsls	r3, r3, #1
 80052ca:	fa02 f303 	lsl.w	r3, r2, r3
 80052ce:	693a      	ldr	r2, [r7, #16]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	f000 80a6 	beq.w	8005434 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052e8:	4b5b      	ldr	r3, [pc, #364]	; (8005458 <HAL_GPIO_Init+0x2e4>)
 80052ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052ec:	4a5a      	ldr	r2, [pc, #360]	; (8005458 <HAL_GPIO_Init+0x2e4>)
 80052ee:	f043 0301 	orr.w	r3, r3, #1
 80052f2:	6613      	str	r3, [r2, #96]	; 0x60
 80052f4:	4b58      	ldr	r3, [pc, #352]	; (8005458 <HAL_GPIO_Init+0x2e4>)
 80052f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052f8:	f003 0301 	and.w	r3, r3, #1
 80052fc:	60bb      	str	r3, [r7, #8]
 80052fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005300:	4a56      	ldr	r2, [pc, #344]	; (800545c <HAL_GPIO_Init+0x2e8>)
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	089b      	lsrs	r3, r3, #2
 8005306:	3302      	adds	r3, #2
 8005308:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800530c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	f003 0303 	and.w	r3, r3, #3
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	220f      	movs	r2, #15
 8005318:	fa02 f303 	lsl.w	r3, r2, r3
 800531c:	43db      	mvns	r3, r3
 800531e:	693a      	ldr	r2, [r7, #16]
 8005320:	4013      	ands	r3, r2
 8005322:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800532a:	d01f      	beq.n	800536c <HAL_GPIO_Init+0x1f8>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4a4c      	ldr	r2, [pc, #304]	; (8005460 <HAL_GPIO_Init+0x2ec>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d019      	beq.n	8005368 <HAL_GPIO_Init+0x1f4>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a4b      	ldr	r2, [pc, #300]	; (8005464 <HAL_GPIO_Init+0x2f0>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d013      	beq.n	8005364 <HAL_GPIO_Init+0x1f0>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a4a      	ldr	r2, [pc, #296]	; (8005468 <HAL_GPIO_Init+0x2f4>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d00d      	beq.n	8005360 <HAL_GPIO_Init+0x1ec>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4a49      	ldr	r2, [pc, #292]	; (800546c <HAL_GPIO_Init+0x2f8>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d007      	beq.n	800535c <HAL_GPIO_Init+0x1e8>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	4a48      	ldr	r2, [pc, #288]	; (8005470 <HAL_GPIO_Init+0x2fc>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d101      	bne.n	8005358 <HAL_GPIO_Init+0x1e4>
 8005354:	2305      	movs	r3, #5
 8005356:	e00a      	b.n	800536e <HAL_GPIO_Init+0x1fa>
 8005358:	2306      	movs	r3, #6
 800535a:	e008      	b.n	800536e <HAL_GPIO_Init+0x1fa>
 800535c:	2304      	movs	r3, #4
 800535e:	e006      	b.n	800536e <HAL_GPIO_Init+0x1fa>
 8005360:	2303      	movs	r3, #3
 8005362:	e004      	b.n	800536e <HAL_GPIO_Init+0x1fa>
 8005364:	2302      	movs	r3, #2
 8005366:	e002      	b.n	800536e <HAL_GPIO_Init+0x1fa>
 8005368:	2301      	movs	r3, #1
 800536a:	e000      	b.n	800536e <HAL_GPIO_Init+0x1fa>
 800536c:	2300      	movs	r3, #0
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	f002 0203 	and.w	r2, r2, #3
 8005374:	0092      	lsls	r2, r2, #2
 8005376:	4093      	lsls	r3, r2
 8005378:	693a      	ldr	r2, [r7, #16]
 800537a:	4313      	orrs	r3, r2
 800537c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800537e:	4937      	ldr	r1, [pc, #220]	; (800545c <HAL_GPIO_Init+0x2e8>)
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	089b      	lsrs	r3, r3, #2
 8005384:	3302      	adds	r3, #2
 8005386:	693a      	ldr	r2, [r7, #16]
 8005388:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800538c:	4b39      	ldr	r3, [pc, #228]	; (8005474 <HAL_GPIO_Init+0x300>)
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	43db      	mvns	r3, r3
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	4013      	ands	r3, r2
 800539a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d003      	beq.n	80053b0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80053b0:	4a30      	ldr	r2, [pc, #192]	; (8005474 <HAL_GPIO_Init+0x300>)
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80053b6:	4b2f      	ldr	r3, [pc, #188]	; (8005474 <HAL_GPIO_Init+0x300>)
 80053b8:	68db      	ldr	r3, [r3, #12]
 80053ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	43db      	mvns	r3, r3
 80053c0:	693a      	ldr	r2, [r7, #16]
 80053c2:	4013      	ands	r3, r2
 80053c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d003      	beq.n	80053da <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80053da:	4a26      	ldr	r2, [pc, #152]	; (8005474 <HAL_GPIO_Init+0x300>)
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80053e0:	4b24      	ldr	r3, [pc, #144]	; (8005474 <HAL_GPIO_Init+0x300>)
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	43db      	mvns	r3, r3
 80053ea:	693a      	ldr	r2, [r7, #16]
 80053ec:	4013      	ands	r3, r2
 80053ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d003      	beq.n	8005404 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	4313      	orrs	r3, r2
 8005402:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005404:	4a1b      	ldr	r2, [pc, #108]	; (8005474 <HAL_GPIO_Init+0x300>)
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800540a:	4b1a      	ldr	r3, [pc, #104]	; (8005474 <HAL_GPIO_Init+0x300>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	43db      	mvns	r3, r3
 8005414:	693a      	ldr	r2, [r7, #16]
 8005416:	4013      	ands	r3, r2
 8005418:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	4313      	orrs	r3, r2
 800542c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800542e:	4a11      	ldr	r2, [pc, #68]	; (8005474 <HAL_GPIO_Init+0x300>)
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	3301      	adds	r3, #1
 8005438:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	fa22 f303 	lsr.w	r3, r2, r3
 8005444:	2b00      	cmp	r3, #0
 8005446:	f47f ae9d 	bne.w	8005184 <HAL_GPIO_Init+0x10>
  }
}
 800544a:	bf00      	nop
 800544c:	bf00      	nop
 800544e:	371c      	adds	r7, #28
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr
 8005458:	40021000 	.word	0x40021000
 800545c:	40010000 	.word	0x40010000
 8005460:	48000400 	.word	0x48000400
 8005464:	48000800 	.word	0x48000800
 8005468:	48000c00 	.word	0x48000c00
 800546c:	48001000 	.word	0x48001000
 8005470:	48001400 	.word	0x48001400
 8005474:	40010400 	.word	0x40010400

08005478 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005478:	b480      	push	{r7}
 800547a:	b085      	sub	sp, #20
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d141      	bne.n	800550a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005486:	4b4b      	ldr	r3, [pc, #300]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800548e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005492:	d131      	bne.n	80054f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005494:	4b47      	ldr	r3, [pc, #284]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005496:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800549a:	4a46      	ldr	r2, [pc, #280]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800549c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80054a4:	4b43      	ldr	r3, [pc, #268]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80054ac:	4a41      	ldr	r2, [pc, #260]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80054b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80054b4:	4b40      	ldr	r3, [pc, #256]	; (80055b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2232      	movs	r2, #50	; 0x32
 80054ba:	fb02 f303 	mul.w	r3, r2, r3
 80054be:	4a3f      	ldr	r2, [pc, #252]	; (80055bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80054c0:	fba2 2303 	umull	r2, r3, r2, r3
 80054c4:	0c9b      	lsrs	r3, r3, #18
 80054c6:	3301      	adds	r3, #1
 80054c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054ca:	e002      	b.n	80054d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	3b01      	subs	r3, #1
 80054d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054d2:	4b38      	ldr	r3, [pc, #224]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054de:	d102      	bne.n	80054e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1f2      	bne.n	80054cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80054e6:	4b33      	ldr	r3, [pc, #204]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054e8:	695b      	ldr	r3, [r3, #20]
 80054ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054f2:	d158      	bne.n	80055a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80054f4:	2303      	movs	r3, #3
 80054f6:	e057      	b.n	80055a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80054f8:	4b2e      	ldr	r3, [pc, #184]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80054fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80054fe:	4a2d      	ldr	r2, [pc, #180]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005500:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005504:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005508:	e04d      	b.n	80055a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005510:	d141      	bne.n	8005596 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005512:	4b28      	ldr	r3, [pc, #160]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800551a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800551e:	d131      	bne.n	8005584 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005520:	4b24      	ldr	r3, [pc, #144]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005522:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005526:	4a23      	ldr	r2, [pc, #140]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800552c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005530:	4b20      	ldr	r3, [pc, #128]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005538:	4a1e      	ldr	r2, [pc, #120]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800553a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800553e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005540:	4b1d      	ldr	r3, [pc, #116]	; (80055b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2232      	movs	r2, #50	; 0x32
 8005546:	fb02 f303 	mul.w	r3, r2, r3
 800554a:	4a1c      	ldr	r2, [pc, #112]	; (80055bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800554c:	fba2 2303 	umull	r2, r3, r2, r3
 8005550:	0c9b      	lsrs	r3, r3, #18
 8005552:	3301      	adds	r3, #1
 8005554:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005556:	e002      	b.n	800555e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	3b01      	subs	r3, #1
 800555c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800555e:	4b15      	ldr	r3, [pc, #84]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005566:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800556a:	d102      	bne.n	8005572 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d1f2      	bne.n	8005558 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005572:	4b10      	ldr	r3, [pc, #64]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005574:	695b      	ldr	r3, [r3, #20]
 8005576:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800557a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800557e:	d112      	bne.n	80055a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005580:	2303      	movs	r3, #3
 8005582:	e011      	b.n	80055a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005584:	4b0b      	ldr	r3, [pc, #44]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005586:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800558a:	4a0a      	ldr	r2, [pc, #40]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800558c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005590:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005594:	e007      	b.n	80055a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005596:	4b07      	ldr	r3, [pc, #28]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800559e:	4a05      	ldr	r2, [pc, #20]	; (80055b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80055a4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr
 80055b4:	40007000 	.word	0x40007000
 80055b8:	20007868 	.word	0x20007868
 80055bc:	431bde83 	.word	0x431bde83

080055c0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80055c0:	b480      	push	{r7}
 80055c2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80055c4:	4b05      	ldr	r3, [pc, #20]	; (80055dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	4a04      	ldr	r2, [pc, #16]	; (80055dc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80055ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80055ce:	6093      	str	r3, [r2, #8]
}
 80055d0:	bf00      	nop
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	40007000 	.word	0x40007000

080055e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b088      	sub	sp, #32
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d101      	bne.n	80055f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80055ee:	2301      	movs	r3, #1
 80055f0:	e2fe      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 0301 	and.w	r3, r3, #1
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d075      	beq.n	80056ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055fe:	4b97      	ldr	r3, [pc, #604]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f003 030c 	and.w	r3, r3, #12
 8005606:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005608:	4b94      	ldr	r3, [pc, #592]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	f003 0303 	and.w	r3, r3, #3
 8005610:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	2b0c      	cmp	r3, #12
 8005616:	d102      	bne.n	800561e <HAL_RCC_OscConfig+0x3e>
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	2b03      	cmp	r3, #3
 800561c:	d002      	beq.n	8005624 <HAL_RCC_OscConfig+0x44>
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	2b08      	cmp	r3, #8
 8005622:	d10b      	bne.n	800563c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005624:	4b8d      	ldr	r3, [pc, #564]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d05b      	beq.n	80056e8 <HAL_RCC_OscConfig+0x108>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d157      	bne.n	80056e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e2d9      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005644:	d106      	bne.n	8005654 <HAL_RCC_OscConfig+0x74>
 8005646:	4b85      	ldr	r3, [pc, #532]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a84      	ldr	r2, [pc, #528]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 800564c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005650:	6013      	str	r3, [r2, #0]
 8005652:	e01d      	b.n	8005690 <HAL_RCC_OscConfig+0xb0>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800565c:	d10c      	bne.n	8005678 <HAL_RCC_OscConfig+0x98>
 800565e:	4b7f      	ldr	r3, [pc, #508]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a7e      	ldr	r2, [pc, #504]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005664:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005668:	6013      	str	r3, [r2, #0]
 800566a:	4b7c      	ldr	r3, [pc, #496]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a7b      	ldr	r2, [pc, #492]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005674:	6013      	str	r3, [r2, #0]
 8005676:	e00b      	b.n	8005690 <HAL_RCC_OscConfig+0xb0>
 8005678:	4b78      	ldr	r3, [pc, #480]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a77      	ldr	r2, [pc, #476]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 800567e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005682:	6013      	str	r3, [r2, #0]
 8005684:	4b75      	ldr	r3, [pc, #468]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a74      	ldr	r2, [pc, #464]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 800568a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800568e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d013      	beq.n	80056c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005698:	f7fd fe2e 	bl	80032f8 <HAL_GetTick>
 800569c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800569e:	e008      	b.n	80056b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056a0:	f7fd fe2a 	bl	80032f8 <HAL_GetTick>
 80056a4:	4602      	mov	r2, r0
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	2b64      	cmp	r3, #100	; 0x64
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e29e      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056b2:	4b6a      	ldr	r3, [pc, #424]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d0f0      	beq.n	80056a0 <HAL_RCC_OscConfig+0xc0>
 80056be:	e014      	b.n	80056ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c0:	f7fd fe1a 	bl	80032f8 <HAL_GetTick>
 80056c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056c6:	e008      	b.n	80056da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056c8:	f7fd fe16 	bl	80032f8 <HAL_GetTick>
 80056cc:	4602      	mov	r2, r0
 80056ce:	693b      	ldr	r3, [r7, #16]
 80056d0:	1ad3      	subs	r3, r2, r3
 80056d2:	2b64      	cmp	r3, #100	; 0x64
 80056d4:	d901      	bls.n	80056da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80056d6:	2303      	movs	r3, #3
 80056d8:	e28a      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056da:	4b60      	ldr	r3, [pc, #384]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1f0      	bne.n	80056c8 <HAL_RCC_OscConfig+0xe8>
 80056e6:	e000      	b.n	80056ea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f003 0302 	and.w	r3, r3, #2
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d075      	beq.n	80057e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80056f6:	4b59      	ldr	r3, [pc, #356]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	f003 030c 	and.w	r3, r3, #12
 80056fe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005700:	4b56      	ldr	r3, [pc, #344]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005702:	68db      	ldr	r3, [r3, #12]
 8005704:	f003 0303 	and.w	r3, r3, #3
 8005708:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800570a:	69bb      	ldr	r3, [r7, #24]
 800570c:	2b0c      	cmp	r3, #12
 800570e:	d102      	bne.n	8005716 <HAL_RCC_OscConfig+0x136>
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	2b02      	cmp	r3, #2
 8005714:	d002      	beq.n	800571c <HAL_RCC_OscConfig+0x13c>
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	2b04      	cmp	r3, #4
 800571a:	d11f      	bne.n	800575c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800571c:	4b4f      	ldr	r3, [pc, #316]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005724:	2b00      	cmp	r3, #0
 8005726:	d005      	beq.n	8005734 <HAL_RCC_OscConfig+0x154>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d101      	bne.n	8005734 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e25d      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005734:	4b49      	ldr	r3, [pc, #292]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	061b      	lsls	r3, r3, #24
 8005742:	4946      	ldr	r1, [pc, #280]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005744:	4313      	orrs	r3, r2
 8005746:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005748:	4b45      	ldr	r3, [pc, #276]	; (8005860 <HAL_RCC_OscConfig+0x280>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4618      	mov	r0, r3
 800574e:	f7fd fd87 	bl	8003260 <HAL_InitTick>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d043      	beq.n	80057e0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e249      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d023      	beq.n	80057ac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005764:	4b3d      	ldr	r3, [pc, #244]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a3c      	ldr	r2, [pc, #240]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 800576a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800576e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005770:	f7fd fdc2 	bl	80032f8 <HAL_GetTick>
 8005774:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005776:	e008      	b.n	800578a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005778:	f7fd fdbe 	bl	80032f8 <HAL_GetTick>
 800577c:	4602      	mov	r2, r0
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	1ad3      	subs	r3, r2, r3
 8005782:	2b02      	cmp	r3, #2
 8005784:	d901      	bls.n	800578a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005786:	2303      	movs	r3, #3
 8005788:	e232      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800578a:	4b34      	ldr	r3, [pc, #208]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005792:	2b00      	cmp	r3, #0
 8005794:	d0f0      	beq.n	8005778 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005796:	4b31      	ldr	r3, [pc, #196]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	061b      	lsls	r3, r3, #24
 80057a4:	492d      	ldr	r1, [pc, #180]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	604b      	str	r3, [r1, #4]
 80057aa:	e01a      	b.n	80057e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057ac:	4b2b      	ldr	r3, [pc, #172]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a2a      	ldr	r2, [pc, #168]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 80057b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b8:	f7fd fd9e 	bl	80032f8 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057c0:	f7fd fd9a 	bl	80032f8 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e20e      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057d2:	4b22      	ldr	r3, [pc, #136]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1f0      	bne.n	80057c0 <HAL_RCC_OscConfig+0x1e0>
 80057de:	e000      	b.n	80057e2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0308 	and.w	r3, r3, #8
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d041      	beq.n	8005872 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d01c      	beq.n	8005830 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057f6:	4b19      	ldr	r3, [pc, #100]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 80057f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057fc:	4a17      	ldr	r2, [pc, #92]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 80057fe:	f043 0301 	orr.w	r3, r3, #1
 8005802:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005806:	f7fd fd77 	bl	80032f8 <HAL_GetTick>
 800580a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800580c:	e008      	b.n	8005820 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800580e:	f7fd fd73 	bl	80032f8 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	2b02      	cmp	r3, #2
 800581a:	d901      	bls.n	8005820 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800581c:	2303      	movs	r3, #3
 800581e:	e1e7      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005820:	4b0e      	ldr	r3, [pc, #56]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005822:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b00      	cmp	r3, #0
 800582c:	d0ef      	beq.n	800580e <HAL_RCC_OscConfig+0x22e>
 800582e:	e020      	b.n	8005872 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005830:	4b0a      	ldr	r3, [pc, #40]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005832:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005836:	4a09      	ldr	r2, [pc, #36]	; (800585c <HAL_RCC_OscConfig+0x27c>)
 8005838:	f023 0301 	bic.w	r3, r3, #1
 800583c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005840:	f7fd fd5a 	bl	80032f8 <HAL_GetTick>
 8005844:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005846:	e00d      	b.n	8005864 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005848:	f7fd fd56 	bl	80032f8 <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	2b02      	cmp	r3, #2
 8005854:	d906      	bls.n	8005864 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e1ca      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
 800585a:	bf00      	nop
 800585c:	40021000 	.word	0x40021000
 8005860:	2000786c 	.word	0x2000786c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005864:	4b8c      	ldr	r3, [pc, #560]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005866:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800586a:	f003 0302 	and.w	r3, r3, #2
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1ea      	bne.n	8005848 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0304 	and.w	r3, r3, #4
 800587a:	2b00      	cmp	r3, #0
 800587c:	f000 80a6 	beq.w	80059cc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005880:	2300      	movs	r3, #0
 8005882:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005884:	4b84      	ldr	r3, [pc, #528]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005888:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d101      	bne.n	8005894 <HAL_RCC_OscConfig+0x2b4>
 8005890:	2301      	movs	r3, #1
 8005892:	e000      	b.n	8005896 <HAL_RCC_OscConfig+0x2b6>
 8005894:	2300      	movs	r3, #0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00d      	beq.n	80058b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800589a:	4b7f      	ldr	r3, [pc, #508]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 800589c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800589e:	4a7e      	ldr	r2, [pc, #504]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 80058a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058a4:	6593      	str	r3, [r2, #88]	; 0x58
 80058a6:	4b7c      	ldr	r3, [pc, #496]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 80058a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058ae:	60fb      	str	r3, [r7, #12]
 80058b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80058b2:	2301      	movs	r3, #1
 80058b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058b6:	4b79      	ldr	r3, [pc, #484]	; (8005a9c <HAL_RCC_OscConfig+0x4bc>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d118      	bne.n	80058f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058c2:	4b76      	ldr	r3, [pc, #472]	; (8005a9c <HAL_RCC_OscConfig+0x4bc>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4a75      	ldr	r2, [pc, #468]	; (8005a9c <HAL_RCC_OscConfig+0x4bc>)
 80058c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058ce:	f7fd fd13 	bl	80032f8 <HAL_GetTick>
 80058d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058d4:	e008      	b.n	80058e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058d6:	f7fd fd0f 	bl	80032f8 <HAL_GetTick>
 80058da:	4602      	mov	r2, r0
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	2b02      	cmp	r3, #2
 80058e2:	d901      	bls.n	80058e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80058e4:	2303      	movs	r3, #3
 80058e6:	e183      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058e8:	4b6c      	ldr	r3, [pc, #432]	; (8005a9c <HAL_RCC_OscConfig+0x4bc>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d0f0      	beq.n	80058d6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d108      	bne.n	800590e <HAL_RCC_OscConfig+0x32e>
 80058fc:	4b66      	ldr	r3, [pc, #408]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 80058fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005902:	4a65      	ldr	r2, [pc, #404]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005904:	f043 0301 	orr.w	r3, r3, #1
 8005908:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800590c:	e024      	b.n	8005958 <HAL_RCC_OscConfig+0x378>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	2b05      	cmp	r3, #5
 8005914:	d110      	bne.n	8005938 <HAL_RCC_OscConfig+0x358>
 8005916:	4b60      	ldr	r3, [pc, #384]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005918:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800591c:	4a5e      	ldr	r2, [pc, #376]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 800591e:	f043 0304 	orr.w	r3, r3, #4
 8005922:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005926:	4b5c      	ldr	r3, [pc, #368]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005928:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800592c:	4a5a      	ldr	r2, [pc, #360]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 800592e:	f043 0301 	orr.w	r3, r3, #1
 8005932:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005936:	e00f      	b.n	8005958 <HAL_RCC_OscConfig+0x378>
 8005938:	4b57      	ldr	r3, [pc, #348]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 800593a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800593e:	4a56      	ldr	r2, [pc, #344]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005940:	f023 0301 	bic.w	r3, r3, #1
 8005944:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005948:	4b53      	ldr	r3, [pc, #332]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 800594a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800594e:	4a52      	ldr	r2, [pc, #328]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005950:	f023 0304 	bic.w	r3, r3, #4
 8005954:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d016      	beq.n	800598e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005960:	f7fd fcca 	bl	80032f8 <HAL_GetTick>
 8005964:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005966:	e00a      	b.n	800597e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005968:	f7fd fcc6 	bl	80032f8 <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	f241 3288 	movw	r2, #5000	; 0x1388
 8005976:	4293      	cmp	r3, r2
 8005978:	d901      	bls.n	800597e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	e138      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800597e:	4b46      	ldr	r3, [pc, #280]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005980:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005984:	f003 0302 	and.w	r3, r3, #2
 8005988:	2b00      	cmp	r3, #0
 800598a:	d0ed      	beq.n	8005968 <HAL_RCC_OscConfig+0x388>
 800598c:	e015      	b.n	80059ba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800598e:	f7fd fcb3 	bl	80032f8 <HAL_GetTick>
 8005992:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005994:	e00a      	b.n	80059ac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005996:	f7fd fcaf 	bl	80032f8 <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d901      	bls.n	80059ac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80059a8:	2303      	movs	r3, #3
 80059aa:	e121      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80059ac:	4b3a      	ldr	r3, [pc, #232]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 80059ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1ed      	bne.n	8005996 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059ba:	7ffb      	ldrb	r3, [r7, #31]
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d105      	bne.n	80059cc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059c0:	4b35      	ldr	r3, [pc, #212]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 80059c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059c4:	4a34      	ldr	r2, [pc, #208]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 80059c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059ca:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 0320 	and.w	r3, r3, #32
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d03c      	beq.n	8005a52 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	699b      	ldr	r3, [r3, #24]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d01c      	beq.n	8005a1a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80059e0:	4b2d      	ldr	r3, [pc, #180]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 80059e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80059e6:	4a2c      	ldr	r2, [pc, #176]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 80059e8:	f043 0301 	orr.w	r3, r3, #1
 80059ec:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059f0:	f7fd fc82 	bl	80032f8 <HAL_GetTick>
 80059f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80059f6:	e008      	b.n	8005a0a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059f8:	f7fd fc7e 	bl	80032f8 <HAL_GetTick>
 80059fc:	4602      	mov	r2, r0
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	1ad3      	subs	r3, r2, r3
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d901      	bls.n	8005a0a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e0f2      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a0a:	4b23      	ldr	r3, [pc, #140]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005a0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d0ef      	beq.n	80059f8 <HAL_RCC_OscConfig+0x418>
 8005a18:	e01b      	b.n	8005a52 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005a1a:	4b1f      	ldr	r3, [pc, #124]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005a1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005a20:	4a1d      	ldr	r2, [pc, #116]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005a22:	f023 0301 	bic.w	r3, r3, #1
 8005a26:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a2a:	f7fd fc65 	bl	80032f8 <HAL_GetTick>
 8005a2e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a30:	e008      	b.n	8005a44 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a32:	f7fd fc61 	bl	80032f8 <HAL_GetTick>
 8005a36:	4602      	mov	r2, r0
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e0d5      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005a44:	4b14      	ldr	r3, [pc, #80]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005a46:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005a4a:	f003 0302 	and.w	r3, r3, #2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1ef      	bne.n	8005a32 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	69db      	ldr	r3, [r3, #28]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 80c9 	beq.w	8005bee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a5c:	4b0e      	ldr	r3, [pc, #56]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f003 030c 	and.w	r3, r3, #12
 8005a64:	2b0c      	cmp	r3, #12
 8005a66:	f000 8083 	beq.w	8005b70 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	69db      	ldr	r3, [r3, #28]
 8005a6e:	2b02      	cmp	r3, #2
 8005a70:	d15e      	bne.n	8005b30 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a72:	4b09      	ldr	r3, [pc, #36]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a08      	ldr	r2, [pc, #32]	; (8005a98 <HAL_RCC_OscConfig+0x4b8>)
 8005a78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a7e:	f7fd fc3b 	bl	80032f8 <HAL_GetTick>
 8005a82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a84:	e00c      	b.n	8005aa0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a86:	f7fd fc37 	bl	80032f8 <HAL_GetTick>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	693b      	ldr	r3, [r7, #16]
 8005a8e:	1ad3      	subs	r3, r2, r3
 8005a90:	2b02      	cmp	r3, #2
 8005a92:	d905      	bls.n	8005aa0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005a94:	2303      	movs	r3, #3
 8005a96:	e0ab      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
 8005a98:	40021000 	.word	0x40021000
 8005a9c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005aa0:	4b55      	ldr	r3, [pc, #340]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1ec      	bne.n	8005a86 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005aac:	4b52      	ldr	r3, [pc, #328]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005aae:	68da      	ldr	r2, [r3, #12]
 8005ab0:	4b52      	ldr	r3, [pc, #328]	; (8005bfc <HAL_RCC_OscConfig+0x61c>)
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	6a11      	ldr	r1, [r2, #32]
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005abc:	3a01      	subs	r2, #1
 8005abe:	0112      	lsls	r2, r2, #4
 8005ac0:	4311      	orrs	r1, r2
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005ac6:	0212      	lsls	r2, r2, #8
 8005ac8:	4311      	orrs	r1, r2
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005ace:	0852      	lsrs	r2, r2, #1
 8005ad0:	3a01      	subs	r2, #1
 8005ad2:	0552      	lsls	r2, r2, #21
 8005ad4:	4311      	orrs	r1, r2
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005ada:	0852      	lsrs	r2, r2, #1
 8005adc:	3a01      	subs	r2, #1
 8005ade:	0652      	lsls	r2, r2, #25
 8005ae0:	4311      	orrs	r1, r2
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005ae6:	06d2      	lsls	r2, r2, #27
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	4943      	ldr	r1, [pc, #268]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005af0:	4b41      	ldr	r3, [pc, #260]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a40      	ldr	r2, [pc, #256]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005af6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005afa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005afc:	4b3e      	ldr	r3, [pc, #248]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	4a3d      	ldr	r2, [pc, #244]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005b02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b06:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b08:	f7fd fbf6 	bl	80032f8 <HAL_GetTick>
 8005b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b0e:	e008      	b.n	8005b22 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b10:	f7fd fbf2 	bl	80032f8 <HAL_GetTick>
 8005b14:	4602      	mov	r2, r0
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	2b02      	cmp	r3, #2
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e066      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b22:	4b35      	ldr	r3, [pc, #212]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d0f0      	beq.n	8005b10 <HAL_RCC_OscConfig+0x530>
 8005b2e:	e05e      	b.n	8005bee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b30:	4b31      	ldr	r3, [pc, #196]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a30      	ldr	r2, [pc, #192]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005b36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b3c:	f7fd fbdc 	bl	80032f8 <HAL_GetTick>
 8005b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b42:	e008      	b.n	8005b56 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b44:	f7fd fbd8 	bl	80032f8 <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d901      	bls.n	8005b56 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e04c      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b56:	4b28      	ldr	r3, [pc, #160]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1f0      	bne.n	8005b44 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005b62:	4b25      	ldr	r3, [pc, #148]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005b64:	68da      	ldr	r2, [r3, #12]
 8005b66:	4924      	ldr	r1, [pc, #144]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005b68:	4b25      	ldr	r3, [pc, #148]	; (8005c00 <HAL_RCC_OscConfig+0x620>)
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	60cb      	str	r3, [r1, #12]
 8005b6e:	e03e      	b.n	8005bee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	69db      	ldr	r3, [r3, #28]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d101      	bne.n	8005b7c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e039      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005b7c:	4b1e      	ldr	r3, [pc, #120]	; (8005bf8 <HAL_RCC_OscConfig+0x618>)
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	f003 0203 	and.w	r2, r3, #3
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a1b      	ldr	r3, [r3, #32]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d12c      	bne.n	8005bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d123      	bne.n	8005bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005bae:	429a      	cmp	r2, r3
 8005bb0:	d11b      	bne.n	8005bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bbc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d113      	bne.n	8005bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bcc:	085b      	lsrs	r3, r3, #1
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005bd2:	429a      	cmp	r2, r3
 8005bd4:	d109      	bne.n	8005bea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005be0:	085b      	lsrs	r3, r3, #1
 8005be2:	3b01      	subs	r3, #1
 8005be4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d001      	beq.n	8005bee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e000      	b.n	8005bf0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3720      	adds	r7, #32
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}
 8005bf8:	40021000 	.word	0x40021000
 8005bfc:	019f800c 	.word	0x019f800c
 8005c00:	feeefffc 	.word	0xfeeefffc

08005c04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b086      	sub	sp, #24
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
 8005c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005c0e:	2300      	movs	r3, #0
 8005c10:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d101      	bne.n	8005c1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e11e      	b.n	8005e5a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c1c:	4b91      	ldr	r3, [pc, #580]	; (8005e64 <HAL_RCC_ClockConfig+0x260>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 030f 	and.w	r3, r3, #15
 8005c24:	683a      	ldr	r2, [r7, #0]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d910      	bls.n	8005c4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c2a:	4b8e      	ldr	r3, [pc, #568]	; (8005e64 <HAL_RCC_ClockConfig+0x260>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f023 020f 	bic.w	r2, r3, #15
 8005c32:	498c      	ldr	r1, [pc, #560]	; (8005e64 <HAL_RCC_ClockConfig+0x260>)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c3a:	4b8a      	ldr	r3, [pc, #552]	; (8005e64 <HAL_RCC_ClockConfig+0x260>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 030f 	and.w	r3, r3, #15
 8005c42:	683a      	ldr	r2, [r7, #0]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d001      	beq.n	8005c4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e106      	b.n	8005e5a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0301 	and.w	r3, r3, #1
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d073      	beq.n	8005d40 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	2b03      	cmp	r3, #3
 8005c5e:	d129      	bne.n	8005cb4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c60:	4b81      	ldr	r3, [pc, #516]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d101      	bne.n	8005c70 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e0f4      	b.n	8005e5a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005c70:	f000 f964 	bl	8005f3c <RCC_GetSysClockFreqFromPLLSource>
 8005c74:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	4a7c      	ldr	r2, [pc, #496]	; (8005e6c <HAL_RCC_ClockConfig+0x268>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d93f      	bls.n	8005cfe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005c7e:	4b7a      	ldr	r3, [pc, #488]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d009      	beq.n	8005c9e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d033      	beq.n	8005cfe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d12f      	bne.n	8005cfe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005c9e:	4b72      	ldr	r3, [pc, #456]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ca6:	4a70      	ldr	r2, [pc, #448]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005ca8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005cae:	2380      	movs	r3, #128	; 0x80
 8005cb0:	617b      	str	r3, [r7, #20]
 8005cb2:	e024      	b.n	8005cfe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	2b02      	cmp	r3, #2
 8005cba:	d107      	bne.n	8005ccc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005cbc:	4b6a      	ldr	r3, [pc, #424]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d109      	bne.n	8005cdc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e0c6      	b.n	8005e5a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ccc:	4b66      	ldr	r3, [pc, #408]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d101      	bne.n	8005cdc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e0be      	b.n	8005e5a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005cdc:	f000 f8ce 	bl	8005e7c <HAL_RCC_GetSysClockFreq>
 8005ce0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	4a61      	ldr	r2, [pc, #388]	; (8005e6c <HAL_RCC_ClockConfig+0x268>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d909      	bls.n	8005cfe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005cea:	4b5f      	ldr	r3, [pc, #380]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cf2:	4a5d      	ldr	r2, [pc, #372]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cf8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005cfa:	2380      	movs	r3, #128	; 0x80
 8005cfc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005cfe:	4b5a      	ldr	r3, [pc, #360]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f023 0203 	bic.w	r2, r3, #3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	4957      	ldr	r1, [pc, #348]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d10:	f7fd faf2 	bl	80032f8 <HAL_GetTick>
 8005d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d16:	e00a      	b.n	8005d2e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d18:	f7fd faee 	bl	80032f8 <HAL_GetTick>
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d901      	bls.n	8005d2e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e095      	b.n	8005e5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d2e:	4b4e      	ldr	r3, [pc, #312]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	f003 020c 	and.w	r2, r3, #12
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d1eb      	bne.n	8005d18 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0302 	and.w	r3, r3, #2
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d023      	beq.n	8005d94 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f003 0304 	and.w	r3, r3, #4
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d005      	beq.n	8005d64 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d58:	4b43      	ldr	r3, [pc, #268]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	4a42      	ldr	r2, [pc, #264]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005d5e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005d62:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 0308 	and.w	r3, r3, #8
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d007      	beq.n	8005d80 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005d70:	4b3d      	ldr	r3, [pc, #244]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005d78:	4a3b      	ldr	r2, [pc, #236]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005d7a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005d7e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d80:	4b39      	ldr	r3, [pc, #228]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	4936      	ldr	r1, [pc, #216]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	608b      	str	r3, [r1, #8]
 8005d92:	e008      	b.n	8005da6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005d94:	697b      	ldr	r3, [r7, #20]
 8005d96:	2b80      	cmp	r3, #128	; 0x80
 8005d98:	d105      	bne.n	8005da6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005d9a:	4b33      	ldr	r3, [pc, #204]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	4a32      	ldr	r2, [pc, #200]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005da0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005da4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005da6:	4b2f      	ldr	r3, [pc, #188]	; (8005e64 <HAL_RCC_ClockConfig+0x260>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 030f 	and.w	r3, r3, #15
 8005dae:	683a      	ldr	r2, [r7, #0]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d21d      	bcs.n	8005df0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005db4:	4b2b      	ldr	r3, [pc, #172]	; (8005e64 <HAL_RCC_ClockConfig+0x260>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f023 020f 	bic.w	r2, r3, #15
 8005dbc:	4929      	ldr	r1, [pc, #164]	; (8005e64 <HAL_RCC_ClockConfig+0x260>)
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005dc4:	f7fd fa98 	bl	80032f8 <HAL_GetTick>
 8005dc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dca:	e00a      	b.n	8005de2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005dcc:	f7fd fa94 	bl	80032f8 <HAL_GetTick>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e03b      	b.n	8005e5a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005de2:	4b20      	ldr	r3, [pc, #128]	; (8005e64 <HAL_RCC_ClockConfig+0x260>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 030f 	and.w	r3, r3, #15
 8005dea:	683a      	ldr	r2, [r7, #0]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	d1ed      	bne.n	8005dcc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0304 	and.w	r3, r3, #4
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d008      	beq.n	8005e0e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dfc:	4b1a      	ldr	r3, [pc, #104]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	4917      	ldr	r1, [pc, #92]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0308 	and.w	r3, r3, #8
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d009      	beq.n	8005e2e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e1a:	4b13      	ldr	r3, [pc, #76]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	00db      	lsls	r3, r3, #3
 8005e28:	490f      	ldr	r1, [pc, #60]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e2e:	f000 f825 	bl	8005e7c <HAL_RCC_GetSysClockFreq>
 8005e32:	4602      	mov	r2, r0
 8005e34:	4b0c      	ldr	r3, [pc, #48]	; (8005e68 <HAL_RCC_ClockConfig+0x264>)
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	091b      	lsrs	r3, r3, #4
 8005e3a:	f003 030f 	and.w	r3, r3, #15
 8005e3e:	490c      	ldr	r1, [pc, #48]	; (8005e70 <HAL_RCC_ClockConfig+0x26c>)
 8005e40:	5ccb      	ldrb	r3, [r1, r3]
 8005e42:	f003 031f 	and.w	r3, r3, #31
 8005e46:	fa22 f303 	lsr.w	r3, r2, r3
 8005e4a:	4a0a      	ldr	r2, [pc, #40]	; (8005e74 <HAL_RCC_ClockConfig+0x270>)
 8005e4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005e4e:	4b0a      	ldr	r3, [pc, #40]	; (8005e78 <HAL_RCC_ClockConfig+0x274>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7fd fa04 	bl	8003260 <HAL_InitTick>
 8005e58:	4603      	mov	r3, r0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3718      	adds	r7, #24
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	40022000 	.word	0x40022000
 8005e68:	40021000 	.word	0x40021000
 8005e6c:	04c4b400 	.word	0x04c4b400
 8005e70:	08007094 	.word	0x08007094
 8005e74:	20007868 	.word	0x20007868
 8005e78:	2000786c 	.word	0x2000786c

08005e7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b087      	sub	sp, #28
 8005e80:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005e82:	4b2c      	ldr	r3, [pc, #176]	; (8005f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f003 030c 	and.w	r3, r3, #12
 8005e8a:	2b04      	cmp	r3, #4
 8005e8c:	d102      	bne.n	8005e94 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005e8e:	4b2a      	ldr	r3, [pc, #168]	; (8005f38 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005e90:	613b      	str	r3, [r7, #16]
 8005e92:	e047      	b.n	8005f24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005e94:	4b27      	ldr	r3, [pc, #156]	; (8005f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	f003 030c 	and.w	r3, r3, #12
 8005e9c:	2b08      	cmp	r3, #8
 8005e9e:	d102      	bne.n	8005ea6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005ea0:	4b25      	ldr	r3, [pc, #148]	; (8005f38 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005ea2:	613b      	str	r3, [r7, #16]
 8005ea4:	e03e      	b.n	8005f24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005ea6:	4b23      	ldr	r3, [pc, #140]	; (8005f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	f003 030c 	and.w	r3, r3, #12
 8005eae:	2b0c      	cmp	r3, #12
 8005eb0:	d136      	bne.n	8005f20 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005eb2:	4b20      	ldr	r3, [pc, #128]	; (8005f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	f003 0303 	and.w	r3, r3, #3
 8005eba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ebc:	4b1d      	ldr	r3, [pc, #116]	; (8005f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	091b      	lsrs	r3, r3, #4
 8005ec2:	f003 030f 	and.w	r3, r3, #15
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2b03      	cmp	r3, #3
 8005ece:	d10c      	bne.n	8005eea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ed0:	4a19      	ldr	r2, [pc, #100]	; (8005f38 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ed8:	4a16      	ldr	r2, [pc, #88]	; (8005f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005eda:	68d2      	ldr	r2, [r2, #12]
 8005edc:	0a12      	lsrs	r2, r2, #8
 8005ede:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005ee2:	fb02 f303 	mul.w	r3, r2, r3
 8005ee6:	617b      	str	r3, [r7, #20]
      break;
 8005ee8:	e00c      	b.n	8005f04 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005eea:	4a13      	ldr	r2, [pc, #76]	; (8005f38 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef2:	4a10      	ldr	r2, [pc, #64]	; (8005f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005ef4:	68d2      	ldr	r2, [r2, #12]
 8005ef6:	0a12      	lsrs	r2, r2, #8
 8005ef8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005efc:	fb02 f303 	mul.w	r3, r2, r3
 8005f00:	617b      	str	r3, [r7, #20]
      break;
 8005f02:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f04:	4b0b      	ldr	r3, [pc, #44]	; (8005f34 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	0e5b      	lsrs	r3, r3, #25
 8005f0a:	f003 0303 	and.w	r3, r3, #3
 8005f0e:	3301      	adds	r3, #1
 8005f10:	005b      	lsls	r3, r3, #1
 8005f12:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005f14:	697a      	ldr	r2, [r7, #20]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f1c:	613b      	str	r3, [r7, #16]
 8005f1e:	e001      	b.n	8005f24 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005f20:	2300      	movs	r3, #0
 8005f22:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005f24:	693b      	ldr	r3, [r7, #16]
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	371c      	adds	r7, #28
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop
 8005f34:	40021000 	.word	0x40021000
 8005f38:	00f42400 	.word	0x00f42400

08005f3c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b087      	sub	sp, #28
 8005f40:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f42:	4b1e      	ldr	r3, [pc, #120]	; (8005fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	f003 0303 	and.w	r3, r3, #3
 8005f4a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f4c:	4b1b      	ldr	r3, [pc, #108]	; (8005fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	091b      	lsrs	r3, r3, #4
 8005f52:	f003 030f 	and.w	r3, r3, #15
 8005f56:	3301      	adds	r3, #1
 8005f58:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	2b03      	cmp	r3, #3
 8005f5e:	d10c      	bne.n	8005f7a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f60:	4a17      	ldr	r2, [pc, #92]	; (8005fc0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f68:	4a14      	ldr	r2, [pc, #80]	; (8005fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f6a:	68d2      	ldr	r2, [r2, #12]
 8005f6c:	0a12      	lsrs	r2, r2, #8
 8005f6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f72:	fb02 f303 	mul.w	r3, r2, r3
 8005f76:	617b      	str	r3, [r7, #20]
    break;
 8005f78:	e00c      	b.n	8005f94 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f7a:	4a11      	ldr	r2, [pc, #68]	; (8005fc0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f82:	4a0e      	ldr	r2, [pc, #56]	; (8005fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f84:	68d2      	ldr	r2, [r2, #12]
 8005f86:	0a12      	lsrs	r2, r2, #8
 8005f88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f8c:	fb02 f303 	mul.w	r3, r2, r3
 8005f90:	617b      	str	r3, [r7, #20]
    break;
 8005f92:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f94:	4b09      	ldr	r3, [pc, #36]	; (8005fbc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	0e5b      	lsrs	r3, r3, #25
 8005f9a:	f003 0303 	and.w	r3, r3, #3
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	005b      	lsls	r3, r3, #1
 8005fa2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005fa4:	697a      	ldr	r2, [r7, #20]
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005fae:	687b      	ldr	r3, [r7, #4]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	371c      	adds	r7, #28
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr
 8005fbc:	40021000 	.word	0x40021000
 8005fc0:	00f42400 	.word	0x00f42400

08005fc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005fcc:	2300      	movs	r3, #0
 8005fce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f000 8098 	beq.w	8006112 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fe6:	4b43      	ldr	r3, [pc, #268]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10d      	bne.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ff2:	4b40      	ldr	r3, [pc, #256]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ff4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ff6:	4a3f      	ldr	r2, [pc, #252]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ff8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ffc:	6593      	str	r3, [r2, #88]	; 0x58
 8005ffe:	4b3d      	ldr	r3, [pc, #244]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006000:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006006:	60bb      	str	r3, [r7, #8]
 8006008:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800600a:	2301      	movs	r3, #1
 800600c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800600e:	4b3a      	ldr	r3, [pc, #232]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a39      	ldr	r2, [pc, #228]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006014:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006018:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800601a:	f7fd f96d 	bl	80032f8 <HAL_GetTick>
 800601e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006020:	e009      	b.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006022:	f7fd f969 	bl	80032f8 <HAL_GetTick>
 8006026:	4602      	mov	r2, r0
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	1ad3      	subs	r3, r2, r3
 800602c:	2b02      	cmp	r3, #2
 800602e:	d902      	bls.n	8006036 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006030:	2303      	movs	r3, #3
 8006032:	74fb      	strb	r3, [r7, #19]
        break;
 8006034:	e005      	b.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006036:	4b30      	ldr	r3, [pc, #192]	; (80060f8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800603e:	2b00      	cmp	r3, #0
 8006040:	d0ef      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006042:	7cfb      	ldrb	r3, [r7, #19]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d159      	bne.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006048:	4b2a      	ldr	r3, [pc, #168]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800604a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800604e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006052:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d01e      	beq.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800605e:	697a      	ldr	r2, [r7, #20]
 8006060:	429a      	cmp	r2, r3
 8006062:	d019      	beq.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006064:	4b23      	ldr	r3, [pc, #140]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800606a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800606e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006070:	4b20      	ldr	r3, [pc, #128]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006076:	4a1f      	ldr	r2, [pc, #124]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006078:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800607c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006080:	4b1c      	ldr	r3, [pc, #112]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006086:	4a1b      	ldr	r2, [pc, #108]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006088:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800608c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006090:	4a18      	ldr	r2, [pc, #96]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	f003 0301 	and.w	r3, r3, #1
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d016      	beq.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060a2:	f7fd f929 	bl	80032f8 <HAL_GetTick>
 80060a6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060a8:	e00b      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060aa:	f7fd f925 	bl	80032f8 <HAL_GetTick>
 80060ae:	4602      	mov	r2, r0
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	1ad3      	subs	r3, r2, r3
 80060b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d902      	bls.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80060bc:	2303      	movs	r3, #3
 80060be:	74fb      	strb	r3, [r7, #19]
            break;
 80060c0:	e006      	b.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060c2:	4b0c      	ldr	r3, [pc, #48]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060c8:	f003 0302 	and.w	r3, r3, #2
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d0ec      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80060d0:	7cfb      	ldrb	r3, [r7, #19]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10b      	bne.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060d6:	4b07      	ldr	r3, [pc, #28]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060dc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060e4:	4903      	ldr	r1, [pc, #12]	; (80060f4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80060e6:	4313      	orrs	r3, r2
 80060e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80060ec:	e008      	b.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80060ee:	7cfb      	ldrb	r3, [r7, #19]
 80060f0:	74bb      	strb	r3, [r7, #18]
 80060f2:	e005      	b.n	8006100 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80060f4:	40021000 	.word	0x40021000
 80060f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060fc:	7cfb      	ldrb	r3, [r7, #19]
 80060fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006100:	7c7b      	ldrb	r3, [r7, #17]
 8006102:	2b01      	cmp	r3, #1
 8006104:	d105      	bne.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006106:	4ba7      	ldr	r3, [pc, #668]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800610a:	4aa6      	ldr	r2, [pc, #664]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800610c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006110:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00a      	beq.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800611e:	4ba1      	ldr	r3, [pc, #644]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006124:	f023 0203 	bic.w	r2, r3, #3
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	499d      	ldr	r1, [pc, #628]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800612e:	4313      	orrs	r3, r2
 8006130:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0302 	and.w	r3, r3, #2
 800613c:	2b00      	cmp	r3, #0
 800613e:	d00a      	beq.n	8006156 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006140:	4b98      	ldr	r3, [pc, #608]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006146:	f023 020c 	bic.w	r2, r3, #12
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	4995      	ldr	r1, [pc, #596]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006150:	4313      	orrs	r3, r2
 8006152:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f003 0304 	and.w	r3, r3, #4
 800615e:	2b00      	cmp	r3, #0
 8006160:	d00a      	beq.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006162:	4b90      	ldr	r3, [pc, #576]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006168:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	498c      	ldr	r1, [pc, #560]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006172:	4313      	orrs	r3, r2
 8006174:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 0308 	and.w	r3, r3, #8
 8006180:	2b00      	cmp	r3, #0
 8006182:	d00a      	beq.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006184:	4b87      	ldr	r3, [pc, #540]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800618a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	4984      	ldr	r1, [pc, #528]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006194:	4313      	orrs	r3, r2
 8006196:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0310 	and.w	r3, r3, #16
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00a      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80061a6:	4b7f      	ldr	r3, [pc, #508]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	695b      	ldr	r3, [r3, #20]
 80061b4:	497b      	ldr	r1, [pc, #492]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061b6:	4313      	orrs	r3, r2
 80061b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f003 0320 	and.w	r3, r3, #32
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00a      	beq.n	80061de <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80061c8:	4b76      	ldr	r3, [pc, #472]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061ce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	4973      	ldr	r1, [pc, #460]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061d8:	4313      	orrs	r3, r2
 80061da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00a      	beq.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80061ea:	4b6e      	ldr	r3, [pc, #440]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061f0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	69db      	ldr	r3, [r3, #28]
 80061f8:	496a      	ldr	r1, [pc, #424]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80061fa:	4313      	orrs	r3, r2
 80061fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006208:	2b00      	cmp	r3, #0
 800620a:	d00a      	beq.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800620c:	4b65      	ldr	r3, [pc, #404]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800620e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006212:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a1b      	ldr	r3, [r3, #32]
 800621a:	4962      	ldr	r1, [pc, #392]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800621c:	4313      	orrs	r3, r2
 800621e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00a      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800622e:	4b5d      	ldr	r3, [pc, #372]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006230:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006234:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800623c:	4959      	ldr	r1, [pc, #356]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800623e:	4313      	orrs	r3, r2
 8006240:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800624c:	2b00      	cmp	r3, #0
 800624e:	d00a      	beq.n	8006266 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006250:	4b54      	ldr	r3, [pc, #336]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006256:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800625e:	4951      	ldr	r1, [pc, #324]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006260:	4313      	orrs	r3, r2
 8006262:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800626e:	2b00      	cmp	r3, #0
 8006270:	d015      	beq.n	800629e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006272:	4b4c      	ldr	r3, [pc, #304]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006278:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006280:	4948      	ldr	r1, [pc, #288]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006282:	4313      	orrs	r3, r2
 8006284:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800628c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006290:	d105      	bne.n	800629e <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006292:	4b44      	ldr	r3, [pc, #272]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006294:	68db      	ldr	r3, [r3, #12]
 8006296:	4a43      	ldr	r2, [pc, #268]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006298:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800629c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d015      	beq.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80062aa:	4b3e      	ldr	r3, [pc, #248]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062b8:	493a      	ldr	r1, [pc, #232]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062ba:	4313      	orrs	r3, r2
 80062bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80062c8:	d105      	bne.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062ca:	4b36      	ldr	r3, [pc, #216]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	4a35      	ldr	r2, [pc, #212]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80062d4:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d015      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80062e2:	4b30      	ldr	r3, [pc, #192]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062e8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062f0:	492c      	ldr	r1, [pc, #176]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80062f2:	4313      	orrs	r3, r2
 80062f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006300:	d105      	bne.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006302:	4b28      	ldr	r3, [pc, #160]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	4a27      	ldr	r2, [pc, #156]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006308:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800630c:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006316:	2b00      	cmp	r3, #0
 8006318:	d015      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800631a:	4b22      	ldr	r3, [pc, #136]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800631c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006320:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006328:	491e      	ldr	r1, [pc, #120]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800632a:	4313      	orrs	r3, r2
 800632c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006334:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006338:	d105      	bne.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800633a:	4b1a      	ldr	r3, [pc, #104]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	4a19      	ldr	r2, [pc, #100]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006340:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006344:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d015      	beq.n	800637e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006352:	4b14      	ldr	r3, [pc, #80]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006358:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006360:	4910      	ldr	r1, [pc, #64]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006362:	4313      	orrs	r3, r2
 8006364:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800636c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006370:	d105      	bne.n	800637e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006372:	4b0c      	ldr	r3, [pc, #48]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	4a0b      	ldr	r2, [pc, #44]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006378:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800637c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d018      	beq.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800638a:	4b06      	ldr	r3, [pc, #24]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800638c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006390:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006398:	4902      	ldr	r1, [pc, #8]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800639a:	4313      	orrs	r3, r2
 800639c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	e001      	b.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80063a4:	40021000 	.word	0x40021000
 80063a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80063ae:	d105      	bne.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80063b0:	4b21      	ldr	r3, [pc, #132]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	4a20      	ldr	r2, [pc, #128]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80063b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063ba:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d015      	beq.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80063c8:	4b1b      	ldr	r3, [pc, #108]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80063ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ce:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063d6:	4918      	ldr	r1, [pc, #96]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80063d8:	4313      	orrs	r3, r2
 80063da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063e6:	d105      	bne.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80063e8:	4b13      	ldr	r3, [pc, #76]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	4a12      	ldr	r2, [pc, #72]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80063ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063f2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d015      	beq.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006400:	4b0d      	ldr	r3, [pc, #52]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006402:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006406:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800640e:	490a      	ldr	r1, [pc, #40]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006410:	4313      	orrs	r3, r2
 8006412:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800641a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800641e:	d105      	bne.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006420:	4b05      	ldr	r3, [pc, #20]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	4a04      	ldr	r2, [pc, #16]	; (8006438 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006426:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800642a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800642c:	7cbb      	ldrb	r3, [r7, #18]
}
 800642e:	4618      	mov	r0, r3
 8006430:	3718      	adds	r7, #24
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	40021000 	.word	0x40021000

0800643c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d101      	bne.n	800644e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800644a:	2301      	movs	r3, #1
 800644c:	e049      	b.n	80064e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006454:	b2db      	uxtb	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d106      	bne.n	8006468 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f7fc fe18 	bl	8003098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2202      	movs	r2, #2
 800646c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	3304      	adds	r3, #4
 8006478:	4619      	mov	r1, r3
 800647a:	4610      	mov	r0, r2
 800647c:	f000 f878 	bl	8006570 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3708      	adds	r7, #8
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}

080064ea <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80064ea:	b580      	push	{r7, lr}
 80064ec:	b082      	sub	sp, #8
 80064ee:	af00      	add	r7, sp, #0
 80064f0:	6078      	str	r0, [r7, #4]
 80064f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d101      	bne.n	8006502 <HAL_TIM_SlaveConfigSynchro+0x18>
 80064fe:	2302      	movs	r3, #2
 8006500:	e031      	b.n	8006566 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2201      	movs	r2, #1
 8006506:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2202      	movs	r2, #2
 800650e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006512:	6839      	ldr	r1, [r7, #0]
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 f8d5 	bl	80066c4 <TIM_SlaveTimer_SetConfig>
 800651a:	4603      	mov	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	d009      	beq.n	8006534 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006530:	2301      	movs	r3, #1
 8006532:	e018      	b.n	8006566 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68da      	ldr	r2, [r3, #12]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006542:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	68da      	ldr	r2, [r3, #12]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006552:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2201      	movs	r2, #1
 8006558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3708      	adds	r7, #8
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
	...

08006570 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006570:	b480      	push	{r7}
 8006572:	b085      	sub	sp, #20
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
 8006578:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a48      	ldr	r2, [pc, #288]	; (80066a4 <TIM_Base_SetConfig+0x134>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d013      	beq.n	80065b0 <TIM_Base_SetConfig+0x40>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800658e:	d00f      	beq.n	80065b0 <TIM_Base_SetConfig+0x40>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	4a45      	ldr	r2, [pc, #276]	; (80066a8 <TIM_Base_SetConfig+0x138>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d00b      	beq.n	80065b0 <TIM_Base_SetConfig+0x40>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a44      	ldr	r2, [pc, #272]	; (80066ac <TIM_Base_SetConfig+0x13c>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d007      	beq.n	80065b0 <TIM_Base_SetConfig+0x40>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	4a43      	ldr	r2, [pc, #268]	; (80066b0 <TIM_Base_SetConfig+0x140>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d003      	beq.n	80065b0 <TIM_Base_SetConfig+0x40>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	4a42      	ldr	r2, [pc, #264]	; (80066b4 <TIM_Base_SetConfig+0x144>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d108      	bne.n	80065c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	4313      	orrs	r3, r2
 80065c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a37      	ldr	r2, [pc, #220]	; (80066a4 <TIM_Base_SetConfig+0x134>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d01f      	beq.n	800660a <TIM_Base_SetConfig+0x9a>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065d0:	d01b      	beq.n	800660a <TIM_Base_SetConfig+0x9a>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a34      	ldr	r2, [pc, #208]	; (80066a8 <TIM_Base_SetConfig+0x138>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d017      	beq.n	800660a <TIM_Base_SetConfig+0x9a>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a33      	ldr	r2, [pc, #204]	; (80066ac <TIM_Base_SetConfig+0x13c>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d013      	beq.n	800660a <TIM_Base_SetConfig+0x9a>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	4a32      	ldr	r2, [pc, #200]	; (80066b0 <TIM_Base_SetConfig+0x140>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d00f      	beq.n	800660a <TIM_Base_SetConfig+0x9a>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	4a32      	ldr	r2, [pc, #200]	; (80066b8 <TIM_Base_SetConfig+0x148>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d00b      	beq.n	800660a <TIM_Base_SetConfig+0x9a>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	4a31      	ldr	r2, [pc, #196]	; (80066bc <TIM_Base_SetConfig+0x14c>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d007      	beq.n	800660a <TIM_Base_SetConfig+0x9a>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	4a30      	ldr	r2, [pc, #192]	; (80066c0 <TIM_Base_SetConfig+0x150>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d003      	beq.n	800660a <TIM_Base_SetConfig+0x9a>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	4a2b      	ldr	r2, [pc, #172]	; (80066b4 <TIM_Base_SetConfig+0x144>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d108      	bne.n	800661c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006610:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	4313      	orrs	r3, r2
 800661a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	4313      	orrs	r3, r2
 8006628:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68fa      	ldr	r2, [r7, #12]
 800662e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	689a      	ldr	r2, [r3, #8]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a18      	ldr	r2, [pc, #96]	; (80066a4 <TIM_Base_SetConfig+0x134>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d013      	beq.n	8006670 <TIM_Base_SetConfig+0x100>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a19      	ldr	r2, [pc, #100]	; (80066b0 <TIM_Base_SetConfig+0x140>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d00f      	beq.n	8006670 <TIM_Base_SetConfig+0x100>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a19      	ldr	r2, [pc, #100]	; (80066b8 <TIM_Base_SetConfig+0x148>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d00b      	beq.n	8006670 <TIM_Base_SetConfig+0x100>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a18      	ldr	r2, [pc, #96]	; (80066bc <TIM_Base_SetConfig+0x14c>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d007      	beq.n	8006670 <TIM_Base_SetConfig+0x100>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	4a17      	ldr	r2, [pc, #92]	; (80066c0 <TIM_Base_SetConfig+0x150>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d003      	beq.n	8006670 <TIM_Base_SetConfig+0x100>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	4a12      	ldr	r2, [pc, #72]	; (80066b4 <TIM_Base_SetConfig+0x144>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d103      	bne.n	8006678 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	691a      	ldr	r2, [r3, #16]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	f003 0301 	and.w	r3, r3, #1
 8006686:	2b01      	cmp	r3, #1
 8006688:	d105      	bne.n	8006696 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	f023 0201 	bic.w	r2, r3, #1
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	611a      	str	r2, [r3, #16]
  }
}
 8006696:	bf00      	nop
 8006698:	3714      	adds	r7, #20
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	40012c00 	.word	0x40012c00
 80066a8:	40000400 	.word	0x40000400
 80066ac:	40000800 	.word	0x40000800
 80066b0:	40013400 	.word	0x40013400
 80066b4:	40015000 	.word	0x40015000
 80066b8:	40014000 	.word	0x40014000
 80066bc:	40014400 	.word	0x40014400
 80066c0:	40014800 	.word	0x40014800

080066c4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b086      	sub	sp, #24
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066ce:	2300      	movs	r3, #0
 80066d0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80066e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066e4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	693a      	ldr	r2, [r7, #16]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066f6:	f023 0307 	bic.w	r3, r3, #7
 80066fa:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	693a      	ldr	r2, [r7, #16]
 8006702:	4313      	orrs	r3, r2
 8006704:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	4a4e      	ldr	r2, [pc, #312]	; (800684c <TIM_SlaveTimer_SetConfig+0x188>)
 8006714:	4293      	cmp	r3, r2
 8006716:	f000 8092 	beq.w	800683e <TIM_SlaveTimer_SetConfig+0x17a>
 800671a:	4a4c      	ldr	r2, [pc, #304]	; (800684c <TIM_SlaveTimer_SetConfig+0x188>)
 800671c:	4293      	cmp	r3, r2
 800671e:	f200 808b 	bhi.w	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 8006722:	4a4b      	ldr	r2, [pc, #300]	; (8006850 <TIM_SlaveTimer_SetConfig+0x18c>)
 8006724:	4293      	cmp	r3, r2
 8006726:	f000 808a 	beq.w	800683e <TIM_SlaveTimer_SetConfig+0x17a>
 800672a:	4a49      	ldr	r2, [pc, #292]	; (8006850 <TIM_SlaveTimer_SetConfig+0x18c>)
 800672c:	4293      	cmp	r3, r2
 800672e:	f200 8083 	bhi.w	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 8006732:	4a48      	ldr	r2, [pc, #288]	; (8006854 <TIM_SlaveTimer_SetConfig+0x190>)
 8006734:	4293      	cmp	r3, r2
 8006736:	f000 8082 	beq.w	800683e <TIM_SlaveTimer_SetConfig+0x17a>
 800673a:	4a46      	ldr	r2, [pc, #280]	; (8006854 <TIM_SlaveTimer_SetConfig+0x190>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d87b      	bhi.n	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 8006740:	4a45      	ldr	r2, [pc, #276]	; (8006858 <TIM_SlaveTimer_SetConfig+0x194>)
 8006742:	4293      	cmp	r3, r2
 8006744:	d07b      	beq.n	800683e <TIM_SlaveTimer_SetConfig+0x17a>
 8006746:	4a44      	ldr	r2, [pc, #272]	; (8006858 <TIM_SlaveTimer_SetConfig+0x194>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d875      	bhi.n	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 800674c:	4a43      	ldr	r2, [pc, #268]	; (800685c <TIM_SlaveTimer_SetConfig+0x198>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d075      	beq.n	800683e <TIM_SlaveTimer_SetConfig+0x17a>
 8006752:	4a42      	ldr	r2, [pc, #264]	; (800685c <TIM_SlaveTimer_SetConfig+0x198>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d86f      	bhi.n	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 8006758:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800675c:	d06f      	beq.n	800683e <TIM_SlaveTimer_SetConfig+0x17a>
 800675e:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006762:	d869      	bhi.n	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 8006764:	2b70      	cmp	r3, #112	; 0x70
 8006766:	d01a      	beq.n	800679e <TIM_SlaveTimer_SetConfig+0xda>
 8006768:	2b70      	cmp	r3, #112	; 0x70
 800676a:	d865      	bhi.n	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 800676c:	2b60      	cmp	r3, #96	; 0x60
 800676e:	d059      	beq.n	8006824 <TIM_SlaveTimer_SetConfig+0x160>
 8006770:	2b60      	cmp	r3, #96	; 0x60
 8006772:	d861      	bhi.n	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 8006774:	2b50      	cmp	r3, #80	; 0x50
 8006776:	d04b      	beq.n	8006810 <TIM_SlaveTimer_SetConfig+0x14c>
 8006778:	2b50      	cmp	r3, #80	; 0x50
 800677a:	d85d      	bhi.n	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 800677c:	2b40      	cmp	r3, #64	; 0x40
 800677e:	d019      	beq.n	80067b4 <TIM_SlaveTimer_SetConfig+0xf0>
 8006780:	2b40      	cmp	r3, #64	; 0x40
 8006782:	d859      	bhi.n	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 8006784:	2b30      	cmp	r3, #48	; 0x30
 8006786:	d05a      	beq.n	800683e <TIM_SlaveTimer_SetConfig+0x17a>
 8006788:	2b30      	cmp	r3, #48	; 0x30
 800678a:	d855      	bhi.n	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 800678c:	2b20      	cmp	r3, #32
 800678e:	d056      	beq.n	800683e <TIM_SlaveTimer_SetConfig+0x17a>
 8006790:	2b20      	cmp	r3, #32
 8006792:	d851      	bhi.n	8006838 <TIM_SlaveTimer_SetConfig+0x174>
 8006794:	2b00      	cmp	r3, #0
 8006796:	d052      	beq.n	800683e <TIM_SlaveTimer_SetConfig+0x17a>
 8006798:	2b10      	cmp	r3, #16
 800679a:	d050      	beq.n	800683e <TIM_SlaveTimer_SetConfig+0x17a>
 800679c:	e04c      	b.n	8006838 <TIM_SlaveTimer_SetConfig+0x174>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80067ae:	f000 f8b6 	bl	800691e <TIM_ETR_SetConfig>
      break;
 80067b2:	e045      	b.n	8006840 <TIM_SlaveTimer_SetConfig+0x17c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2b05      	cmp	r3, #5
 80067ba:	d004      	beq.n	80067c6 <TIM_SlaveTimer_SetConfig+0x102>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80067c0:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 80067c4:	d101      	bne.n	80067ca <TIM_SlaveTimer_SetConfig+0x106>
      {
        return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e03b      	b.n	8006842 <TIM_SlaveTimer_SetConfig+0x17e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	6a1b      	ldr	r3, [r3, #32]
 80067d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	6a1a      	ldr	r2, [r3, #32]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f022 0201 	bic.w	r2, r2, #1
 80067e0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	699b      	ldr	r3, [r3, #24]
 80067e8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80067f0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	011b      	lsls	r3, r3, #4
 80067f8:	68ba      	ldr	r2, [r7, #8]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68ba      	ldr	r2, [r7, #8]
 8006804:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	621a      	str	r2, [r3, #32]
      break;
 800680e:	e017      	b.n	8006840 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800681c:	461a      	mov	r2, r3
 800681e:	f000 f81f 	bl	8006860 <TIM_TI1_ConfigInputStage>
      break;
 8006822:	e00d      	b.n	8006840 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006830:	461a      	mov	r2, r3
 8006832:	f000 f844 	bl	80068be <TIM_TI2_ConfigInputStage>
      break;
 8006836:	e003      	b.n	8006840 <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	75fb      	strb	r3, [r7, #23]
      break;
 800683c:	e000      	b.n	8006840 <TIM_SlaveTimer_SetConfig+0x17c>
      break;
 800683e:	bf00      	nop
  }

  return status;
 8006840:	7dfb      	ldrb	r3, [r7, #23]
}
 8006842:	4618      	mov	r0, r3
 8006844:	3718      	adds	r7, #24
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
 800684a:	bf00      	nop
 800684c:	00100070 	.word	0x00100070
 8006850:	00100050 	.word	0x00100050
 8006854:	00100040 	.word	0x00100040
 8006858:	00100030 	.word	0x00100030
 800685c:	00100020 	.word	0x00100020

08006860 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006860:	b480      	push	{r7}
 8006862:	b087      	sub	sp, #28
 8006864:	af00      	add	r7, sp, #0
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6a1b      	ldr	r3, [r3, #32]
 8006870:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6a1b      	ldr	r3, [r3, #32]
 8006876:	f023 0201 	bic.w	r2, r3, #1
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800688a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	011b      	lsls	r3, r3, #4
 8006890:	693a      	ldr	r2, [r7, #16]
 8006892:	4313      	orrs	r3, r2
 8006894:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	f023 030a 	bic.w	r3, r3, #10
 800689c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800689e:	697a      	ldr	r2, [r7, #20]
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	693a      	ldr	r2, [r7, #16]
 80068aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	697a      	ldr	r2, [r7, #20]
 80068b0:	621a      	str	r2, [r3, #32]
}
 80068b2:	bf00      	nop
 80068b4:	371c      	adds	r7, #28
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr

080068be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068be:	b480      	push	{r7}
 80068c0:	b087      	sub	sp, #28
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	60f8      	str	r0, [r7, #12]
 80068c6:	60b9      	str	r1, [r7, #8]
 80068c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6a1b      	ldr	r3, [r3, #32]
 80068ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6a1b      	ldr	r3, [r3, #32]
 80068d4:	f023 0210 	bic.w	r2, r3, #16
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	699b      	ldr	r3, [r3, #24]
 80068e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80068e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	031b      	lsls	r3, r3, #12
 80068ee:	693a      	ldr	r2, [r7, #16]
 80068f0:	4313      	orrs	r3, r2
 80068f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80068fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	011b      	lsls	r3, r3, #4
 8006900:	697a      	ldr	r2, [r7, #20]
 8006902:	4313      	orrs	r3, r2
 8006904:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	697a      	ldr	r2, [r7, #20]
 8006910:	621a      	str	r2, [r3, #32]
}
 8006912:	bf00      	nop
 8006914:	371c      	adds	r7, #28
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr

0800691e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800691e:	b480      	push	{r7}
 8006920:	b087      	sub	sp, #28
 8006922:	af00      	add	r7, sp, #0
 8006924:	60f8      	str	r0, [r7, #12]
 8006926:	60b9      	str	r1, [r7, #8]
 8006928:	607a      	str	r2, [r7, #4]
 800692a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006938:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	021a      	lsls	r2, r3, #8
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	431a      	orrs	r2, r3
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	4313      	orrs	r3, r2
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	4313      	orrs	r3, r2
 800694a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	697a      	ldr	r2, [r7, #20]
 8006950:	609a      	str	r2, [r3, #8]
}
 8006952:	bf00      	nop
 8006954:	371c      	adds	r7, #28
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
	...

08006960 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006970:	2b01      	cmp	r3, #1
 8006972:	d101      	bne.n	8006978 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006974:	2302      	movs	r3, #2
 8006976:	e06f      	b.n	8006a58 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2202      	movs	r2, #2
 8006984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a31      	ldr	r2, [pc, #196]	; (8006a64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d009      	beq.n	80069b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a30      	ldr	r2, [pc, #192]	; (8006a68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d004      	beq.n	80069b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a2e      	ldr	r2, [pc, #184]	; (8006a6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d108      	bne.n	80069c8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80069bc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	68fa      	ldr	r2, [r7, #12]
 80069c4:	4313      	orrs	r3, r2
 80069c6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80069ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	4313      	orrs	r3, r2
 80069dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	68fa      	ldr	r2, [r7, #12]
 80069e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a1e      	ldr	r2, [pc, #120]	; (8006a64 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d01d      	beq.n	8006a2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069f8:	d018      	beq.n	8006a2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a1c      	ldr	r2, [pc, #112]	; (8006a70 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d013      	beq.n	8006a2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a1a      	ldr	r2, [pc, #104]	; (8006a74 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d00e      	beq.n	8006a2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a15      	ldr	r2, [pc, #84]	; (8006a68 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d009      	beq.n	8006a2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a16      	ldr	r2, [pc, #88]	; (8006a78 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d004      	beq.n	8006a2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a11      	ldr	r2, [pc, #68]	; (8006a6c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d10c      	bne.n	8006a46 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a32:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	68ba      	ldr	r2, [r7, #8]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68ba      	ldr	r2, [r7, #8]
 8006a44:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a56:	2300      	movs	r3, #0
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3714      	adds	r7, #20
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr
 8006a64:	40012c00 	.word	0x40012c00
 8006a68:	40013400 	.word	0x40013400
 8006a6c:	40015000 	.word	0x40015000
 8006a70:	40000400 	.word	0x40000400
 8006a74:	40000800 	.word	0x40000800
 8006a78:	40014000 	.word	0x40014000

08006a7c <arm_biquad_cascade_df2T_f32>:
 8006a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a80:	7807      	ldrb	r7, [r0, #0]
 8006a82:	ea4f 1e13 	mov.w	lr, r3, lsr #4
 8006a86:	6885      	ldr	r5, [r0, #8]
 8006a88:	3514      	adds	r5, #20
 8006a8a:	6846      	ldr	r6, [r0, #4]
 8006a8c:	3608      	adds	r6, #8
 8006a8e:	ea4f 198e 	mov.w	r9, lr, lsl #6
 8006a92:	eb02 0b09 	add.w	fp, r2, r9
 8006a96:	f003 080f 	and.w	r8, r3, #15
 8006a9a:	ea4f 0a88 	mov.w	sl, r8, lsl #2
 8006a9e:	ed55 7a05 	vldr	s15, [r5, #-20]	; 0xffffffec
 8006aa2:	ed15 7a04 	vldr	s14, [r5, #-16]
 8006aa6:	ed55 6a03 	vldr	s13, [r5, #-12]
 8006aaa:	ed15 6a02 	vldr	s12, [r5, #-8]
 8006aae:	ed55 5a01 	vldr	s11, [r5, #-4]
 8006ab2:	46b4      	mov	ip, r6
 8006ab4:	ed56 3a02 	vldr	s7, [r6, #-8]
 8006ab8:	ed16 4a01 	vldr	s8, [r6, #-4]
 8006abc:	f1be 0f00 	cmp.w	lr, #0
 8006ac0:	f000 8195 	beq.w	8006dee <arm_biquad_cascade_df2T_f32+0x372>
 8006ac4:	f101 0040 	add.w	r0, r1, #64	; 0x40
 8006ac8:	f102 0340 	add.w	r3, r2, #64	; 0x40
 8006acc:	4674      	mov	r4, lr
 8006ace:	ed10 3a10 	vldr	s6, [r0, #-64]	; 0xffffffc0
 8006ad2:	ee27 5a83 	vmul.f32	s10, s15, s6
 8006ad6:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006ada:	ee67 4a03 	vmul.f32	s9, s14, s6
 8006ade:	ee34 4a84 	vadd.f32	s8, s9, s8
 8006ae2:	ee66 4a05 	vmul.f32	s9, s12, s10
 8006ae6:	ee34 4a84 	vadd.f32	s8, s9, s8
 8006aea:	ee26 3a83 	vmul.f32	s6, s13, s6
 8006aee:	ed03 5a10 	vstr	s10, [r3, #-64]	; 0xffffffc0
 8006af2:	ed50 3a0f 	vldr	s7, [r0, #-60]	; 0xffffffc4
 8006af6:	ee67 4aa3 	vmul.f32	s9, s15, s7
 8006afa:	ee74 4a84 	vadd.f32	s9, s9, s8
 8006afe:	ee25 5a85 	vmul.f32	s10, s11, s10
 8006b02:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006b06:	ee27 4a23 	vmul.f32	s8, s14, s7
 8006b0a:	ee35 5a04 	vadd.f32	s10, s10, s8
 8006b0e:	ee26 3a24 	vmul.f32	s6, s12, s9
 8006b12:	ee33 3a05 	vadd.f32	s6, s6, s10
 8006b16:	ee66 3aa3 	vmul.f32	s7, s13, s7
 8006b1a:	ed43 4a0f 	vstr	s9, [r3, #-60]	; 0xffffffc4
 8006b1e:	ed10 4a0e 	vldr	s8, [r0, #-56]	; 0xffffffc8
 8006b22:	ee27 5a84 	vmul.f32	s10, s15, s8
 8006b26:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006b2a:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8006b2e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006b32:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006b36:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006b3a:	ee26 3a05 	vmul.f32	s6, s12, s10
 8006b3e:	ee33 3a24 	vadd.f32	s6, s6, s9
 8006b42:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006b46:	ed03 5a0e 	vstr	s10, [r3, #-56]	; 0xffffffc8
 8006b4a:	ed10 4a0d 	vldr	s8, [r0, #-52]	; 0xffffffcc
 8006b4e:	ee67 4a84 	vmul.f32	s9, s15, s8
 8006b52:	ee74 4a83 	vadd.f32	s9, s9, s6
 8006b56:	ee25 5a85 	vmul.f32	s10, s11, s10
 8006b5a:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006b5e:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006b62:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006b66:	ee26 3a24 	vmul.f32	s6, s12, s9
 8006b6a:	ee33 3a05 	vadd.f32	s6, s6, s10
 8006b6e:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006b72:	ed43 4a0d 	vstr	s9, [r3, #-52]	; 0xffffffcc
 8006b76:	ed10 4a0c 	vldr	s8, [r0, #-48]	; 0xffffffd0
 8006b7a:	ee27 5a84 	vmul.f32	s10, s15, s8
 8006b7e:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006b82:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8006b86:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006b8a:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006b8e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006b92:	ee26 3a05 	vmul.f32	s6, s12, s10
 8006b96:	ee33 3a24 	vadd.f32	s6, s6, s9
 8006b9a:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006b9e:	ed03 5a0c 	vstr	s10, [r3, #-48]	; 0xffffffd0
 8006ba2:	ed10 4a0b 	vldr	s8, [r0, #-44]	; 0xffffffd4
 8006ba6:	ee67 4a84 	vmul.f32	s9, s15, s8
 8006baa:	ee74 4a83 	vadd.f32	s9, s9, s6
 8006bae:	ee25 5a85 	vmul.f32	s10, s11, s10
 8006bb2:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006bb6:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006bba:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006bbe:	ee26 3a24 	vmul.f32	s6, s12, s9
 8006bc2:	ee33 3a05 	vadd.f32	s6, s6, s10
 8006bc6:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006bca:	ed43 4a0b 	vstr	s9, [r3, #-44]	; 0xffffffd4
 8006bce:	ed10 4a0a 	vldr	s8, [r0, #-40]	; 0xffffffd8
 8006bd2:	ee27 5a84 	vmul.f32	s10, s15, s8
 8006bd6:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006bda:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8006bde:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006be2:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006be6:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006bea:	ee26 3a05 	vmul.f32	s6, s12, s10
 8006bee:	ee33 3a24 	vadd.f32	s6, s6, s9
 8006bf2:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006bf6:	ed03 5a0a 	vstr	s10, [r3, #-40]	; 0xffffffd8
 8006bfa:	ed10 4a09 	vldr	s8, [r0, #-36]	; 0xffffffdc
 8006bfe:	ee67 4a84 	vmul.f32	s9, s15, s8
 8006c02:	ee74 4a83 	vadd.f32	s9, s9, s6
 8006c06:	ee25 5a85 	vmul.f32	s10, s11, s10
 8006c0a:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006c0e:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006c12:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006c16:	ee26 3a24 	vmul.f32	s6, s12, s9
 8006c1a:	ee33 3a05 	vadd.f32	s6, s6, s10
 8006c1e:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006c22:	ed43 4a09 	vstr	s9, [r3, #-36]	; 0xffffffdc
 8006c26:	ed10 4a08 	vldr	s8, [r0, #-32]	; 0xffffffe0
 8006c2a:	ee27 5a84 	vmul.f32	s10, s15, s8
 8006c2e:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006c32:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8006c36:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006c3a:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006c3e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006c42:	ee26 3a05 	vmul.f32	s6, s12, s10
 8006c46:	ee33 3a24 	vadd.f32	s6, s6, s9
 8006c4a:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006c4e:	ed03 5a08 	vstr	s10, [r3, #-32]	; 0xffffffe0
 8006c52:	ed10 4a07 	vldr	s8, [r0, #-28]	; 0xffffffe4
 8006c56:	ee67 4a84 	vmul.f32	s9, s15, s8
 8006c5a:	ee74 4a83 	vadd.f32	s9, s9, s6
 8006c5e:	ee25 5a85 	vmul.f32	s10, s11, s10
 8006c62:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006c66:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006c6a:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006c6e:	ee26 3a24 	vmul.f32	s6, s12, s9
 8006c72:	ee33 3a05 	vadd.f32	s6, s6, s10
 8006c76:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006c7a:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
 8006c7e:	ed10 4a06 	vldr	s8, [r0, #-24]	; 0xffffffe8
 8006c82:	ee27 5a84 	vmul.f32	s10, s15, s8
 8006c86:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006c8a:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8006c8e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006c92:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006c96:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006c9a:	ee26 3a05 	vmul.f32	s6, s12, s10
 8006c9e:	ee33 3a24 	vadd.f32	s6, s6, s9
 8006ca2:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006ca6:	ed03 5a06 	vstr	s10, [r3, #-24]	; 0xffffffe8
 8006caa:	ed10 4a05 	vldr	s8, [r0, #-20]	; 0xffffffec
 8006cae:	ee67 4a84 	vmul.f32	s9, s15, s8
 8006cb2:	ee74 4a83 	vadd.f32	s9, s9, s6
 8006cb6:	ee25 5a85 	vmul.f32	s10, s11, s10
 8006cba:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006cbe:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006cc2:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006cc6:	ee26 3a24 	vmul.f32	s6, s12, s9
 8006cca:	ee33 3a05 	vadd.f32	s6, s6, s10
 8006cce:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006cd2:	ed43 4a05 	vstr	s9, [r3, #-20]	; 0xffffffec
 8006cd6:	ed10 4a04 	vldr	s8, [r0, #-16]
 8006cda:	ee27 5a84 	vmul.f32	s10, s15, s8
 8006cde:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006ce2:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8006ce6:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006cea:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006cee:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006cf2:	ee26 3a05 	vmul.f32	s6, s12, s10
 8006cf6:	ee33 3a24 	vadd.f32	s6, s6, s9
 8006cfa:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006cfe:	ed03 5a04 	vstr	s10, [r3, #-16]
 8006d02:	ed10 4a03 	vldr	s8, [r0, #-12]
 8006d06:	ee67 4a84 	vmul.f32	s9, s15, s8
 8006d0a:	ee74 4a83 	vadd.f32	s9, s9, s6
 8006d0e:	ee25 5a85 	vmul.f32	s10, s11, s10
 8006d12:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006d16:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006d1a:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006d1e:	ee26 3a24 	vmul.f32	s6, s12, s9
 8006d22:	ee33 3a05 	vadd.f32	s6, s6, s10
 8006d26:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006d2a:	ed43 4a03 	vstr	s9, [r3, #-12]
 8006d2e:	ed10 4a02 	vldr	s8, [r0, #-8]
 8006d32:	ee27 5a84 	vmul.f32	s10, s15, s8
 8006d36:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006d3a:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8006d3e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006d42:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006d46:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8006d4a:	ee26 3a05 	vmul.f32	s6, s12, s10
 8006d4e:	ee33 3a24 	vadd.f32	s6, s6, s9
 8006d52:	ee66 3a84 	vmul.f32	s7, s13, s8
 8006d56:	ed03 5a02 	vstr	s10, [r3, #-8]
 8006d5a:	ed10 4a01 	vldr	s8, [r0, #-4]
 8006d5e:	ee67 4a84 	vmul.f32	s9, s15, s8
 8006d62:	ee74 4a83 	vadd.f32	s9, s9, s6
 8006d66:	ee25 5a85 	vmul.f32	s10, s11, s10
 8006d6a:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006d6e:	ee67 3a04 	vmul.f32	s7, s14, s8
 8006d72:	ee35 5a23 	vadd.f32	s10, s10, s7
 8006d76:	ee66 3a24 	vmul.f32	s7, s12, s9
 8006d7a:	ee73 3a85 	vadd.f32	s7, s7, s10
 8006d7e:	ee26 5a84 	vmul.f32	s10, s13, s8
 8006d82:	ee25 4aa4 	vmul.f32	s8, s11, s9
 8006d86:	ee34 4a05 	vadd.f32	s8, s8, s10
 8006d8a:	ed43 4a01 	vstr	s9, [r3, #-4]
 8006d8e:	3040      	adds	r0, #64	; 0x40
 8006d90:	3340      	adds	r3, #64	; 0x40
 8006d92:	3c01      	subs	r4, #1
 8006d94:	f47f ae9b 	bne.w	8006ace <arm_biquad_cascade_df2T_f32+0x52>
 8006d98:	4449      	add	r1, r9
 8006d9a:	465b      	mov	r3, fp
 8006d9c:	f1b8 0f00 	cmp.w	r8, #0
 8006da0:	d019      	beq.n	8006dd6 <arm_biquad_cascade_df2T_f32+0x35a>
 8006da2:	eb01 000a 	add.w	r0, r1, sl
 8006da6:	ecf1 2a01 	vldmia	r1!, {s5}
 8006daa:	ee27 3aa2 	vmul.f32	s6, s15, s5
 8006dae:	ee33 3a23 	vadd.f32	s6, s6, s7
 8006db2:	ee67 3a22 	vmul.f32	s7, s14, s5
 8006db6:	ee33 4a84 	vadd.f32	s8, s7, s8
 8006dba:	ee26 5a03 	vmul.f32	s10, s12, s6
 8006dbe:	ee75 3a04 	vadd.f32	s7, s10, s8
 8006dc2:	ee66 2aa2 	vmul.f32	s5, s13, s5
 8006dc6:	ee25 4a83 	vmul.f32	s8, s11, s6
 8006dca:	ee34 4a22 	vadd.f32	s8, s8, s5
 8006dce:	eca3 3a01 	vstmia	r3!, {s6}
 8006dd2:	4281      	cmp	r1, r0
 8006dd4:	d1e7      	bne.n	8006da6 <arm_biquad_cascade_df2T_f32+0x32a>
 8006dd6:	ed4c 3a02 	vstr	s7, [ip, #-8]
 8006dda:	ed0c 4a01 	vstr	s8, [ip, #-4]
 8006dde:	3514      	adds	r5, #20
 8006de0:	3608      	adds	r6, #8
 8006de2:	4611      	mov	r1, r2
 8006de4:	3f01      	subs	r7, #1
 8006de6:	f47f ae5a 	bne.w	8006a9e <arm_biquad_cascade_df2T_f32+0x22>
 8006dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dee:	4613      	mov	r3, r2
 8006df0:	e7d4      	b.n	8006d9c <arm_biquad_cascade_df2T_f32+0x320>
	...

08006df4 <arm_biquad_cascade_df2T_init_f32>:
 8006df4:	b510      	push	{r4, lr}
 8006df6:	6082      	str	r2, [r0, #8]
 8006df8:	7001      	strb	r1, [r0, #0]
 8006dfa:	4604      	mov	r4, r0
 8006dfc:	00ca      	lsls	r2, r1, #3
 8006dfe:	4618      	mov	r0, r3
 8006e00:	2100      	movs	r1, #0
 8006e02:	f000 f803 	bl	8006e0c <memset>
 8006e06:	6060      	str	r0, [r4, #4]
 8006e08:	bd10      	pop	{r4, pc}
 8006e0a:	bf00      	nop

08006e0c <memset>:
 8006e0c:	4402      	add	r2, r0
 8006e0e:	4603      	mov	r3, r0
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d100      	bne.n	8006e16 <memset+0xa>
 8006e14:	4770      	bx	lr
 8006e16:	f803 1b01 	strb.w	r1, [r3], #1
 8006e1a:	e7f9      	b.n	8006e10 <memset+0x4>

08006e1c <__errno>:
 8006e1c:	4b01      	ldr	r3, [pc, #4]	; (8006e24 <__errno+0x8>)
 8006e1e:	6818      	ldr	r0, [r3, #0]
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	200078c0 	.word	0x200078c0

08006e28 <__libc_init_array>:
 8006e28:	b570      	push	{r4, r5, r6, lr}
 8006e2a:	4d0d      	ldr	r5, [pc, #52]	; (8006e60 <__libc_init_array+0x38>)
 8006e2c:	4c0d      	ldr	r4, [pc, #52]	; (8006e64 <__libc_init_array+0x3c>)
 8006e2e:	1b64      	subs	r4, r4, r5
 8006e30:	10a4      	asrs	r4, r4, #2
 8006e32:	2600      	movs	r6, #0
 8006e34:	42a6      	cmp	r6, r4
 8006e36:	d109      	bne.n	8006e4c <__libc_init_array+0x24>
 8006e38:	4d0b      	ldr	r5, [pc, #44]	; (8006e68 <__libc_init_array+0x40>)
 8006e3a:	4c0c      	ldr	r4, [pc, #48]	; (8006e6c <__libc_init_array+0x44>)
 8006e3c:	f000 f91e 	bl	800707c <_init>
 8006e40:	1b64      	subs	r4, r4, r5
 8006e42:	10a4      	asrs	r4, r4, #2
 8006e44:	2600      	movs	r6, #0
 8006e46:	42a6      	cmp	r6, r4
 8006e48:	d105      	bne.n	8006e56 <__libc_init_array+0x2e>
 8006e4a:	bd70      	pop	{r4, r5, r6, pc}
 8006e4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e50:	4798      	blx	r3
 8006e52:	3601      	adds	r6, #1
 8006e54:	e7ee      	b.n	8006e34 <__libc_init_array+0xc>
 8006e56:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e5a:	4798      	blx	r3
 8006e5c:	3601      	adds	r6, #1
 8006e5e:	e7f2      	b.n	8006e46 <__libc_init_array+0x1e>
 8006e60:	080070a4 	.word	0x080070a4
 8006e64:	080070a4 	.word	0x080070a4
 8006e68:	080070a4 	.word	0x080070a4
 8006e6c:	080070a8 	.word	0x080070a8

08006e70 <sqrt>:
 8006e70:	b538      	push	{r3, r4, r5, lr}
 8006e72:	ed2d 8b02 	vpush	{d8}
 8006e76:	ec55 4b10 	vmov	r4, r5, d0
 8006e7a:	f000 f825 	bl	8006ec8 <__ieee754_sqrt>
 8006e7e:	4622      	mov	r2, r4
 8006e80:	462b      	mov	r3, r5
 8006e82:	4620      	mov	r0, r4
 8006e84:	4629      	mov	r1, r5
 8006e86:	eeb0 8a40 	vmov.f32	s16, s0
 8006e8a:	eef0 8a60 	vmov.f32	s17, s1
 8006e8e:	f7f9 fe19 	bl	8000ac4 <__aeabi_dcmpun>
 8006e92:	b990      	cbnz	r0, 8006eba <sqrt+0x4a>
 8006e94:	2200      	movs	r2, #0
 8006e96:	2300      	movs	r3, #0
 8006e98:	4620      	mov	r0, r4
 8006e9a:	4629      	mov	r1, r5
 8006e9c:	f7f9 fdea 	bl	8000a74 <__aeabi_dcmplt>
 8006ea0:	b158      	cbz	r0, 8006eba <sqrt+0x4a>
 8006ea2:	f7ff ffbb 	bl	8006e1c <__errno>
 8006ea6:	2321      	movs	r3, #33	; 0x21
 8006ea8:	6003      	str	r3, [r0, #0]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	2300      	movs	r3, #0
 8006eae:	4610      	mov	r0, r2
 8006eb0:	4619      	mov	r1, r3
 8006eb2:	f7f9 fc97 	bl	80007e4 <__aeabi_ddiv>
 8006eb6:	ec41 0b18 	vmov	d8, r0, r1
 8006eba:	eeb0 0a48 	vmov.f32	s0, s16
 8006ebe:	eef0 0a68 	vmov.f32	s1, s17
 8006ec2:	ecbd 8b02 	vpop	{d8}
 8006ec6:	bd38      	pop	{r3, r4, r5, pc}

08006ec8 <__ieee754_sqrt>:
 8006ec8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ecc:	ec55 4b10 	vmov	r4, r5, d0
 8006ed0:	4e67      	ldr	r6, [pc, #412]	; (8007070 <__ieee754_sqrt+0x1a8>)
 8006ed2:	43ae      	bics	r6, r5
 8006ed4:	ee10 0a10 	vmov	r0, s0
 8006ed8:	ee10 2a10 	vmov	r2, s0
 8006edc:	4629      	mov	r1, r5
 8006ede:	462b      	mov	r3, r5
 8006ee0:	d10d      	bne.n	8006efe <__ieee754_sqrt+0x36>
 8006ee2:	f7f9 fb55 	bl	8000590 <__aeabi_dmul>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	460b      	mov	r3, r1
 8006eea:	4620      	mov	r0, r4
 8006eec:	4629      	mov	r1, r5
 8006eee:	f7f9 f999 	bl	8000224 <__adddf3>
 8006ef2:	4604      	mov	r4, r0
 8006ef4:	460d      	mov	r5, r1
 8006ef6:	ec45 4b10 	vmov	d0, r4, r5
 8006efa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006efe:	2d00      	cmp	r5, #0
 8006f00:	dc0b      	bgt.n	8006f1a <__ieee754_sqrt+0x52>
 8006f02:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006f06:	4326      	orrs	r6, r4
 8006f08:	d0f5      	beq.n	8006ef6 <__ieee754_sqrt+0x2e>
 8006f0a:	b135      	cbz	r5, 8006f1a <__ieee754_sqrt+0x52>
 8006f0c:	f7f9 f988 	bl	8000220 <__aeabi_dsub>
 8006f10:	4602      	mov	r2, r0
 8006f12:	460b      	mov	r3, r1
 8006f14:	f7f9 fc66 	bl	80007e4 <__aeabi_ddiv>
 8006f18:	e7eb      	b.n	8006ef2 <__ieee754_sqrt+0x2a>
 8006f1a:	1509      	asrs	r1, r1, #20
 8006f1c:	f000 808d 	beq.w	800703a <__ieee754_sqrt+0x172>
 8006f20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f24:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8006f28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f2c:	07c9      	lsls	r1, r1, #31
 8006f2e:	bf5c      	itt	pl
 8006f30:	005b      	lslpl	r3, r3, #1
 8006f32:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8006f36:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006f3a:	bf58      	it	pl
 8006f3c:	0052      	lslpl	r2, r2, #1
 8006f3e:	2500      	movs	r5, #0
 8006f40:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8006f44:	1076      	asrs	r6, r6, #1
 8006f46:	0052      	lsls	r2, r2, #1
 8006f48:	f04f 0e16 	mov.w	lr, #22
 8006f4c:	46ac      	mov	ip, r5
 8006f4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006f52:	eb0c 0001 	add.w	r0, ip, r1
 8006f56:	4298      	cmp	r0, r3
 8006f58:	bfde      	ittt	le
 8006f5a:	1a1b      	suble	r3, r3, r0
 8006f5c:	eb00 0c01 	addle.w	ip, r0, r1
 8006f60:	186d      	addle	r5, r5, r1
 8006f62:	005b      	lsls	r3, r3, #1
 8006f64:	f1be 0e01 	subs.w	lr, lr, #1
 8006f68:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8006f6c:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8006f70:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8006f74:	d1ed      	bne.n	8006f52 <__ieee754_sqrt+0x8a>
 8006f76:	4674      	mov	r4, lr
 8006f78:	2720      	movs	r7, #32
 8006f7a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8006f7e:	4563      	cmp	r3, ip
 8006f80:	eb01 000e 	add.w	r0, r1, lr
 8006f84:	dc02      	bgt.n	8006f8c <__ieee754_sqrt+0xc4>
 8006f86:	d113      	bne.n	8006fb0 <__ieee754_sqrt+0xe8>
 8006f88:	4290      	cmp	r0, r2
 8006f8a:	d811      	bhi.n	8006fb0 <__ieee754_sqrt+0xe8>
 8006f8c:	2800      	cmp	r0, #0
 8006f8e:	eb00 0e01 	add.w	lr, r0, r1
 8006f92:	da57      	bge.n	8007044 <__ieee754_sqrt+0x17c>
 8006f94:	f1be 0f00 	cmp.w	lr, #0
 8006f98:	db54      	blt.n	8007044 <__ieee754_sqrt+0x17c>
 8006f9a:	f10c 0801 	add.w	r8, ip, #1
 8006f9e:	eba3 030c 	sub.w	r3, r3, ip
 8006fa2:	4290      	cmp	r0, r2
 8006fa4:	bf88      	it	hi
 8006fa6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006faa:	1a12      	subs	r2, r2, r0
 8006fac:	440c      	add	r4, r1
 8006fae:	46c4      	mov	ip, r8
 8006fb0:	005b      	lsls	r3, r3, #1
 8006fb2:	3f01      	subs	r7, #1
 8006fb4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8006fb8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8006fbc:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8006fc0:	d1dd      	bne.n	8006f7e <__ieee754_sqrt+0xb6>
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	d01b      	beq.n	8006ffe <__ieee754_sqrt+0x136>
 8006fc6:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8007074 <__ieee754_sqrt+0x1ac>
 8006fca:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8007078 <__ieee754_sqrt+0x1b0>
 8006fce:	e9da 0100 	ldrd	r0, r1, [sl]
 8006fd2:	e9db 2300 	ldrd	r2, r3, [fp]
 8006fd6:	f7f9 f923 	bl	8000220 <__aeabi_dsub>
 8006fda:	e9da 8900 	ldrd	r8, r9, [sl]
 8006fde:	4602      	mov	r2, r0
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	4640      	mov	r0, r8
 8006fe4:	4649      	mov	r1, r9
 8006fe6:	f7f9 fd4f 	bl	8000a88 <__aeabi_dcmple>
 8006fea:	b140      	cbz	r0, 8006ffe <__ieee754_sqrt+0x136>
 8006fec:	f1b4 3fff 	cmp.w	r4, #4294967295
 8006ff0:	e9da 0100 	ldrd	r0, r1, [sl]
 8006ff4:	e9db 2300 	ldrd	r2, r3, [fp]
 8006ff8:	d126      	bne.n	8007048 <__ieee754_sqrt+0x180>
 8006ffa:	3501      	adds	r5, #1
 8006ffc:	463c      	mov	r4, r7
 8006ffe:	106a      	asrs	r2, r5, #1
 8007000:	0863      	lsrs	r3, r4, #1
 8007002:	07e9      	lsls	r1, r5, #31
 8007004:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007008:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800700c:	bf48      	it	mi
 800700e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007012:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8007016:	461c      	mov	r4, r3
 8007018:	e76d      	b.n	8006ef6 <__ieee754_sqrt+0x2e>
 800701a:	0ad3      	lsrs	r3, r2, #11
 800701c:	3815      	subs	r0, #21
 800701e:	0552      	lsls	r2, r2, #21
 8007020:	2b00      	cmp	r3, #0
 8007022:	d0fa      	beq.n	800701a <__ieee754_sqrt+0x152>
 8007024:	02dc      	lsls	r4, r3, #11
 8007026:	d50a      	bpl.n	800703e <__ieee754_sqrt+0x176>
 8007028:	f1c1 0420 	rsb	r4, r1, #32
 800702c:	fa22 f404 	lsr.w	r4, r2, r4
 8007030:	1e4d      	subs	r5, r1, #1
 8007032:	408a      	lsls	r2, r1
 8007034:	4323      	orrs	r3, r4
 8007036:	1b41      	subs	r1, r0, r5
 8007038:	e772      	b.n	8006f20 <__ieee754_sqrt+0x58>
 800703a:	4608      	mov	r0, r1
 800703c:	e7f0      	b.n	8007020 <__ieee754_sqrt+0x158>
 800703e:	005b      	lsls	r3, r3, #1
 8007040:	3101      	adds	r1, #1
 8007042:	e7ef      	b.n	8007024 <__ieee754_sqrt+0x15c>
 8007044:	46e0      	mov	r8, ip
 8007046:	e7aa      	b.n	8006f9e <__ieee754_sqrt+0xd6>
 8007048:	f7f9 f8ec 	bl	8000224 <__adddf3>
 800704c:	e9da 8900 	ldrd	r8, r9, [sl]
 8007050:	4602      	mov	r2, r0
 8007052:	460b      	mov	r3, r1
 8007054:	4640      	mov	r0, r8
 8007056:	4649      	mov	r1, r9
 8007058:	f7f9 fd0c 	bl	8000a74 <__aeabi_dcmplt>
 800705c:	b120      	cbz	r0, 8007068 <__ieee754_sqrt+0x1a0>
 800705e:	1ca0      	adds	r0, r4, #2
 8007060:	bf08      	it	eq
 8007062:	3501      	addeq	r5, #1
 8007064:	3402      	adds	r4, #2
 8007066:	e7ca      	b.n	8006ffe <__ieee754_sqrt+0x136>
 8007068:	3401      	adds	r4, #1
 800706a:	f024 0401 	bic.w	r4, r4, #1
 800706e:	e7c6      	b.n	8006ffe <__ieee754_sqrt+0x136>
 8007070:	7ff00000 	.word	0x7ff00000
 8007074:	200078c8 	.word	0x200078c8
 8007078:	200078d0 	.word	0x200078d0

0800707c <_init>:
 800707c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800707e:	bf00      	nop
 8007080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007082:	bc08      	pop	{r3}
 8007084:	469e      	mov	lr, r3
 8007086:	4770      	bx	lr

08007088 <_fini>:
 8007088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800708a:	bf00      	nop
 800708c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800708e:	bc08      	pop	{r3}
 8007090:	469e      	mov	lr, r3
 8007092:	4770      	bx	lr
