#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Jan 31 19:40:23 2023
# Process ID: 30072
# Current directory: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2664 D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module1\lab1a\lab1a.xpr
# Log file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/vivado.log
# Journal file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a\vivado.jou
# Running On: DESKTOP-GUH0UB4, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 17090 MB
#-----------------------------------------------------------
start_gui
open_project D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.srcs/sources_1/bd/proc_system/proc_system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_GPIO2_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {sws_4bits} CONFIG.GPIO2_BOARD_INTERFACE {leds_4bits} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {leds_4bits ( 4 LEDs ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
set_property location {4 1131 -294} [get_bd_cells axi_gpio_0]
set_property location {3 1187 -413} [get_bd_cells axi_gpio_0]
set_property location {1 454 -579} [get_bd_cells processing_system7_0]
set_property location {1 434 -617} [get_bd_cells processing_system7_0]
set_property location {1 434 -649} [get_bd_cells processing_system7_0]
set_property location {1 436 -681} [get_bd_cells processing_system7_0]
set_property location {2 908 -512} [get_bd_cells ps7_0_axi_periph]
set_property location {1 479 -452} [get_bd_cells rst_ps7_0_50M]
set_property location {3 1203 -518} [get_bd_cells axi_gpio_0]
set_property location {3 1202 -490} [get_bd_cells axi_gpio_0]
set_property name dips_and_leds [get_bd_cells axi_gpio_0]
set_property location {1411 -507} [get_bd_intf_ports sws_4bits]
set_property location {1419 -500} [get_bd_intf_ports sws_4bits]
set_property location {1427 -478} [get_bd_intf_ports leds_4bits]
startgroup
set_property -dict [list CONFIG.GPIO2_BOARD_INTERFACE {Custom}] [get_bd_cells dips_and_leds]
endgroup
startgroup
set_property -dict [list CONFIG.C_DOUT_DEFAULT_2 {0x0000000A}] [get_bd_cells dips_and_leds]
endgroup
validate_bd_design
save_bd_design
make_wrapper -files [get_files D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/lab1a.srcs/sources_1/bd/proc_system/proc_system.bd] -fileset [get_filesets sources_1] -inst_template
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module1/lab1a/toplevel.xsa
