// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.1.259.1
// Netlist written on Thu Dec  5 00:34:50 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lattice radiant/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lattice radiant/ip/pmi/pmi_ice40up.vhd"
// file 2 "c:/users/spenc/documents/squat-hero/fpga/spi_fpga/source/spi/top.sv"
// file 3 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 4 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 5 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 6 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 7 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 8 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 9 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 10 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ib.v"
// file 11 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 12 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 13 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 14 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ob.v"
// file 15 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 16 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 17 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 18 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb.v"
// file 19 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 20 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 21 "c:/lattice radiant/cae_library/simulation/verilog/ice40up/legacy.v"
// file 22 "c:/lattice radiant/ip/common/adder/rtl/lscc_adder.v"
// file 23 "c:/lattice radiant/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 24 "c:/lattice radiant/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 25 "c:/lattice radiant/ip/common/counter/rtl/lscc_cntr.v"
// file 26 "c:/lattice radiant/ip/common/fifo/rtl/lscc_fifo.v"
// file 27 "c:/lattice radiant/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 28 "c:/lattice radiant/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 29 "c:/lattice radiant/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 30 "c:/lattice radiant/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 31 "c:/lattice radiant/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 32 "c:/lattice radiant/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 33 "c:/lattice radiant/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 34 "c:/lattice radiant/ip/common/rom/rtl/lscc_rom.v"
// file 35 "c:/lattice radiant/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 36 "c:/lattice radiant/ip/pmi/pmi_add.v"
// file 37 "c:/lattice radiant/ip/pmi/pmi_addsub.v"
// file 38 "c:/lattice radiant/ip/pmi/pmi_complex_mult.v"
// file 39 "c:/lattice radiant/ip/pmi/pmi_counter.v"
// file 40 "c:/lattice radiant/ip/pmi/pmi_dsp.v"
// file 41 "c:/lattice radiant/ip/pmi/pmi_fifo.v"
// file 42 "c:/lattice radiant/ip/pmi/pmi_fifo_dc.v"
// file 43 "c:/lattice radiant/ip/pmi/pmi_mac.v"
// file 44 "c:/lattice radiant/ip/pmi/pmi_mult.v"
// file 45 "c:/lattice radiant/ip/pmi/pmi_multaddsub.v"
// file 46 "c:/lattice radiant/ip/pmi/pmi_multaddsubsum.v"
// file 47 "c:/lattice radiant/ip/pmi/pmi_ram_dp.v"
// file 48 "c:/lattice radiant/ip/pmi/pmi_ram_dp_be.v"
// file 49 "c:/lattice radiant/ip/pmi/pmi_ram_dq.v"
// file 50 "c:/lattice radiant/ip/pmi/pmi_ram_dq_be.v"
// file 51 "c:/lattice radiant/ip/pmi/pmi_rom.v"
// file 52 "c:/lattice radiant/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input clk, input sck, input sdi, output sdo, input load, 
            output done, output ck_debug, output data_debug, output correct, 
            output dc0, output dc1, output dc2, output dc3, output dc4, 
            output dc5, output dc6, output dc7);
    
    (* is_clock=1, lineinfo="@2(8[18],8[21])" *) wire ck_debug_c_c;
    
    wire VCC_net, data_debug_c_c, load_c, done_c, GND_net;
    
    VLO i1 (.Z(GND_net));
    (* lineinfo="@2(14[15],14[22])" *) OB correct_pad (.I(GND_net), .O(correct));
    (* lineinfo="@2(14[24],14[27])" *) OB dc0_pad (.I(GND_net), .O(dc0));
    (* lineinfo="@2(14[29],14[32])" *) OB dc1_pad (.I(VCC_net), .O(dc1));
    (* lineinfo="@2(14[34],14[37])" *) OB dc2_pad (.I(GND_net), .O(dc2));
    (* lineinfo="@2(14[39],14[42])" *) OB dc3_pad (.I(VCC_net), .O(dc3));
    (* lineinfo="@2(14[44],14[47])" *) OB dc4_pad (.I(GND_net), .O(dc4));
    (* lineinfo="@2(14[49],14[52])" *) OB dc5_pad (.I(GND_net), .O(dc5));
    (* lineinfo="@2(14[54],14[57])" *) OB dc6_pad (.I(GND_net), .O(dc6));
    (* lineinfo="@2(14[59],14[62])" *) OB dc7_pad (.I(GND_net), .O(dc7));
    (* lineinfo="@2(8[18],8[21])" *) IB ck_debug_c_pad (.I(sck), .O(ck_debug_c_c));
    (* lineinfo="@2(9[18],9[21])" *) IB data_debug_c_pad (.I(sdi), .O(data_debug_c_c));
    (* lineinfo="@2(11[18],11[22])" *) IB load_pad (.I(load), .O(load_c));
    (* lineinfo="@2(13[25],13[35])" *) OB data_debug_pad (.I(data_debug_c_c), 
            .O(data_debug));
    (* lineinfo="@2(13[15],13[23])" *) OB ck_debug_pad (.I(ck_debug_c_c), 
            .O(ck_debug));
    (* lineinfo="@2(12[18],12[22])" *) OB done_pad (.I(done_c), .O(done));
    (* lineinfo="@2(10[18],10[21])" *) OB sdo_pad (.I(GND_net), .O(sdo));
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@2(30[9],62[6])" *) spi spi_inst (load_c, ck_debug_c_c, 
            done_c);
    
endmodule

//
// Verilog Description of module spi
//

module spi (input load_c, input ck_debug_c_c, output done_c);
    
    (* is_clock=1, lineinfo="@2(8[18],8[21])" *) wire ck_debug_c_c;
    
    wire n115, n346, n117;
    wire [31:0]n167;
    (* lineinfo="@2(85[13],85[22])" *) wire [31:0]bit_index;
    
    wire VCC_net, n628, n614, n626, n618, n902, GND_net, n386, 
        n610, n632, n640, n638, n416, n950, n414, n947, n412, 
        n944, n410, n941, n408, n938, n406, n935, n404, n932, 
        n402, n929, n400, n926, n390, n911, n392, n398, n923, 
        n396, n920, n394, n917, n914, n388, n908, n905;
    
    (* lut_function="(!(A))", lineinfo="@2(114[12],125[5])" *) LUT4 i207_1_lut (.A(n115), 
            .Z(n346));
    defparam i207_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))", lineinfo="@2(11[18],11[22])" *) LUT4 i12_1_lut (.A(load_c), 
            .Z(n117));
    defparam i12_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i28 (.D(n167[28]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[28]));
    defparam bit_index__i28.REGSET = "RESET";
    defparam bit_index__i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i27 (.D(n167[27]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[27]));
    defparam bit_index__i27.REGSET = "RESET";
    defparam bit_index__i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i26 (.D(n167[26]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[26]));
    defparam bit_index__i26.REGSET = "RESET";
    defparam bit_index__i26.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i25 (.D(n167[25]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[25]));
    defparam bit_index__i25.REGSET = "RESET";
    defparam bit_index__i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i24 (.D(n167[24]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[24]));
    defparam bit_index__i24.REGSET = "RESET";
    defparam bit_index__i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i23 (.D(n167[23]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[23]));
    defparam bit_index__i23.REGSET = "RESET";
    defparam bit_index__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i22 (.D(n167[22]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[22]));
    defparam bit_index__i22.REGSET = "RESET";
    defparam bit_index__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i21 (.D(n167[21]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[21]));
    defparam bit_index__i21.REGSET = "RESET";
    defparam bit_index__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i20 (.D(n167[20]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[20]));
    defparam bit_index__i20.REGSET = "RESET";
    defparam bit_index__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i19 (.D(n167[19]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[19]));
    defparam bit_index__i19.REGSET = "RESET";
    defparam bit_index__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i18 (.D(n167[18]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[18]));
    defparam bit_index__i18.REGSET = "RESET";
    defparam bit_index__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i17 (.D(n167[17]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[17]));
    defparam bit_index__i17.REGSET = "RESET";
    defparam bit_index__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i16 (.D(n167[16]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[16]));
    defparam bit_index__i16.REGSET = "RESET";
    defparam bit_index__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i15 (.D(n167[15]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[15]));
    defparam bit_index__i15.REGSET = "RESET";
    defparam bit_index__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i14 (.D(n167[14]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[14]));
    defparam bit_index__i14.REGSET = "RESET";
    defparam bit_index__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i13 (.D(n167[13]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[13]));
    defparam bit_index__i13.REGSET = "RESET";
    defparam bit_index__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i12 (.D(n167[12]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[12]));
    defparam bit_index__i12.REGSET = "RESET";
    defparam bit_index__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i11 (.D(n167[11]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[11]));
    defparam bit_index__i11.REGSET = "RESET";
    defparam bit_index__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i10 (.D(n167[10]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[10]));
    defparam bit_index__i10.REGSET = "RESET";
    defparam bit_index__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i9 (.D(n167[9]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[9]));
    defparam bit_index__i9.REGSET = "RESET";
    defparam bit_index__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i8 (.D(n167[8]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[8]));
    defparam bit_index__i8.REGSET = "RESET";
    defparam bit_index__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i7 (.D(n167[7]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[7]));
    defparam bit_index__i7.REGSET = "RESET";
    defparam bit_index__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i6 (.D(n167[6]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[6]));
    defparam bit_index__i6.REGSET = "RESET";
    defparam bit_index__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i5 (.D(n167[5]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[5]));
    defparam bit_index__i5.REGSET = "RESET";
    defparam bit_index__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i4 (.D(n167[4]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[4]));
    defparam bit_index__i4.REGSET = "RESET";
    defparam bit_index__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i3 (.D(n167[3]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[3]));
    defparam bit_index__i3.REGSET = "RESET";
    defparam bit_index__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i2 (.D(n167[2]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[2]));
    defparam bit_index__i2.REGSET = "RESET";
    defparam bit_index__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i1 (.D(n167[1]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[1]));
    defparam bit_index__i1.REGSET = "RESET";
    defparam bit_index__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i0 (.D(n167[0]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[0]));
    defparam bit_index__i0.REGSET = "RESET";
    defparam bit_index__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ done (.D(n346), 
            .SP(VCC_net), .CK(ck_debug_c_c), .SR(GND_net), .Q(done_c));
    defparam done.REGSET = "RESET";
    defparam done.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i31 (.D(n167[31]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[31]));
    defparam bit_index__i31.REGSET = "RESET";
    defparam bit_index__i31.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i406_4_lut (.A(bit_index[27]), 
            .B(bit_index[25]), .C(bit_index[24]), .D(bit_index[22]), .Z(n628));
    defparam i406_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i392_4_lut (.A(bit_index[14]), 
            .B(bit_index[23]), .C(bit_index[15]), .D(bit_index[20]), .Z(n614));
    defparam i392_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i404_4_lut (.A(bit_index[21]), 
            .B(bit_index[8]), .C(bit_index[9]), .D(bit_index[12]), .Z(n626));
    defparam i404_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i396_4_lut (.A(bit_index[7]), 
            .B(bit_index[19]), .C(bit_index[10]), .D(bit_index[16]), .Z(n618));
    defparam i396_4_lut.INIT = "0xfffe";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(bit_index[0]), 
            .C1(VCC_net), .D1(n902), .CI1(n902), .CO0(n902), .CO1(n386), 
            .S1(n167[0]));
    defparam add_6_add_5_1.INIT0 = "0xc33c";
    defparam add_6_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i388_2_lut (.A(bit_index[17]), .B(bit_index[28]), 
            .Z(n610));
    defparam i388_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i410_4_lut (.A(bit_index[29]), 
            .B(bit_index[11]), .C(bit_index[26]), .D(bit_index[30]), .Z(n632));
    defparam i410_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i418_4_lut (.A(n618), .B(n626), 
            .C(n614), .D(n628), .Z(n640));
    defparam i418_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i416_4_lut (.A(bit_index[13]), 
            .B(n632), .C(n610), .D(bit_index[18]), .Z(n638));
    defparam i416_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B (C)+!B (C (D))))", lineinfo="@2(114[12],125[5])" *) LUT4 i2_4_lut (.A(bit_index[31]), 
            .B(n638), .C(load_c), .D(n640), .Z(n115));
    defparam i2_4_lut.INIT = "0xafbf";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_33 (.A0(GND_net), 
            .B0(bit_index[31]), .C0(GND_net), .D0(n416), .CI0(n416), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n950), .CI1(n950), 
            .CO0(n950), .S0(n167[31]));
    defparam add_6_add_5_33.INIT0 = "0xc33c";
    defparam add_6_add_5_33.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_31 (.A0(GND_net), 
            .B0(bit_index[29]), .C0(GND_net), .D0(n414), .CI0(n414), 
            .A1(GND_net), .B1(bit_index[30]), .C1(GND_net), .D1(n947), 
            .CI1(n947), .CO0(n947), .CO1(n416), .S0(n167[29]), .S1(n167[30]));
    defparam add_6_add_5_31.INIT0 = "0xc33c";
    defparam add_6_add_5_31.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_29 (.A0(GND_net), 
            .B0(bit_index[27]), .C0(GND_net), .D0(n412), .CI0(n412), 
            .A1(GND_net), .B1(bit_index[28]), .C1(GND_net), .D1(n944), 
            .CI1(n944), .CO0(n944), .CO1(n414), .S0(n167[27]), .S1(n167[28]));
    defparam add_6_add_5_29.INIT0 = "0xc33c";
    defparam add_6_add_5_29.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_27 (.A0(GND_net), 
            .B0(bit_index[25]), .C0(GND_net), .D0(n410), .CI0(n410), 
            .A1(GND_net), .B1(bit_index[26]), .C1(GND_net), .D1(n941), 
            .CI1(n941), .CO0(n941), .CO1(n412), .S0(n167[25]), .S1(n167[26]));
    defparam add_6_add_5_27.INIT0 = "0xc33c";
    defparam add_6_add_5_27.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_25 (.A0(GND_net), 
            .B0(bit_index[23]), .C0(GND_net), .D0(n408), .CI0(n408), 
            .A1(GND_net), .B1(bit_index[24]), .C1(GND_net), .D1(n938), 
            .CI1(n938), .CO0(n938), .CO1(n410), .S0(n167[23]), .S1(n167[24]));
    defparam add_6_add_5_25.INIT0 = "0xc33c";
    defparam add_6_add_5_25.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_23 (.A0(GND_net), 
            .B0(bit_index[21]), .C0(GND_net), .D0(n406), .CI0(n406), 
            .A1(GND_net), .B1(bit_index[22]), .C1(GND_net), .D1(n935), 
            .CI1(n935), .CO0(n935), .CO1(n408), .S0(n167[21]), .S1(n167[22]));
    defparam add_6_add_5_23.INIT0 = "0xc33c";
    defparam add_6_add_5_23.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_21 (.A0(GND_net), 
            .B0(bit_index[19]), .C0(GND_net), .D0(n404), .CI0(n404), 
            .A1(GND_net), .B1(bit_index[20]), .C1(GND_net), .D1(n932), 
            .CI1(n932), .CO0(n932), .CO1(n406), .S0(n167[19]), .S1(n167[20]));
    defparam add_6_add_5_21.INIT0 = "0xc33c";
    defparam add_6_add_5_21.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_19 (.A0(GND_net), 
            .B0(bit_index[17]), .C0(GND_net), .D0(n402), .CI0(n402), 
            .A1(GND_net), .B1(bit_index[18]), .C1(GND_net), .D1(n929), 
            .CI1(n929), .CO0(n929), .CO1(n404), .S0(n167[17]), .S1(n167[18]));
    defparam add_6_add_5_19.INIT0 = "0xc33c";
    defparam add_6_add_5_19.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_17 (.A0(GND_net), 
            .B0(bit_index[15]), .C0(GND_net), .D0(n400), .CI0(n400), 
            .A1(GND_net), .B1(bit_index[16]), .C1(GND_net), .D1(n926), 
            .CI1(n926), .CO0(n926), .CO1(n402), .S0(n167[15]), .S1(n167[16]));
    defparam add_6_add_5_17.INIT0 = "0xc33c";
    defparam add_6_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_7 (.A0(GND_net), 
            .B0(bit_index[5]), .C0(GND_net), .D0(n390), .CI0(n390), 
            .A1(GND_net), .B1(bit_index[6]), .C1(GND_net), .D1(n911), 
            .CI1(n911), .CO0(n911), .CO1(n392), .S0(n167[5]), .S1(n167[6]));
    defparam add_6_add_5_7.INIT0 = "0xc33c";
    defparam add_6_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_15 (.A0(GND_net), 
            .B0(bit_index[13]), .C0(GND_net), .D0(n398), .CI0(n398), 
            .A1(GND_net), .B1(bit_index[14]), .C1(GND_net), .D1(n923), 
            .CI1(n923), .CO0(n923), .CO1(n400), .S0(n167[13]), .S1(n167[14]));
    defparam add_6_add_5_15.INIT0 = "0xc33c";
    defparam add_6_add_5_15.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_13 (.A0(GND_net), 
            .B0(bit_index[11]), .C0(GND_net), .D0(n396), .CI0(n396), 
            .A1(GND_net), .B1(bit_index[12]), .C1(GND_net), .D1(n920), 
            .CI1(n920), .CO0(n920), .CO1(n398), .S0(n167[11]), .S1(n167[12]));
    defparam add_6_add_5_13.INIT0 = "0xc33c";
    defparam add_6_add_5_13.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_11 (.A0(GND_net), 
            .B0(bit_index[9]), .C0(GND_net), .D0(n394), .CI0(n394), 
            .A1(GND_net), .B1(bit_index[10]), .C1(GND_net), .D1(n917), 
            .CI1(n917), .CO0(n917), .CO1(n396), .S0(n167[9]), .S1(n167[10]));
    defparam add_6_add_5_11.INIT0 = "0xc33c";
    defparam add_6_add_5_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i30 (.D(n167[30]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[30]));
    defparam bit_index__i30.REGSET = "RESET";
    defparam bit_index__i30.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_9 (.A0(GND_net), 
            .B0(bit_index[7]), .C0(GND_net), .D0(n392), .CI0(n392), 
            .A1(GND_net), .B1(bit_index[8]), .C1(GND_net), .D1(n914), 
            .CI1(n914), .CO0(n914), .CO1(n394), .S0(n167[7]), .S1(n167[8]));
    defparam add_6_add_5_9.INIT0 = "0xc33c";
    defparam add_6_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_5 (.A0(GND_net), 
            .B0(bit_index[3]), .C0(GND_net), .D0(n388), .CI0(n388), 
            .A1(GND_net), .B1(bit_index[4]), .C1(GND_net), .D1(n908), 
            .CI1(n908), .CO0(n908), .CO1(n390), .S0(n167[3]), .S1(n167[4]));
    defparam add_6_add_5_5.INIT0 = "0xc33c";
    defparam add_6_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@2(119[16],119[29])" *) FA2 add_6_add_5_3 (.A0(GND_net), 
            .B0(bit_index[1]), .C0(GND_net), .D0(n386), .CI0(n386), 
            .A1(GND_net), .B1(bit_index[2]), .C1(GND_net), .D1(n905), 
            .CI1(n905), .CO0(n905), .CO1(n388), .S0(n167[1]), .S1(n167[2]));
    defparam add_6_add_5_3.INIT0 = "0xc33c";
    defparam add_6_add_5_3.INIT1 = "0xc33c";
    VLO i2 (.Z(GND_net));
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=9, LSE_RCOL=6, LSE_LLINE=30, LSE_RLINE=62, lineinfo="@2(114[12],125[5])" *) FD1P3XZ bit_index__i29 (.D(n167[29]), 
            .SP(n115), .CK(ck_debug_c_c), .SR(n117), .Q(bit_index[29]));
    defparam bit_index__i29.REGSET = "RESET";
    defparam bit_index__i29.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule
