<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0')">rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.72</td>
<td class="s9 cl rt"><a href="mod2678.html#Line" > 93.10</a></td>
<td class="s10 cl rt"><a href="mod2678.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2678.html#Toggle" > 97.70</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2678.html#Branch" > 96.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_233875"  onclick="showContent('inst_tag_233875')">config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s7 cl rt"> 70.68</td>
<td class="s6 cl rt"><a href="mod2678.html#inst_tag_233875_Line" > 65.52</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233875_Cond" > 80.00</a></td>
<td class="s6 cl rt"><a href="mod2678.html#inst_tag_233875_Toggle" > 68.58</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2678.html#inst_tag_233875_Branch" > 68.63</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_233878"  onclick="showContent('inst_tag_233878')">config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s7 cl rt"> 77.63</td>
<td class="s7 cl rt"><a href="mod2678.html#inst_tag_233878_Line" > 72.41</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233878_Cond" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233878_Toggle" > 80.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2678.html#inst_tag_233878_Branch" > 74.51</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_233873"  onclick="showContent('inst_tag_233873')">config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s8 cl rt"> 81.81</td>
<td class="s6 cl rt"><a href="mod2678.html#inst_tag_233873_Line" > 68.97</a></td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233873_Cond" > 96.67</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233873_Toggle" > 81.23</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233873_Branch" > 80.39</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_233874"  onclick="showContent('inst_tag_233874')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></td>
<td class="s8 cl rt"> 88.04</td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233874_Line" > 82.76</a></td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233874_Cond" > 96.67</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233874_Toggle" > 84.48</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233874_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_233876"  onclick="showContent('inst_tag_233876')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></td>
<td class="s8 cl rt"> 88.18</td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233876_Line" > 82.76</a></td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233876_Cond" > 96.67</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233876_Toggle" > 85.06</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233876_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2678.html#inst_tag_233877"  onclick="showContent('inst_tag_233877')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></td>
<td class="s9 cl rt"> 96.53</td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233877_Line" > 93.10</a></td>
<td class="s10 cl rt"><a href="mod2678.html#inst_tag_233877_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233877_Toggle" > 96.93</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233877_Branch" > 96.08</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_233875'>
<hr>
<a name="inst_tag_233875"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_233875" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.68</td>
<td class="s6 cl rt"><a href="mod2678.html#inst_tag_233875_Line" > 65.52</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233875_Cond" > 80.00</a></td>
<td class="s6 cl rt"><a href="mod2678.html#inst_tag_233875_Toggle" > 68.58</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2678.html#inst_tag_233875_Branch" > 68.63</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 84.76</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s9 cl rt"> 91.18</td>
<td class="s6 cl rt"> 65.37</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.18</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.53</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.59</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2634.html#inst_tag_233390" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_37981" id="tag_urg_inst_37981">Acs</a></td>
<td class="s9 cl rt"> 90.32</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66646" id="tag_urg_inst_66646">Ap</a></td>
<td class="s9 cl rt"> 91.81</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 67.23</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66647" id="tag_urg_inst_66647">Ap_0</a></td>
<td class="s8 cl rt"> 84.66</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 38.66</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2481.html#inst_tag_214405" id="tag_urg_inst_214405">Wp</a></td>
<td class="s9 cl rt"> 99.14</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2457.html#inst_tag_214186" id="tag_urg_inst_214186">uc3465c9ee</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2884.html#inst_tag_258379" id="tag_urg_inst_258379">ud</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1438.html#inst_tag_86877" id="tag_urg_inst_86877">udl</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1432.html#inst_tag_86596" id="tag_urg_inst_86596">udl_0</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2358.html#inst_tag_206179" id="tag_urg_inst_206179">ues</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174952" id="tag_urg_inst_174952">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174953" id="tag_urg_inst_174953">ur487</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258795" id="tag_urg_inst_258795">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258796" id="tag_urg_inst_258796">ursrrrg292</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258794" id="tag_urg_inst_258794">ursrrrg515</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_75450" id="tag_urg_inst_75450">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_149339" id="tag_urg_inst_149339">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_233878'>
<hr>
<a name="inst_tag_233878"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_233878" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.63</td>
<td class="s7 cl rt"><a href="mod2678.html#inst_tag_233878_Line" > 72.41</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233878_Cond" > 83.33</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233878_Toggle" > 80.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2678.html#inst_tag_233878_Branch" > 74.51</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.48</td>
<td class="s9 cl rt"> 93.85</td>
<td class="s7 cl rt"> 76.47</td>
<td class="s7 cl rt"> 74.34</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.28</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.23</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2634.html#inst_tag_233393" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_37984" id="tag_urg_inst_37984">Acs</a></td>
<td class="s9 cl rt"> 90.32</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66652" id="tag_urg_inst_66652">Ap</a></td>
<td class="s7 cl rt"> 78.54</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 83.19</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.95</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66653" id="tag_urg_inst_66653">Ap_0</a></td>
<td class="s8 cl rt"> 88.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 52.10</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2481.html#inst_tag_214408" id="tag_urg_inst_214408">Wp</a></td>
<td class="s8 cl rt"> 81.65</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 94.25</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.35</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2457.html#inst_tag_214192" id="tag_urg_inst_214192">uc3465c9ee</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2884.html#inst_tag_258382" id="tag_urg_inst_258382">ud</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1438.html#inst_tag_86880" id="tag_urg_inst_86880">udl</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1432.html#inst_tag_86599" id="tag_urg_inst_86599">udl_0</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2358.html#inst_tag_206182" id="tag_urg_inst_206182">ues</a></td>
<td class="s1 cl rt"> 17.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174978" id="tag_urg_inst_174978">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174979" id="tag_urg_inst_174979">ur487</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258907" id="tag_urg_inst_258907">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258908" id="tag_urg_inst_258908">ursrrrg292</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258906" id="tag_urg_inst_258906">ursrrrg515</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_75453" id="tag_urg_inst_75453">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_149349" id="tag_urg_inst_149349">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_233873'>
<hr>
<a name="inst_tag_233873"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_233873" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.81</td>
<td class="s6 cl rt"><a href="mod2678.html#inst_tag_233873_Line" > 68.97</a></td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233873_Cond" > 96.67</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233873_Toggle" > 81.23</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233873_Branch" > 80.39</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.97</td>
<td class="s9 cl rt"> 93.08</td>
<td class="s9 cl rt"> 98.53</td>
<td class="s7 cl rt"> 78.42</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.87</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.13</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.39</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2634.html#inst_tag_233388" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_37978" id="tag_urg_inst_37978">Acs</a></td>
<td class="s9 cl rt"> 90.32</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66642" id="tag_urg_inst_66642">Ap</a></td>
<td class="s9 cl rt"> 93.49</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 73.95</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66643" id="tag_urg_inst_66643">Ap_0</a></td>
<td class="s9 cl rt"> 93.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2481.html#inst_tag_214403" id="tag_urg_inst_214403">Wp</a></td>
<td class="s9 cl rt"> 99.14</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2457.html#inst_tag_214183" id="tag_urg_inst_214183">uc3465c9ee</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2884.html#inst_tag_258377" id="tag_urg_inst_258377">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1438.html#inst_tag_86875" id="tag_urg_inst_86875">udl</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1432.html#inst_tag_86594" id="tag_urg_inst_86594">udl_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2358.html#inst_tag_206176" id="tag_urg_inst_206176">ues</a></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174945" id="tag_urg_inst_174945">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174946" id="tag_urg_inst_174946">ur487</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258761" id="tag_urg_inst_258761">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258762" id="tag_urg_inst_258762">ursrrrg292</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258760" id="tag_urg_inst_258760">ursrrrg515</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_75447" id="tag_urg_inst_75447">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_149328" id="tag_urg_inst_149328">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_233874'>
<hr>
<a name="inst_tag_233874"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_233874" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.04</td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233874_Line" > 82.76</a></td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233874_Cond" > 96.67</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233874_Toggle" > 84.48</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233874_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.19</td>
<td class="s9 cl rt"> 96.15</td>
<td class="s9 cl rt"> 98.53</td>
<td class="s8 cl rt"> 81.74</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.32</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.80</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2634.html#inst_tag_233389" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_37979" id="tag_urg_inst_37979">Acs</a></td>
<td class="s8 cl rt"> 87.10</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.29</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66644" id="tag_urg_inst_66644">Ap</a></td>
<td class="s9 cl rt"> 95.17</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66645" id="tag_urg_inst_66645">Ap_0</a></td>
<td class="s9 cl rt"> 95.17</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2481.html#inst_tag_214404" id="tag_urg_inst_214404">Wp</a></td>
<td class="s9 cl rt"> 98.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.10</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2457.html#inst_tag_214185" id="tag_urg_inst_214185">uc3465c9ee</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2884.html#inst_tag_258378" id="tag_urg_inst_258378">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1438.html#inst_tag_86876" id="tag_urg_inst_86876">udl</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1432.html#inst_tag_86595" id="tag_urg_inst_86595">udl_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2358.html#inst_tag_206177" id="tag_urg_inst_206177">ues</a></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174950" id="tag_urg_inst_174950">ur</a></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174951" id="tag_urg_inst_174951">ur487</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258773" id="tag_urg_inst_258773">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258774" id="tag_urg_inst_258774">ursrrrg292</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258772" id="tag_urg_inst_258772">ursrrrg515</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_75448" id="tag_urg_inst_75448">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_149336" id="tag_urg_inst_149336">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_233876'>
<hr>
<a name="inst_tag_233876"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_233876" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.18</td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233876_Line" > 82.76</a></td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233876_Cond" > 96.67</a></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233876_Toggle" > 85.06</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod2678.html#inst_tag_233876_Branch" > 88.24</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.52</td>
<td class="s9 cl rt"> 96.15</td>
<td class="s9 cl rt"> 98.53</td>
<td class="s8 cl rt"> 83.06</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.32</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.50</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.51</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2634.html#inst_tag_233391" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_37982" id="tag_urg_inst_37982">Acs</a></td>
<td class="s9 cl rt"> 90.32</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66648" id="tag_urg_inst_66648">Ap</a></td>
<td class="s9 cl rt"> 95.17</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66649" id="tag_urg_inst_66649">Ap_0</a></td>
<td class="s9 cl rt"> 95.17</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 80.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2481.html#inst_tag_214406" id="tag_urg_inst_214406">Wp</a></td>
<td class="s9 cl rt"> 99.14</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2457.html#inst_tag_214187" id="tag_urg_inst_214187">uc3465c9ee</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2884.html#inst_tag_258380" id="tag_urg_inst_258380">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1438.html#inst_tag_86878" id="tag_urg_inst_86878">udl</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1432.html#inst_tag_86597" id="tag_urg_inst_86597">udl_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2358.html#inst_tag_206180" id="tag_urg_inst_206180">ues</a></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174954" id="tag_urg_inst_174954">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174955" id="tag_urg_inst_174955">ur487</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258802" id="tag_urg_inst_258802">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258803" id="tag_urg_inst_258803">ursrrrg292</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_0.html#inst_tag_258801" id="tag_urg_inst_258801">ursrrrg515</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_75451" id="tag_urg_inst_75451">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_149341" id="tag_urg_inst_149341">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_233877'>
<hr>
<a name="inst_tag_233877"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_233877" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.53</td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233877_Line" > 93.10</a></td>
<td class="s10 cl rt"><a href="mod2678.html#inst_tag_233877_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233877_Toggle" > 96.93</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod2678.html#inst_tag_233877_Branch" > 96.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.27</td>
<td class="s9 cl rt"> 98.46</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.84</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.77</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2634.html#inst_tag_233392" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod714.html#inst_tag_37983" id="tag_urg_inst_37983">Acs</a></td>
<td class="s9 cl rt"> 90.32</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66650" id="tag_urg_inst_66650">Ap</a></td>
<td class="s9 cl rt"> 99.37</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod877.html#inst_tag_66651" id="tag_urg_inst_66651">Ap_0</a></td>
<td class="s9 cl rt"> 99.37</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.48</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2481.html#inst_tag_214407" id="tag_urg_inst_214407">Wp</a></td>
<td class="s9 cl rt"> 99.14</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 96.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2457.html#inst_tag_214188" id="tag_urg_inst_214188">uc3465c9ee</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2884.html#inst_tag_258381" id="tag_urg_inst_258381">ud</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1438.html#inst_tag_86879" id="tag_urg_inst_86879">udl</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1432.html#inst_tag_86598" id="tag_urg_inst_86598">udl_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2358.html#inst_tag_206181" id="tag_urg_inst_206181">ues</a></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174967" id="tag_urg_inst_174967">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1997.html#inst_tag_174968" id="tag_urg_inst_174968">ur487</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258860" id="tag_urg_inst_258860">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258861" id="tag_urg_inst_258861">ursrrrg292</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_1.html#inst_tag_258859" id="tag_urg_inst_258859">ursrrrg515</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1097.html#inst_tag_75452" id="tag_urg_inst_75452">ursrsrdx01g</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_149345" id="tag_urg_inst_149345">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2678.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>29</td><td>27</td><td>93.10</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202050</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202081</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>202111</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>202119</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202154</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202164</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202178</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202192</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202209</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202226</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202240</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202255</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202269</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202283</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202297</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202311</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
202049                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
202050     1/1          		case ( uLen1_caseSel )
202051     1/1          			3'b001  : Len1 = u_bdd7 ;
202052     1/1          			3'b010  : Len1 = u_c0fa ;
202053     1/1          			3'b100  : Len1 = u_92d8 ;
202054     1/1          			default : Len1 = 6'b0 ;
202055                  		endcase
202056                  	end
202057                  	assign AxiW_Strb = u_bbd0_4;
202058                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
202059                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
202060                  	assign uPreLen1_caseSel = { PreStrm } ;
202061     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
202062     1/1          			1'b1    : PreLen1 = 2'b11 ;
202063     1/1          			default : PreLen1 = 2'b0 ;
202064                  		endcase
202065                  	end
202066                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
202067                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
202068                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202069                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
202070                  	assign AxiAr_Lock = u_6819_5;
202071                  	assign AxiAw_Lock = u_6320_5;
202072                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
202073                  	assign AxiAP_Lock = AxiAA_Lock;
202074                  	assign AxiA_Lock = AxiAP_Lock;
202075                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
202076                  	assign u_e20d = AxiALockIs_Excl;
202077                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
202078                  	assign Gen_Req_BurstType = u_1ae4;
202079                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
202080                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
202081     1/1          		case ( uu_1ae4_caseSel )
202082     1/1          			3'b001  : u_1ae4 = 1'b0 ;
202083     1/1          			3'b010  : u_1ae4 = 1'b0 ;
202084     1/1          			3'b100  : u_1ae4 = u_48d8 ;
202085     1/1          			default : u_1ae4 = 1'b0 ;
202086                  		endcase
202087                  	end
202088                  	assign AxiW_Data = u_bbd0_0;
202089                  	assign AxiW_DataEcc = AxiW_Data;
202090                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
202091                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
202092                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
202093                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
202094                  	assign PreDataWd = PreData;
202095                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
202096                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
202097                  	assign uPreData_caseSel = { PreStrm } ;
202098     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
202099     1/1          			1'b1    : PreData = u_2393 ;
202100     1/1          			default : PreData = 32'b0 ;
202101                  		endcase
202102                  	end
202103                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
202104                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
202105                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
202106                  	assign Gen_Req_Lock = Preamble;
202107                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
202108                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
202109                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202110                  	always @( uu_1057_caseSel ) begin
202111     1/1          		case ( uu_1057_caseSel )
202112     1/1          			2'b01   : u_1057 = 3'b010 ;
202113     1/1          			2'b10   : u_1057 = 3'b000 ;
202114     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
202115                  		endcase
202116                  	end
202117                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202118                  	always @( uu_ce54_caseSel ) begin
202119     1/1          		case ( uu_ce54_caseSel )
202120     1/1          			2'b01   : u_ce54 = 3'b101 ;
202121     1/1          			2'b10   : u_ce54 = 3'b100 ;
202122     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
202123                  		endcase
202124                  	end
202125                  	assign AxiA_Id = AxiAP_Id;
202126                  	assign u_28e4 = AxiA_Id;
202127                  	assign SeqIdComp = u_28e4;
202128                  	assign Gen_Req_SeqId = SeqIdComp;
202129                  	assign Gen_Req_SeqUnOrdered = 1'b0;
202130                  	assign Gen_Req_SeqUnique = 1'b0;
202131                  	assign AxiAr_Prot = u_6819_6;
202132                  	assign AxiAw_Prot = u_6320_6;
202133                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
202134                  	assign AxiAP_Prot = AxiAA_Prot;
202135                  	assign AxiA_Prot = AxiAP_Prot;
202136                  	assign AxiA_Cache = AxiAP_Cache;
202137                  	assign u_5e00 = AxiA_Cache;
202138                  	assign Gen_Req_User =
202139                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
202140                  	assign Snoop = 1'b0;
202141                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
202142                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
202143                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
202144                  	assign u_2891 = AxiA_Size [1:0];
202145                  	assign u_f62f = AxiA_Size [1:0];
202146                  	assign u_5389 = AxiA_Size [1:0];
202147                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
202148                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
202149                  	assign u_42b4 = { AxiA_Len , 2'b11 };
202150                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
202151                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
202152                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
202153                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
202154     1/1          			case ( uFullLen1_caseSel )
202155     1/1          				3'b001  : FullLen1 = u_9d1d ;
202156     1/1          				3'b010  : FullLen1 = u_b4dd ;
202157     1/1          				3'b100  : FullLen1 = u_42b4 ;
202158     1/1          				default : FullLen1 = 6'b0 ;
202159                  			endcase
202160                  		end
202161                  	// synopsys translate_off
202162                  	// synthesis translate_off
202163                  	always @( posedge Sys_Clk )
202164     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202165     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
202166     <font color = "grey">unreachable  </font>				dontStop = 0;
202167     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202168     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202169     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
202170     <font color = "grey">unreachable  </font>					$stop;
202171                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202172                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202173                  	// synthesis translate_on
202174                  	// synopsys translate_on
202175                  	// synopsys translate_off
202176                  	// synthesis translate_off
202177                  	always @( posedge Sys_Clk )
202178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202180     <font color = "grey">unreachable  </font>				dontStop = 0;
202181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
202184     <font color = "grey">unreachable  </font>					$stop;
202185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202187                  	// synthesis translate_on
202188                  	// synopsys translate_on
202189                  	// synopsys translate_off
202190                  	// synthesis translate_off
202191                  	always @( posedge Sys_Clk )
202192     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202193     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202194     <font color = "grey">unreachable  </font>				dontStop = 0;
202195     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202196     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202197     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
202198     <font color = "grey">unreachable  </font>					$stop;
202199                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202200                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202201                  	// synthesis translate_on
202202                  	// synopsys translate_on
202203                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
202204                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
202205                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
202206                  	// synopsys translate_off
202207                  	// synthesis translate_off
202208                  	always @( posedge Sys_Clk )
202209     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202210     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
202211     <font color = "grey">unreachable  </font>				dontStop = 0;
202212     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202213     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202214     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
202215     <font color = "grey">unreachable  </font>					$stop;
202216                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202217                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202218                  	// synthesis translate_on
202219                  	// synopsys translate_on
202220                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202221                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
202222                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
202223                  	// synopsys translate_off
202224                  	// synthesis translate_off
202225                  	always @( posedge Sys_Clk )
202226     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202227     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
202228     <font color = "grey">unreachable  </font>				dontStop = 0;
202229     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202230     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202231     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
202232     <font color = "grey">unreachable  </font>					$stop;
202233                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202234                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202235                  	// synthesis translate_on
202236                  	// synopsys translate_on
202237                  	// synopsys translate_off
202238                  	// synthesis translate_off
202239                  	always @( posedge Sys_Clk )
202240     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202241     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202242     <font color = "grey">unreachable  </font>				dontStop = 0;
202243     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202244     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202245     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
202246     <font color = "grey">unreachable  </font>					$stop;
202247                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202248                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202249                  	// synthesis translate_on
202250                  	// synopsys translate_on
202251                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
202252                  	// synopsys translate_off
202253                  	// synthesis translate_off
202254                  	always @( posedge Sys_Clk )
202255     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202256     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
202257     <font color = "grey">unreachable  </font>				dontStop = 0;
202258     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202259     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202260     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
202261     <font color = "grey">unreachable  </font>					$stop;
202262                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202263                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202264                  	// synthesis translate_on
202265                  	// synopsys translate_on
202266                  	// synopsys translate_off
202267                  	// synthesis translate_off
202268                  	always @( posedge Sys_Clk )
202269     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202270     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202271     <font color = "grey">unreachable  </font>				dontStop = 0;
202272     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202273     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202274     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
202275     <font color = "grey">unreachable  </font>					$stop;
202276                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202277                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202278                  	// synthesis translate_on
202279                  	// synopsys translate_on
202280                  	// synopsys translate_off
202281                  	// synthesis translate_off
202282                  	always @( posedge Sys_Clk )
202283     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202284     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202285     <font color = "grey">unreachable  </font>				dontStop = 0;
202286     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202287     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202288     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
202289     <font color = "grey">unreachable  </font>					$stop;
202290                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202291                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202292                  	// synthesis translate_on
202293                  	// synopsys translate_on
202294                  	// synopsys translate_off
202295                  	// synthesis translate_off
202296                  	always @( posedge Sys_Clk )
202297     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202298     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202299     <font color = "grey">unreachable  </font>				dontStop = 0;
202300     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202301     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202302     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
202303     <font color = "grey">unreachable  </font>					$stop;
202304                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202305                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202306                  	// synthesis translate_on
202307                  	// synopsys translate_on
202308                  	// synopsys translate_off
202309                  	// synthesis translate_off
202310                  	always @( posedge Sys_Clk )
202311     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202312     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202313     <font color = "grey">unreachable  </font>				dontStop = 0;
202314     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202315     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202316     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
202317     <font color = "grey">unreachable  </font>					$stop;
202318                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202319                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2678.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>30</td><td>30</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>30</td><td>30</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       201897
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202005
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202010
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202018
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202023
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202030
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202036
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202058
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202072
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202077
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202095
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202104
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202133
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2678.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">46</td>
<td class="rt">88.46 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">510</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">255</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">255</td>
<td class="rt">97.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">46</td>
<td class="rt">88.46 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">510</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">255</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">255</td>
<td class="rt">97.70 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2678.html" >rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">49</td>
<td class="rt">96.08 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">201897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202005</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202010</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202018</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202023</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202030</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202072</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202077</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202095</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202104</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202133</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202050</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202081</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">202111</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">202119</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202154</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
201897     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202005     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202010     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202018     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202023     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202030     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202036     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202058     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202072     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202077     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202095     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202104     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202108     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "green">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "green">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202133     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202050     		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
202051     			3'b001  : Len1 = u_bdd7 ;
           <font color = "green">			==></font>
202052     			3'b010  : Len1 = u_c0fa ;
           <font color = "green">			==></font>
202053     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
202054     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202061     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
202062     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
202063     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202081     		case ( uu_1ae4_caseSel )
           		<font color = "green">-1-</font>               
202082     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202083     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202084     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "green">			==></font>
202085     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202098     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
202099     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
202100     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202111     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
202112     			2'b01   : u_1057 = 3'b010 ;
           <font color = "green">			==></font>
202113     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
202114     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202119     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
202120     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "green">			==></font>
202121     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
202122     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202154     			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
202155     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "green">				==></font>
202156     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "green">				==></font>
202157     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
202158     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_233875'>
<a name="inst_tag_233875_Line"></a>
<b>Line Coverage for Instance : <a href="mod2678.html#inst_tag_233875" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>29</td><td>19</td><td>65.52</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>202050</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>202061</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>202081</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>202098</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>202111</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>202119</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>202154</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202164</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202178</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202192</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202209</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202226</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202240</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202255</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202269</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202283</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202297</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202311</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
202049                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
202050     1/1          		case ( uLen1_caseSel )
202051     1/1          			3'b001  : Len1 = u_bdd7 ;
202052     <font color = "red">0/1     ==>  			3'b010  : Len1 = u_c0fa ;</font>
202053     1/1          			3'b100  : Len1 = u_92d8 ;
202054     1/1          			default : Len1 = 6'b0 ;
202055                  		endcase
202056                  	end
202057                  	assign AxiW_Strb = u_bbd0_4;
202058                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
202059                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
202060                  	assign uPreLen1_caseSel = { PreStrm } ;
202061     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
202062     <font color = "red">0/1     ==>  			1'b1    : PreLen1 = 2'b11 ;</font>
202063     1/1          			default : PreLen1 = 2'b0 ;
202064                  		endcase
202065                  	end
202066                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
202067                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
202068                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202069                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
202070                  	assign AxiAr_Lock = u_6819_5;
202071                  	assign AxiAw_Lock = u_6320_5;
202072                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
202073                  	assign AxiAP_Lock = AxiAA_Lock;
202074                  	assign AxiA_Lock = AxiAP_Lock;
202075                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
202076                  	assign u_e20d = AxiALockIs_Excl;
202077                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
202078                  	assign Gen_Req_BurstType = u_1ae4;
202079                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
202080                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
202081     1/1          		case ( uu_1ae4_caseSel )
202082     <font color = "red">0/1     ==>  			3'b001  : u_1ae4 = 1'b0 ;</font>
202083     1/1          			3'b010  : u_1ae4 = 1'b0 ;
202084     <font color = "red">0/1     ==>  			3'b100  : u_1ae4 = u_48d8 ;</font>
202085     1/1          			default : u_1ae4 = 1'b0 ;
202086                  		endcase
202087                  	end
202088                  	assign AxiW_Data = u_bbd0_0;
202089                  	assign AxiW_DataEcc = AxiW_Data;
202090                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
202091                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
202092                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
202093                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
202094                  	assign PreDataWd = PreData;
202095                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
202096                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
202097                  	assign uPreData_caseSel = { PreStrm } ;
202098     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
202099     <font color = "red">0/1     ==>  			1'b1    : PreData = u_2393 ;</font>
202100     1/1          			default : PreData = 32'b0 ;
202101                  		endcase
202102                  	end
202103                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
202104                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
202105                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
202106                  	assign Gen_Req_Lock = Preamble;
202107                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
202108                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
202109                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202110                  	always @( uu_1057_caseSel ) begin
202111     1/1          		case ( uu_1057_caseSel )
202112     <font color = "red">0/1     ==>  			2'b01   : u_1057 = 3'b010 ;</font>
202113     1/1          			2'b10   : u_1057 = 3'b000 ;
202114     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
202115                  		endcase
202116                  	end
202117                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202118                  	always @( uu_ce54_caseSel ) begin
202119     1/1          		case ( uu_ce54_caseSel )
202120     <font color = "red">0/1     ==>  			2'b01   : u_ce54 = 3'b101 ;</font>
202121     1/1          			2'b10   : u_ce54 = 3'b100 ;
202122     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
202123                  		endcase
202124                  	end
202125                  	assign AxiA_Id = AxiAP_Id;
202126                  	assign u_28e4 = AxiA_Id;
202127                  	assign SeqIdComp = u_28e4;
202128                  	assign Gen_Req_SeqId = SeqIdComp;
202129                  	assign Gen_Req_SeqUnOrdered = 1'b0;
202130                  	assign Gen_Req_SeqUnique = 1'b0;
202131                  	assign AxiAr_Prot = u_6819_6;
202132                  	assign AxiAw_Prot = u_6320_6;
202133                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
202134                  	assign AxiAP_Prot = AxiAA_Prot;
202135                  	assign AxiA_Prot = AxiAP_Prot;
202136                  	assign AxiA_Cache = AxiAP_Cache;
202137                  	assign u_5e00 = AxiA_Cache;
202138                  	assign Gen_Req_User =
202139                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
202140                  	assign Snoop = 1'b0;
202141                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
202142                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
202143                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
202144                  	assign u_2891 = AxiA_Size [1:0];
202145                  	assign u_f62f = AxiA_Size [1:0];
202146                  	assign u_5389 = AxiA_Size [1:0];
202147                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
202148                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
202149                  	assign u_42b4 = { AxiA_Len , 2'b11 };
202150                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
202151                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
202152                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
202153                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
202154     1/1          			case ( uFullLen1_caseSel )
202155     1/1          				3'b001  : FullLen1 = u_9d1d ;
202156     <font color = "red">0/1     ==>  				3'b010  : FullLen1 = u_b4dd ;</font>
202157     1/1          				3'b100  : FullLen1 = u_42b4 ;
202158     1/1          				default : FullLen1 = 6'b0 ;
202159                  			endcase
202160                  		end
202161                  	// synopsys translate_off
202162                  	// synthesis translate_off
202163                  	always @( posedge Sys_Clk )
202164     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202165     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
202166     <font color = "grey">unreachable  </font>				dontStop = 0;
202167     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202168     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202169     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
202170     <font color = "grey">unreachable  </font>					$stop;
202171                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202172                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202173                  	// synthesis translate_on
202174                  	// synopsys translate_on
202175                  	// synopsys translate_off
202176                  	// synthesis translate_off
202177                  	always @( posedge Sys_Clk )
202178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202180     <font color = "grey">unreachable  </font>				dontStop = 0;
202181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
202184     <font color = "grey">unreachable  </font>					$stop;
202185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202187                  	// synthesis translate_on
202188                  	// synopsys translate_on
202189                  	// synopsys translate_off
202190                  	// synthesis translate_off
202191                  	always @( posedge Sys_Clk )
202192     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202193     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202194     <font color = "grey">unreachable  </font>				dontStop = 0;
202195     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202196     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202197     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
202198     <font color = "grey">unreachable  </font>					$stop;
202199                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202200                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202201                  	// synthesis translate_on
202202                  	// synopsys translate_on
202203                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
202204                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
202205                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
202206                  	// synopsys translate_off
202207                  	// synthesis translate_off
202208                  	always @( posedge Sys_Clk )
202209     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202210     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
202211     <font color = "grey">unreachable  </font>				dontStop = 0;
202212     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202213     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202214     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
202215     <font color = "grey">unreachable  </font>					$stop;
202216                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202217                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202218                  	// synthesis translate_on
202219                  	// synopsys translate_on
202220                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202221                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
202222                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
202223                  	// synopsys translate_off
202224                  	// synthesis translate_off
202225                  	always @( posedge Sys_Clk )
202226     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202227     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
202228     <font color = "grey">unreachable  </font>				dontStop = 0;
202229     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202230     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202231     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
202232     <font color = "grey">unreachable  </font>					$stop;
202233                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202234                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202235                  	// synthesis translate_on
202236                  	// synopsys translate_on
202237                  	// synopsys translate_off
202238                  	// synthesis translate_off
202239                  	always @( posedge Sys_Clk )
202240     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202241     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202242     <font color = "grey">unreachable  </font>				dontStop = 0;
202243     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202244     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202245     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
202246     <font color = "grey">unreachable  </font>					$stop;
202247                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202248                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202249                  	// synthesis translate_on
202250                  	// synopsys translate_on
202251                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
202252                  	// synopsys translate_off
202253                  	// synthesis translate_off
202254                  	always @( posedge Sys_Clk )
202255     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202256     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
202257     <font color = "grey">unreachable  </font>				dontStop = 0;
202258     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202259     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202260     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
202261     <font color = "grey">unreachable  </font>					$stop;
202262                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202263                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202264                  	// synthesis translate_on
202265                  	// synopsys translate_on
202266                  	// synopsys translate_off
202267                  	// synthesis translate_off
202268                  	always @( posedge Sys_Clk )
202269     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202270     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202271     <font color = "grey">unreachable  </font>				dontStop = 0;
202272     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202273     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202274     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
202275     <font color = "grey">unreachable  </font>					$stop;
202276                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202277                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202278                  	// synthesis translate_on
202279                  	// synopsys translate_on
202280                  	// synopsys translate_off
202281                  	// synthesis translate_off
202282                  	always @( posedge Sys_Clk )
202283     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202284     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202285     <font color = "grey">unreachable  </font>				dontStop = 0;
202286     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202287     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202288     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
202289     <font color = "grey">unreachable  </font>					$stop;
202290                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202291                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202292                  	// synthesis translate_on
202293                  	// synopsys translate_on
202294                  	// synopsys translate_off
202295                  	// synthesis translate_off
202296                  	always @( posedge Sys_Clk )
202297     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202298     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202299     <font color = "grey">unreachable  </font>				dontStop = 0;
202300     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202301     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202302     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
202303     <font color = "grey">unreachable  </font>					$stop;
202304                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202305                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202306                  	// synthesis translate_on
202307                  	// synopsys translate_on
202308                  	// synopsys translate_off
202309                  	// synthesis translate_off
202310                  	always @( posedge Sys_Clk )
202311     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202312     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202313     <font color = "grey">unreachable  </font>				dontStop = 0;
202314     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202315     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202316     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
202317     <font color = "grey">unreachable  </font>					$stop;
202318                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202319                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_233875_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2678.html#inst_tag_233875" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       201897
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202005
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202010
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202018
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202023
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202030
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202036
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202058
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202072
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202077
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202095
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202104
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202133
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_233875_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2678.html#inst_tag_233875" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">23</td>
<td class="rt">44.23 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">358</td>
<td class="rt">68.58 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">180</td>
<td class="rt">68.97 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">178</td>
<td class="rt">68.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">23</td>
<td class="rt">44.23 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">358</td>
<td class="rt">68.58 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">180</td>
<td class="rt">68.97 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">178</td>
<td class="rt">68.20 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[30:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_233875_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2678.html#inst_tag_233875" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">35</td>
<td class="rt">68.63 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">201897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202005</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202010</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202018</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202023</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202030</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202058</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202072</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202095</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202104</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">202108</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202133</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">202050</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">202061</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">202081</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">202098</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">202111</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">202119</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">202154</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
201897     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202005     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202010     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202018     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202023     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202030     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "red">-1-</font>  
           	                              <font color = "red">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202036     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202058     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202072     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202077     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202095     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202104     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202108     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "red">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "red">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202133     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202050     		case ( uLen1_caseSel )
           		<font color = "red">-1-</font>             
202051     			3'b001  : Len1 = u_bdd7 ;
           <font color = "green">			==></font>
202052     			3'b010  : Len1 = u_c0fa ;
           <font color = "red">			==></font>
202053     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
202054     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202061     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "red">-1-</font>               		                
202062     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "red">			==></font>
202063     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202081     		case ( uu_1ae4_caseSel )
           		<font color = "red">-1-</font>               
202082     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "red">			==></font>
202083     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202084     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "red">			==></font>
202085     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202098     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "red">-1-</font>                         		                
202099     			1'b1    : PreData = u_2393 ;
           <font color = "red">			==></font>
202100     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202111     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
202112     			2'b01   : u_1057 = 3'b010 ;
           <font color = "red">			==></font>
202113     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
202114     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202119     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
202120     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "red">			==></font>
202121     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
202122     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202154     			case ( uFullLen1_caseSel )
           			<font color = "red">-1-</font>                 
202155     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "green">				==></font>
202156     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "red">				==></font>
202157     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
202158     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_233878'>
<a name="inst_tag_233878_Line"></a>
<b>Line Coverage for Instance : <a href="mod2678.html#inst_tag_233878" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>29</td><td>21</td><td>72.41</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>202050</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>202081</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>202111</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>202119</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>202154</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202164</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202178</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202192</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202209</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202226</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202240</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202255</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202269</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202283</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202297</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202311</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
202049                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
202050     1/1          		case ( uLen1_caseSel )
202051     <font color = "red">0/1     ==>  			3'b001  : Len1 = u_bdd7 ;</font>
202052     <font color = "red">0/1     ==>  			3'b010  : Len1 = u_c0fa ;</font>
202053     1/1          			3'b100  : Len1 = u_92d8 ;
202054     1/1          			default : Len1 = 6'b0 ;
202055                  		endcase
202056                  	end
202057                  	assign AxiW_Strb = u_bbd0_4;
202058                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
202059                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
202060                  	assign uPreLen1_caseSel = { PreStrm } ;
202061     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
202062     1/1          			1'b1    : PreLen1 = 2'b11 ;
202063     1/1          			default : PreLen1 = 2'b0 ;
202064                  		endcase
202065                  	end
202066                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
202067                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
202068                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202069                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
202070                  	assign AxiAr_Lock = u_6819_5;
202071                  	assign AxiAw_Lock = u_6320_5;
202072                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
202073                  	assign AxiAP_Lock = AxiAA_Lock;
202074                  	assign AxiA_Lock = AxiAP_Lock;
202075                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
202076                  	assign u_e20d = AxiALockIs_Excl;
202077                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
202078                  	assign Gen_Req_BurstType = u_1ae4;
202079                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
202080                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
202081     1/1          		case ( uu_1ae4_caseSel )
202082     1/1          			3'b001  : u_1ae4 = 1'b0 ;
202083     1/1          			3'b010  : u_1ae4 = 1'b0 ;
202084     <font color = "red">0/1     ==>  			3'b100  : u_1ae4 = u_48d8 ;</font>
202085     1/1          			default : u_1ae4 = 1'b0 ;
202086                  		endcase
202087                  	end
202088                  	assign AxiW_Data = u_bbd0_0;
202089                  	assign AxiW_DataEcc = AxiW_Data;
202090                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
202091                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
202092                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
202093                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
202094                  	assign PreDataWd = PreData;
202095                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
202096                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
202097                  	assign uPreData_caseSel = { PreStrm } ;
202098     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
202099     1/1          			1'b1    : PreData = u_2393 ;
202100     1/1          			default : PreData = 32'b0 ;
202101                  		endcase
202102                  	end
202103                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
202104                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
202105                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
202106                  	assign Gen_Req_Lock = Preamble;
202107                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
202108                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
202109                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202110                  	always @( uu_1057_caseSel ) begin
202111     1/1          		case ( uu_1057_caseSel )
202112     <font color = "red">0/1     ==>  			2'b01   : u_1057 = 3'b010 ;</font>
202113     1/1          			2'b10   : u_1057 = 3'b000 ;
202114     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
202115                  		endcase
202116                  	end
202117                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202118                  	always @( uu_ce54_caseSel ) begin
202119     1/1          		case ( uu_ce54_caseSel )
202120     <font color = "red">0/1     ==>  			2'b01   : u_ce54 = 3'b101 ;</font>
202121     1/1          			2'b10   : u_ce54 = 3'b100 ;
202122     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
202123                  		endcase
202124                  	end
202125                  	assign AxiA_Id = AxiAP_Id;
202126                  	assign u_28e4 = AxiA_Id;
202127                  	assign SeqIdComp = u_28e4;
202128                  	assign Gen_Req_SeqId = SeqIdComp;
202129                  	assign Gen_Req_SeqUnOrdered = 1'b0;
202130                  	assign Gen_Req_SeqUnique = 1'b0;
202131                  	assign AxiAr_Prot = u_6819_6;
202132                  	assign AxiAw_Prot = u_6320_6;
202133                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
202134                  	assign AxiAP_Prot = AxiAA_Prot;
202135                  	assign AxiA_Prot = AxiAP_Prot;
202136                  	assign AxiA_Cache = AxiAP_Cache;
202137                  	assign u_5e00 = AxiA_Cache;
202138                  	assign Gen_Req_User =
202139                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
202140                  	assign Snoop = 1'b0;
202141                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
202142                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
202143                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
202144                  	assign u_2891 = AxiA_Size [1:0];
202145                  	assign u_f62f = AxiA_Size [1:0];
202146                  	assign u_5389 = AxiA_Size [1:0];
202147                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
202148                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
202149                  	assign u_42b4 = { AxiA_Len , 2'b11 };
202150                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
202151                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
202152                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
202153                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
202154     1/1          			case ( uFullLen1_caseSel )
202155     1/1          				3'b001  : FullLen1 = u_9d1d ;
202156     <font color = "red">0/1     ==>  				3'b010  : FullLen1 = u_b4dd ;</font>
202157     1/1          				3'b100  : FullLen1 = u_42b4 ;
202158     1/1          				default : FullLen1 = 6'b0 ;
202159                  			endcase
202160                  		end
202161                  	// synopsys translate_off
202162                  	// synthesis translate_off
202163                  	always @( posedge Sys_Clk )
202164     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202165     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
202166     <font color = "grey">unreachable  </font>				dontStop = 0;
202167     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202168     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202169     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
202170     <font color = "grey">unreachable  </font>					$stop;
202171                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202172                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202173                  	// synthesis translate_on
202174                  	// synopsys translate_on
202175                  	// synopsys translate_off
202176                  	// synthesis translate_off
202177                  	always @( posedge Sys_Clk )
202178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202180     <font color = "grey">unreachable  </font>				dontStop = 0;
202181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
202184     <font color = "grey">unreachable  </font>					$stop;
202185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202187                  	// synthesis translate_on
202188                  	// synopsys translate_on
202189                  	// synopsys translate_off
202190                  	// synthesis translate_off
202191                  	always @( posedge Sys_Clk )
202192     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202193     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202194     <font color = "grey">unreachable  </font>				dontStop = 0;
202195     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202196     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202197     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
202198     <font color = "grey">unreachable  </font>					$stop;
202199                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202200                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202201                  	// synthesis translate_on
202202                  	// synopsys translate_on
202203                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
202204                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
202205                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
202206                  	// synopsys translate_off
202207                  	// synthesis translate_off
202208                  	always @( posedge Sys_Clk )
202209     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202210     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
202211     <font color = "grey">unreachable  </font>				dontStop = 0;
202212     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202213     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202214     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
202215     <font color = "grey">unreachable  </font>					$stop;
202216                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202217                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202218                  	// synthesis translate_on
202219                  	// synopsys translate_on
202220                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202221                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
202222                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
202223                  	// synopsys translate_off
202224                  	// synthesis translate_off
202225                  	always @( posedge Sys_Clk )
202226     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202227     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
202228     <font color = "grey">unreachable  </font>				dontStop = 0;
202229     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202230     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202231     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
202232     <font color = "grey">unreachable  </font>					$stop;
202233                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202234                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202235                  	// synthesis translate_on
202236                  	// synopsys translate_on
202237                  	// synopsys translate_off
202238                  	// synthesis translate_off
202239                  	always @( posedge Sys_Clk )
202240     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202241     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202242     <font color = "grey">unreachable  </font>				dontStop = 0;
202243     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202244     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202245     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
202246     <font color = "grey">unreachable  </font>					$stop;
202247                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202248                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202249                  	// synthesis translate_on
202250                  	// synopsys translate_on
202251                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
202252                  	// synopsys translate_off
202253                  	// synthesis translate_off
202254                  	always @( posedge Sys_Clk )
202255     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202256     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
202257     <font color = "grey">unreachable  </font>				dontStop = 0;
202258     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202259     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202260     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
202261     <font color = "grey">unreachable  </font>					$stop;
202262                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202263                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202264                  	// synthesis translate_on
202265                  	// synopsys translate_on
202266                  	// synopsys translate_off
202267                  	// synthesis translate_off
202268                  	always @( posedge Sys_Clk )
202269     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202270     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202271     <font color = "grey">unreachable  </font>				dontStop = 0;
202272     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202273     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202274     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
202275     <font color = "grey">unreachable  </font>					$stop;
202276                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202277                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202278                  	// synthesis translate_on
202279                  	// synopsys translate_on
202280                  	// synopsys translate_off
202281                  	// synthesis translate_off
202282                  	always @( posedge Sys_Clk )
202283     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202284     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202285     <font color = "grey">unreachable  </font>				dontStop = 0;
202286     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202287     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202288     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
202289     <font color = "grey">unreachable  </font>					$stop;
202290                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202291                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202292                  	// synthesis translate_on
202293                  	// synopsys translate_on
202294                  	// synopsys translate_off
202295                  	// synthesis translate_off
202296                  	always @( posedge Sys_Clk )
202297     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202298     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202299     <font color = "grey">unreachable  </font>				dontStop = 0;
202300     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202301     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202302     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
202303     <font color = "grey">unreachable  </font>					$stop;
202304                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202305                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202306                  	// synthesis translate_on
202307                  	// synopsys translate_on
202308                  	// synopsys translate_off
202309                  	// synthesis translate_off
202310                  	always @( posedge Sys_Clk )
202311     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202312     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202313     <font color = "grey">unreachable  </font>				dontStop = 0;
202314     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202315     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202316     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
202317     <font color = "grey">unreachable  </font>					$stop;
202318                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202319                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_233878_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2678.html#inst_tag_233878" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>30</td><td>25</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>30</td><td>25</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       201897
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202005
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202010
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202018
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202023
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202030
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202036
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202058
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202072
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202077
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202095
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202104
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202133
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_233878_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2678.html#inst_tag_233878" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">25</td>
<td class="rt">48.08 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">419</td>
<td class="rt">80.27 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">219</td>
<td class="rt">83.91 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">200</td>
<td class="rt">76.63 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">25</td>
<td class="rt">48.08 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">419</td>
<td class="rt">80.27 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">219</td>
<td class="rt">83.91 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">200</td>
<td class="rt">76.63 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[30:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[19:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_233878_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2678.html#inst_tag_233878" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">38</td>
<td class="rt">74.51 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">201897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202005</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202010</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202018</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202023</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202030</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202058</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202072</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202095</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202104</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">202108</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202133</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">202050</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">202081</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">202111</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">202119</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">202154</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
201897     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202005     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202010     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202018     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202023     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202030     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202036     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202058     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "red">-1-</font>  
           	                             <font color = "red">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202072     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202077     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202095     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202104     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202108     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "red">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "red">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202133     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202050     		case ( uLen1_caseSel )
           		<font color = "red">-1-</font>             
202051     			3'b001  : Len1 = u_bdd7 ;
           <font color = "red">			==></font>
202052     			3'b010  : Len1 = u_c0fa ;
           <font color = "red">			==></font>
202053     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
202054     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202061     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
202062     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
202063     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202081     		case ( uu_1ae4_caseSel )
           		<font color = "red">-1-</font>               
202082     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202083     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202084     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "red">			==></font>
202085     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202098     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
202099     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
202100     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202111     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
202112     			2'b01   : u_1057 = 3'b010 ;
           <font color = "red">			==></font>
202113     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
202114     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202119     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
202120     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "red">			==></font>
202121     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
202122     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202154     			case ( uFullLen1_caseSel )
           			<font color = "red">-1-</font>                 
202155     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "green">				==></font>
202156     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "red">				==></font>
202157     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
202158     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_233873'>
<a name="inst_tag_233873_Line"></a>
<b>Line Coverage for Instance : <a href="mod2678.html#inst_tag_233873" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>29</td><td>20</td><td>68.97</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>202050</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>202081</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>202111</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>202119</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>202154</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202164</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202178</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202192</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202209</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202226</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202240</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202255</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202269</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202283</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202297</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202311</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
202049                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
202050     1/1          		case ( uLen1_caseSel )
202051     <font color = "red">0/1     ==>  			3'b001  : Len1 = u_bdd7 ;</font>
202052     <font color = "red">0/1     ==>  			3'b010  : Len1 = u_c0fa ;</font>
202053     1/1          			3'b100  : Len1 = u_92d8 ;
202054     1/1          			default : Len1 = 6'b0 ;
202055                  		endcase
202056                  	end
202057                  	assign AxiW_Strb = u_bbd0_4;
202058                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
202059                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
202060                  	assign uPreLen1_caseSel = { PreStrm } ;
202061     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
202062     1/1          			1'b1    : PreLen1 = 2'b11 ;
202063     1/1          			default : PreLen1 = 2'b0 ;
202064                  		endcase
202065                  	end
202066                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
202067                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
202068                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202069                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
202070                  	assign AxiAr_Lock = u_6819_5;
202071                  	assign AxiAw_Lock = u_6320_5;
202072                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
202073                  	assign AxiAP_Lock = AxiAA_Lock;
202074                  	assign AxiA_Lock = AxiAP_Lock;
202075                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
202076                  	assign u_e20d = AxiALockIs_Excl;
202077                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
202078                  	assign Gen_Req_BurstType = u_1ae4;
202079                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
202080                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
202081     1/1          		case ( uu_1ae4_caseSel )
202082     1/1          			3'b001  : u_1ae4 = 1'b0 ;
202083     1/1          			3'b010  : u_1ae4 = 1'b0 ;
202084     <font color = "red">0/1     ==>  			3'b100  : u_1ae4 = u_48d8 ;</font>
202085     1/1          			default : u_1ae4 = 1'b0 ;
202086                  		endcase
202087                  	end
202088                  	assign AxiW_Data = u_bbd0_0;
202089                  	assign AxiW_DataEcc = AxiW_Data;
202090                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
202091                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
202092                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
202093                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
202094                  	assign PreDataWd = PreData;
202095                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
202096                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
202097                  	assign uPreData_caseSel = { PreStrm } ;
202098     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
202099     1/1          			1'b1    : PreData = u_2393 ;
202100     1/1          			default : PreData = 32'b0 ;
202101                  		endcase
202102                  	end
202103                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
202104                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
202105                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
202106                  	assign Gen_Req_Lock = Preamble;
202107                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
202108                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
202109                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202110                  	always @( uu_1057_caseSel ) begin
202111     1/1          		case ( uu_1057_caseSel )
202112     <font color = "red">0/1     ==>  			2'b01   : u_1057 = 3'b010 ;</font>
202113     1/1          			2'b10   : u_1057 = 3'b000 ;
202114     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
202115                  		endcase
202116                  	end
202117                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202118                  	always @( uu_ce54_caseSel ) begin
202119     1/1          		case ( uu_ce54_caseSel )
202120     <font color = "red">0/1     ==>  			2'b01   : u_ce54 = 3'b101 ;</font>
202121     1/1          			2'b10   : u_ce54 = 3'b100 ;
202122     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
202123                  		endcase
202124                  	end
202125                  	assign AxiA_Id = AxiAP_Id;
202126                  	assign u_28e4 = AxiA_Id;
202127                  	assign SeqIdComp = u_28e4;
202128                  	assign Gen_Req_SeqId = SeqIdComp;
202129                  	assign Gen_Req_SeqUnOrdered = 1'b0;
202130                  	assign Gen_Req_SeqUnique = 1'b0;
202131                  	assign AxiAr_Prot = u_6819_6;
202132                  	assign AxiAw_Prot = u_6320_6;
202133                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
202134                  	assign AxiAP_Prot = AxiAA_Prot;
202135                  	assign AxiA_Prot = AxiAP_Prot;
202136                  	assign AxiA_Cache = AxiAP_Cache;
202137                  	assign u_5e00 = AxiA_Cache;
202138                  	assign Gen_Req_User =
202139                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
202140                  	assign Snoop = 1'b0;
202141                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
202142                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
202143                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
202144                  	assign u_2891 = AxiA_Size [1:0];
202145                  	assign u_f62f = AxiA_Size [1:0];
202146                  	assign u_5389 = AxiA_Size [1:0];
202147                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
202148                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
202149                  	assign u_42b4 = { AxiA_Len , 2'b11 };
202150                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
202151                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
202152                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
202153                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
202154     1/1          			case ( uFullLen1_caseSel )
202155     <font color = "red">0/1     ==>  				3'b001  : FullLen1 = u_9d1d ;</font>
202156     <font color = "red">0/1     ==>  				3'b010  : FullLen1 = u_b4dd ;</font>
202157     1/1          				3'b100  : FullLen1 = u_42b4 ;
202158     1/1          				default : FullLen1 = 6'b0 ;
202159                  			endcase
202160                  		end
202161                  	// synopsys translate_off
202162                  	// synthesis translate_off
202163                  	always @( posedge Sys_Clk )
202164     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202165     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
202166     <font color = "grey">unreachable  </font>				dontStop = 0;
202167     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202168     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202169     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
202170     <font color = "grey">unreachable  </font>					$stop;
202171                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202172                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202173                  	// synthesis translate_on
202174                  	// synopsys translate_on
202175                  	// synopsys translate_off
202176                  	// synthesis translate_off
202177                  	always @( posedge Sys_Clk )
202178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202180     <font color = "grey">unreachable  </font>				dontStop = 0;
202181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
202184     <font color = "grey">unreachable  </font>					$stop;
202185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202187                  	// synthesis translate_on
202188                  	// synopsys translate_on
202189                  	// synopsys translate_off
202190                  	// synthesis translate_off
202191                  	always @( posedge Sys_Clk )
202192     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202193     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202194     <font color = "grey">unreachable  </font>				dontStop = 0;
202195     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202196     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202197     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
202198     <font color = "grey">unreachable  </font>					$stop;
202199                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202200                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202201                  	// synthesis translate_on
202202                  	// synopsys translate_on
202203                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
202204                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
202205                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
202206                  	// synopsys translate_off
202207                  	// synthesis translate_off
202208                  	always @( posedge Sys_Clk )
202209     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202210     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
202211     <font color = "grey">unreachable  </font>				dontStop = 0;
202212     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202213     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202214     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
202215     <font color = "grey">unreachable  </font>					$stop;
202216                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202217                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202218                  	// synthesis translate_on
202219                  	// synopsys translate_on
202220                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202221                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
202222                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
202223                  	// synopsys translate_off
202224                  	// synthesis translate_off
202225                  	always @( posedge Sys_Clk )
202226     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202227     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
202228     <font color = "grey">unreachable  </font>				dontStop = 0;
202229     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202230     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202231     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
202232     <font color = "grey">unreachable  </font>					$stop;
202233                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202234                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202235                  	// synthesis translate_on
202236                  	// synopsys translate_on
202237                  	// synopsys translate_off
202238                  	// synthesis translate_off
202239                  	always @( posedge Sys_Clk )
202240     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202241     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202242     <font color = "grey">unreachable  </font>				dontStop = 0;
202243     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202244     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202245     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
202246     <font color = "grey">unreachable  </font>					$stop;
202247                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202248                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202249                  	// synthesis translate_on
202250                  	// synopsys translate_on
202251                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
202252                  	// synopsys translate_off
202253                  	// synthesis translate_off
202254                  	always @( posedge Sys_Clk )
202255     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202256     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
202257     <font color = "grey">unreachable  </font>				dontStop = 0;
202258     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202259     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202260     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
202261     <font color = "grey">unreachable  </font>					$stop;
202262                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202263                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202264                  	// synthesis translate_on
202265                  	// synopsys translate_on
202266                  	// synopsys translate_off
202267                  	// synthesis translate_off
202268                  	always @( posedge Sys_Clk )
202269     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202270     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202271     <font color = "grey">unreachable  </font>				dontStop = 0;
202272     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202273     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202274     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
202275     <font color = "grey">unreachable  </font>					$stop;
202276                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202277                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202278                  	// synthesis translate_on
202279                  	// synopsys translate_on
202280                  	// synopsys translate_off
202281                  	// synthesis translate_off
202282                  	always @( posedge Sys_Clk )
202283     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202284     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202285     <font color = "grey">unreachable  </font>				dontStop = 0;
202286     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202287     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202288     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
202289     <font color = "grey">unreachable  </font>					$stop;
202290                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202291                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202292                  	// synthesis translate_on
202293                  	// synopsys translate_on
202294                  	// synopsys translate_off
202295                  	// synthesis translate_off
202296                  	always @( posedge Sys_Clk )
202297     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202298     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202299     <font color = "grey">unreachable  </font>				dontStop = 0;
202300     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202301     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202302     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
202303     <font color = "grey">unreachable  </font>					$stop;
202304                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202305                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202306                  	// synthesis translate_on
202307                  	// synopsys translate_on
202308                  	// synopsys translate_off
202309                  	// synthesis translate_off
202310                  	always @( posedge Sys_Clk )
202311     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202312     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202313     <font color = "grey">unreachable  </font>				dontStop = 0;
202314     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202315     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202316     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
202317     <font color = "grey">unreachable  </font>					$stop;
202318                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202319                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_233873_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2678.html#inst_tag_233873" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       201897
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202005
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202010
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202018
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202023
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202030
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202036
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202058
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202072
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202077
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202095
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202104
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202133
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_233873_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2678.html#inst_tag_233873" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">28</td>
<td class="rt">53.85 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">424</td>
<td class="rt">81.23 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">213</td>
<td class="rt">81.61 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">211</td>
<td class="rt">80.84 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">28</td>
<td class="rt">53.85 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">424</td>
<td class="rt">81.23 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">213</td>
<td class="rt">81.61 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">211</td>
<td class="rt">80.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_233873_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2678.html#inst_tag_233873" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">41</td>
<td class="rt">80.39 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">201897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202005</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202010</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202018</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202023</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202030</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202072</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202095</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202104</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202133</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">202050</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">202081</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">202111</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">202119</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">202154</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
201897     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202005     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202010     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202018     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202023     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202030     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202036     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202058     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202072     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202077     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202095     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202104     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202108     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "green">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "green">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202133     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202050     		case ( uLen1_caseSel )
           		<font color = "red">-1-</font>             
202051     			3'b001  : Len1 = u_bdd7 ;
           <font color = "red">			==></font>
202052     			3'b010  : Len1 = u_c0fa ;
           <font color = "red">			==></font>
202053     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
202054     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202061     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
202062     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
202063     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202081     		case ( uu_1ae4_caseSel )
           		<font color = "red">-1-</font>               
202082     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202083     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202084     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "red">			==></font>
202085     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202098     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
202099     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
202100     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202111     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
202112     			2'b01   : u_1057 = 3'b010 ;
           <font color = "red">			==></font>
202113     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
202114     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202119     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
202120     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "red">			==></font>
202121     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
202122     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202154     			case ( uFullLen1_caseSel )
           			<font color = "red">-1-</font>                 
202155     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "red">				==></font>
202156     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "red">				==></font>
202157     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
202158     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_233874'>
<a name="inst_tag_233874_Line"></a>
<b>Line Coverage for Instance : <a href="mod2678.html#inst_tag_233874" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>29</td><td>24</td><td>82.76</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202050</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>202081</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>202111</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>202119</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202154</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202164</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202178</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202192</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202209</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202226</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202240</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202255</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202269</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202283</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202297</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202311</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
202049                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
202050     1/1          		case ( uLen1_caseSel )
202051     1/1          			3'b001  : Len1 = u_bdd7 ;
202052     1/1          			3'b010  : Len1 = u_c0fa ;
202053     1/1          			3'b100  : Len1 = u_92d8 ;
202054     1/1          			default : Len1 = 6'b0 ;
202055                  		endcase
202056                  	end
202057                  	assign AxiW_Strb = u_bbd0_4;
202058                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
202059                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
202060                  	assign uPreLen1_caseSel = { PreStrm } ;
202061     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
202062     1/1          			1'b1    : PreLen1 = 2'b11 ;
202063     1/1          			default : PreLen1 = 2'b0 ;
202064                  		endcase
202065                  	end
202066                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
202067                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
202068                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202069                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
202070                  	assign AxiAr_Lock = u_6819_5;
202071                  	assign AxiAw_Lock = u_6320_5;
202072                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
202073                  	assign AxiAP_Lock = AxiAA_Lock;
202074                  	assign AxiA_Lock = AxiAP_Lock;
202075                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
202076                  	assign u_e20d = AxiALockIs_Excl;
202077                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
202078                  	assign Gen_Req_BurstType = u_1ae4;
202079                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
202080                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
202081     1/1          		case ( uu_1ae4_caseSel )
202082     1/1          			3'b001  : u_1ae4 = 1'b0 ;
202083     1/1          			3'b010  : u_1ae4 = 1'b0 ;
202084     <font color = "red">0/1     ==>  			3'b100  : u_1ae4 = u_48d8 ;</font>
202085     1/1          			default : u_1ae4 = 1'b0 ;
202086                  		endcase
202087                  	end
202088                  	assign AxiW_Data = u_bbd0_0;
202089                  	assign AxiW_DataEcc = AxiW_Data;
202090                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
202091                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
202092                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
202093                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
202094                  	assign PreDataWd = PreData;
202095                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
202096                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
202097                  	assign uPreData_caseSel = { PreStrm } ;
202098     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
202099     1/1          			1'b1    : PreData = u_2393 ;
202100     1/1          			default : PreData = 32'b0 ;
202101                  		endcase
202102                  	end
202103                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
202104                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
202105                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
202106                  	assign Gen_Req_Lock = Preamble;
202107                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
202108                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
202109                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202110                  	always @( uu_1057_caseSel ) begin
202111     1/1          		case ( uu_1057_caseSel )
202112     <font color = "red">0/1     ==>  			2'b01   : u_1057 = 3'b010 ;</font>
202113     1/1          			2'b10   : u_1057 = 3'b000 ;
202114     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
202115                  		endcase
202116                  	end
202117                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202118                  	always @( uu_ce54_caseSel ) begin
202119     1/1          		case ( uu_ce54_caseSel )
202120     <font color = "red">0/1     ==>  			2'b01   : u_ce54 = 3'b101 ;</font>
202121     1/1          			2'b10   : u_ce54 = 3'b100 ;
202122     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
202123                  		endcase
202124                  	end
202125                  	assign AxiA_Id = AxiAP_Id;
202126                  	assign u_28e4 = AxiA_Id;
202127                  	assign SeqIdComp = u_28e4;
202128                  	assign Gen_Req_SeqId = SeqIdComp;
202129                  	assign Gen_Req_SeqUnOrdered = 1'b0;
202130                  	assign Gen_Req_SeqUnique = 1'b0;
202131                  	assign AxiAr_Prot = u_6819_6;
202132                  	assign AxiAw_Prot = u_6320_6;
202133                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
202134                  	assign AxiAP_Prot = AxiAA_Prot;
202135                  	assign AxiA_Prot = AxiAP_Prot;
202136                  	assign AxiA_Cache = AxiAP_Cache;
202137                  	assign u_5e00 = AxiA_Cache;
202138                  	assign Gen_Req_User =
202139                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
202140                  	assign Snoop = 1'b0;
202141                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
202142                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
202143                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
202144                  	assign u_2891 = AxiA_Size [1:0];
202145                  	assign u_f62f = AxiA_Size [1:0];
202146                  	assign u_5389 = AxiA_Size [1:0];
202147                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
202148                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
202149                  	assign u_42b4 = { AxiA_Len , 2'b11 };
202150                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
202151                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
202152                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
202153                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
202154     1/1          			case ( uFullLen1_caseSel )
202155     1/1          				3'b001  : FullLen1 = u_9d1d ;
202156     1/1          				3'b010  : FullLen1 = u_b4dd ;
202157     1/1          				3'b100  : FullLen1 = u_42b4 ;
202158     1/1          				default : FullLen1 = 6'b0 ;
202159                  			endcase
202160                  		end
202161                  	// synopsys translate_off
202162                  	// synthesis translate_off
202163                  	always @( posedge Sys_Clk )
202164     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202165     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
202166     <font color = "grey">unreachable  </font>				dontStop = 0;
202167     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202168     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202169     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
202170     <font color = "grey">unreachable  </font>					$stop;
202171                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202172                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202173                  	// synthesis translate_on
202174                  	// synopsys translate_on
202175                  	// synopsys translate_off
202176                  	// synthesis translate_off
202177                  	always @( posedge Sys_Clk )
202178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202180     <font color = "grey">unreachable  </font>				dontStop = 0;
202181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
202184     <font color = "grey">unreachable  </font>					$stop;
202185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202187                  	// synthesis translate_on
202188                  	// synopsys translate_on
202189                  	// synopsys translate_off
202190                  	// synthesis translate_off
202191                  	always @( posedge Sys_Clk )
202192     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202193     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202194     <font color = "grey">unreachable  </font>				dontStop = 0;
202195     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202196     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202197     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
202198     <font color = "grey">unreachable  </font>					$stop;
202199                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202200                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202201                  	// synthesis translate_on
202202                  	// synopsys translate_on
202203                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
202204                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
202205                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
202206                  	// synopsys translate_off
202207                  	// synthesis translate_off
202208                  	always @( posedge Sys_Clk )
202209     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202210     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
202211     <font color = "grey">unreachable  </font>				dontStop = 0;
202212     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202213     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202214     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
202215     <font color = "grey">unreachable  </font>					$stop;
202216                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202217                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202218                  	// synthesis translate_on
202219                  	// synopsys translate_on
202220                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202221                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
202222                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
202223                  	// synopsys translate_off
202224                  	// synthesis translate_off
202225                  	always @( posedge Sys_Clk )
202226     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202227     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
202228     <font color = "grey">unreachable  </font>				dontStop = 0;
202229     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202230     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202231     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
202232     <font color = "grey">unreachable  </font>					$stop;
202233                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202234                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202235                  	// synthesis translate_on
202236                  	// synopsys translate_on
202237                  	// synopsys translate_off
202238                  	// synthesis translate_off
202239                  	always @( posedge Sys_Clk )
202240     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202241     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202242     <font color = "grey">unreachable  </font>				dontStop = 0;
202243     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202244     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202245     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
202246     <font color = "grey">unreachable  </font>					$stop;
202247                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202248                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202249                  	// synthesis translate_on
202250                  	// synopsys translate_on
202251                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
202252                  	// synopsys translate_off
202253                  	// synthesis translate_off
202254                  	always @( posedge Sys_Clk )
202255     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202256     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
202257     <font color = "grey">unreachable  </font>				dontStop = 0;
202258     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202259     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202260     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
202261     <font color = "grey">unreachable  </font>					$stop;
202262                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202263                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202264                  	// synthesis translate_on
202265                  	// synopsys translate_on
202266                  	// synopsys translate_off
202267                  	// synthesis translate_off
202268                  	always @( posedge Sys_Clk )
202269     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202270     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202271     <font color = "grey">unreachable  </font>				dontStop = 0;
202272     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202273     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202274     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
202275     <font color = "grey">unreachable  </font>					$stop;
202276                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202277                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202278                  	// synthesis translate_on
202279                  	// synopsys translate_on
202280                  	// synopsys translate_off
202281                  	// synthesis translate_off
202282                  	always @( posedge Sys_Clk )
202283     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202284     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202285     <font color = "grey">unreachable  </font>				dontStop = 0;
202286     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202287     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202288     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
202289     <font color = "grey">unreachable  </font>					$stop;
202290                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202291                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202292                  	// synthesis translate_on
202293                  	// synopsys translate_on
202294                  	// synopsys translate_off
202295                  	// synthesis translate_off
202296                  	always @( posedge Sys_Clk )
202297     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202298     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202299     <font color = "grey">unreachable  </font>				dontStop = 0;
202300     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202301     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202302     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
202303     <font color = "grey">unreachable  </font>					$stop;
202304                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202305                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202306                  	// synthesis translate_on
202307                  	// synopsys translate_on
202308                  	// synopsys translate_off
202309                  	// synthesis translate_off
202310                  	always @( posedge Sys_Clk )
202311     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202312     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202313     <font color = "grey">unreachable  </font>				dontStop = 0;
202314     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202315     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202316     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
202317     <font color = "grey">unreachable  </font>					$stop;
202318                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202319                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_233874_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2678.html#inst_tag_233874" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       201897
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202005
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202010
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202018
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202023
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202030
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202036
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202058
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202072
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202077
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202095
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202104
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202133
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_233874_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2678.html#inst_tag_233874" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">28</td>
<td class="rt">53.85 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">441</td>
<td class="rt">84.48 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">223</td>
<td class="rt">85.44 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">218</td>
<td class="rt">83.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">28</td>
<td class="rt">53.85 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">441</td>
<td class="rt">84.48 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">223</td>
<td class="rt">85.44 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">218</td>
<td class="rt">83.52 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_233874_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2678.html#inst_tag_233874" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">45</td>
<td class="rt">88.24 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">201897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202005</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202010</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202018</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202023</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202030</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202072</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202095</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202104</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202133</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202050</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">202081</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">202111</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">202119</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202154</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
201897     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202005     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202010     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202018     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202023     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202030     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202036     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202058     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202072     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202077     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202095     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202104     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202108     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "green">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "green">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202133     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202050     		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
202051     			3'b001  : Len1 = u_bdd7 ;
           <font color = "green">			==></font>
202052     			3'b010  : Len1 = u_c0fa ;
           <font color = "green">			==></font>
202053     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
202054     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202061     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
202062     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
202063     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202081     		case ( uu_1ae4_caseSel )
           		<font color = "red">-1-</font>               
202082     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202083     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202084     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "red">			==></font>
202085     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202098     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
202099     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
202100     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202111     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
202112     			2'b01   : u_1057 = 3'b010 ;
           <font color = "red">			==></font>
202113     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
202114     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202119     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
202120     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "red">			==></font>
202121     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
202122     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202154     			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
202155     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "green">				==></font>
202156     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "green">				==></font>
202157     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
202158     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_233876'>
<a name="inst_tag_233876_Line"></a>
<b>Line Coverage for Instance : <a href="mod2678.html#inst_tag_233876" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>29</td><td>24</td><td>82.76</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202050</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>202081</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>202111</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>202119</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202154</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202164</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202178</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202192</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202209</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202226</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202240</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202255</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202269</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202283</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202297</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202311</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
202049                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
202050     1/1          		case ( uLen1_caseSel )
202051     1/1          			3'b001  : Len1 = u_bdd7 ;
202052     1/1          			3'b010  : Len1 = u_c0fa ;
202053     1/1          			3'b100  : Len1 = u_92d8 ;
202054     1/1          			default : Len1 = 6'b0 ;
202055                  		endcase
202056                  	end
202057                  	assign AxiW_Strb = u_bbd0_4;
202058                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
202059                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
202060                  	assign uPreLen1_caseSel = { PreStrm } ;
202061     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
202062     1/1          			1'b1    : PreLen1 = 2'b11 ;
202063     1/1          			default : PreLen1 = 2'b0 ;
202064                  		endcase
202065                  	end
202066                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
202067                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
202068                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202069                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
202070                  	assign AxiAr_Lock = u_6819_5;
202071                  	assign AxiAw_Lock = u_6320_5;
202072                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
202073                  	assign AxiAP_Lock = AxiAA_Lock;
202074                  	assign AxiA_Lock = AxiAP_Lock;
202075                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
202076                  	assign u_e20d = AxiALockIs_Excl;
202077                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
202078                  	assign Gen_Req_BurstType = u_1ae4;
202079                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
202080                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
202081     1/1          		case ( uu_1ae4_caseSel )
202082     1/1          			3'b001  : u_1ae4 = 1'b0 ;
202083     1/1          			3'b010  : u_1ae4 = 1'b0 ;
202084     <font color = "red">0/1     ==>  			3'b100  : u_1ae4 = u_48d8 ;</font>
202085     1/1          			default : u_1ae4 = 1'b0 ;
202086                  		endcase
202087                  	end
202088                  	assign AxiW_Data = u_bbd0_0;
202089                  	assign AxiW_DataEcc = AxiW_Data;
202090                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
202091                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
202092                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
202093                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
202094                  	assign PreDataWd = PreData;
202095                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
202096                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
202097                  	assign uPreData_caseSel = { PreStrm } ;
202098     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
202099     1/1          			1'b1    : PreData = u_2393 ;
202100     1/1          			default : PreData = 32'b0 ;
202101                  		endcase
202102                  	end
202103                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
202104                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
202105                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
202106                  	assign Gen_Req_Lock = Preamble;
202107                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
202108                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
202109                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202110                  	always @( uu_1057_caseSel ) begin
202111     1/1          		case ( uu_1057_caseSel )
202112     <font color = "red">0/1     ==>  			2'b01   : u_1057 = 3'b010 ;</font>
202113     1/1          			2'b10   : u_1057 = 3'b000 ;
202114     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
202115                  		endcase
202116                  	end
202117                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202118                  	always @( uu_ce54_caseSel ) begin
202119     1/1          		case ( uu_ce54_caseSel )
202120     <font color = "red">0/1     ==>  			2'b01   : u_ce54 = 3'b101 ;</font>
202121     1/1          			2'b10   : u_ce54 = 3'b100 ;
202122     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
202123                  		endcase
202124                  	end
202125                  	assign AxiA_Id = AxiAP_Id;
202126                  	assign u_28e4 = AxiA_Id;
202127                  	assign SeqIdComp = u_28e4;
202128                  	assign Gen_Req_SeqId = SeqIdComp;
202129                  	assign Gen_Req_SeqUnOrdered = 1'b0;
202130                  	assign Gen_Req_SeqUnique = 1'b0;
202131                  	assign AxiAr_Prot = u_6819_6;
202132                  	assign AxiAw_Prot = u_6320_6;
202133                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
202134                  	assign AxiAP_Prot = AxiAA_Prot;
202135                  	assign AxiA_Prot = AxiAP_Prot;
202136                  	assign AxiA_Cache = AxiAP_Cache;
202137                  	assign u_5e00 = AxiA_Cache;
202138                  	assign Gen_Req_User =
202139                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
202140                  	assign Snoop = 1'b0;
202141                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
202142                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
202143                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
202144                  	assign u_2891 = AxiA_Size [1:0];
202145                  	assign u_f62f = AxiA_Size [1:0];
202146                  	assign u_5389 = AxiA_Size [1:0];
202147                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
202148                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
202149                  	assign u_42b4 = { AxiA_Len , 2'b11 };
202150                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
202151                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
202152                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
202153                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
202154     1/1          			case ( uFullLen1_caseSel )
202155     1/1          				3'b001  : FullLen1 = u_9d1d ;
202156     1/1          				3'b010  : FullLen1 = u_b4dd ;
202157     1/1          				3'b100  : FullLen1 = u_42b4 ;
202158     1/1          				default : FullLen1 = 6'b0 ;
202159                  			endcase
202160                  		end
202161                  	// synopsys translate_off
202162                  	// synthesis translate_off
202163                  	always @( posedge Sys_Clk )
202164     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202165     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
202166     <font color = "grey">unreachable  </font>				dontStop = 0;
202167     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202168     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202169     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
202170     <font color = "grey">unreachable  </font>					$stop;
202171                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202172                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202173                  	// synthesis translate_on
202174                  	// synopsys translate_on
202175                  	// synopsys translate_off
202176                  	// synthesis translate_off
202177                  	always @( posedge Sys_Clk )
202178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202180     <font color = "grey">unreachable  </font>				dontStop = 0;
202181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
202184     <font color = "grey">unreachable  </font>					$stop;
202185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202187                  	// synthesis translate_on
202188                  	// synopsys translate_on
202189                  	// synopsys translate_off
202190                  	// synthesis translate_off
202191                  	always @( posedge Sys_Clk )
202192     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202193     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202194     <font color = "grey">unreachable  </font>				dontStop = 0;
202195     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202196     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202197     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
202198     <font color = "grey">unreachable  </font>					$stop;
202199                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202200                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202201                  	// synthesis translate_on
202202                  	// synopsys translate_on
202203                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
202204                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
202205                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
202206                  	// synopsys translate_off
202207                  	// synthesis translate_off
202208                  	always @( posedge Sys_Clk )
202209     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202210     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
202211     <font color = "grey">unreachable  </font>				dontStop = 0;
202212     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202213     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202214     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
202215     <font color = "grey">unreachable  </font>					$stop;
202216                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202217                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202218                  	// synthesis translate_on
202219                  	// synopsys translate_on
202220                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202221                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
202222                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
202223                  	// synopsys translate_off
202224                  	// synthesis translate_off
202225                  	always @( posedge Sys_Clk )
202226     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202227     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
202228     <font color = "grey">unreachable  </font>				dontStop = 0;
202229     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202230     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202231     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
202232     <font color = "grey">unreachable  </font>					$stop;
202233                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202234                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202235                  	// synthesis translate_on
202236                  	// synopsys translate_on
202237                  	// synopsys translate_off
202238                  	// synthesis translate_off
202239                  	always @( posedge Sys_Clk )
202240     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202241     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202242     <font color = "grey">unreachable  </font>				dontStop = 0;
202243     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202244     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202245     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
202246     <font color = "grey">unreachable  </font>					$stop;
202247                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202248                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202249                  	// synthesis translate_on
202250                  	// synopsys translate_on
202251                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
202252                  	// synopsys translate_off
202253                  	// synthesis translate_off
202254                  	always @( posedge Sys_Clk )
202255     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202256     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
202257     <font color = "grey">unreachable  </font>				dontStop = 0;
202258     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202259     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202260     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
202261     <font color = "grey">unreachable  </font>					$stop;
202262                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202263                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202264                  	// synthesis translate_on
202265                  	// synopsys translate_on
202266                  	// synopsys translate_off
202267                  	// synthesis translate_off
202268                  	always @( posedge Sys_Clk )
202269     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202270     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202271     <font color = "grey">unreachable  </font>				dontStop = 0;
202272     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202273     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202274     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
202275     <font color = "grey">unreachable  </font>					$stop;
202276                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202277                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202278                  	// synthesis translate_on
202279                  	// synopsys translate_on
202280                  	// synopsys translate_off
202281                  	// synthesis translate_off
202282                  	always @( posedge Sys_Clk )
202283     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202284     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202285     <font color = "grey">unreachable  </font>				dontStop = 0;
202286     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202287     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202288     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
202289     <font color = "grey">unreachable  </font>					$stop;
202290                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202291                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202292                  	// synthesis translate_on
202293                  	// synopsys translate_on
202294                  	// synopsys translate_off
202295                  	// synthesis translate_off
202296                  	always @( posedge Sys_Clk )
202297     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202298     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202299     <font color = "grey">unreachable  </font>				dontStop = 0;
202300     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202301     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202302     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
202303     <font color = "grey">unreachable  </font>					$stop;
202304                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202305                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202306                  	// synthesis translate_on
202307                  	// synopsys translate_on
202308                  	// synopsys translate_off
202309                  	// synthesis translate_off
202310                  	always @( posedge Sys_Clk )
202311     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202312     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202313     <font color = "grey">unreachable  </font>				dontStop = 0;
202314     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202315     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202316     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
202317     <font color = "grey">unreachable  </font>					$stop;
202318                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202319                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_233876_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2678.html#inst_tag_233876" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>30</td><td>29</td><td>96.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       201897
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202005
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202010
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202018
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202023
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202030
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202036
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202058
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202072
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202077
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202095
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202104
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202133
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_233876_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2678.html#inst_tag_233876" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">29</td>
<td class="rt">55.77 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">444</td>
<td class="rt">85.06 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">223</td>
<td class="rt">85.44 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">221</td>
<td class="rt">84.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">29</td>
<td class="rt">55.77 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">444</td>
<td class="rt">85.06 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">223</td>
<td class="rt">85.44 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">221</td>
<td class="rt">84.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_233876_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2678.html#inst_tag_233876" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">45</td>
<td class="rt">88.24 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">201897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202005</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202010</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202018</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202023</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202030</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202072</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">202077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202095</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202104</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202133</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202050</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">202081</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">202111</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">202119</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202154</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
201897     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202005     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202010     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202018     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202023     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202030     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202036     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202058     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202072     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202077     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "red">-1-</font>  
           	                       <font color = "red">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202095     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202104     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202108     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "green">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "green">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202133     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202050     		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
202051     			3'b001  : Len1 = u_bdd7 ;
           <font color = "green">			==></font>
202052     			3'b010  : Len1 = u_c0fa ;
           <font color = "green">			==></font>
202053     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
202054     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202061     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
202062     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
202063     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202081     		case ( uu_1ae4_caseSel )
           		<font color = "red">-1-</font>               
202082     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202083     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202084     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "red">			==></font>
202085     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202098     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
202099     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
202100     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202111     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
202112     			2'b01   : u_1057 = 3'b010 ;
           <font color = "red">			==></font>
202113     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
202114     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202119     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
202120     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "red">			==></font>
202121     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
202122     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202154     			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
202155     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "green">				==></font>
202156     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "green">				==></font>
202157     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
202158     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_233877'>
<a name="inst_tag_233877_Line"></a>
<b>Line Coverage for Instance : <a href="mod2678.html#inst_tag_233877" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>29</td><td>27</td><td>93.10</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202050</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202061</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202081</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>202111</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>202119</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>202154</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202164</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202178</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202192</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202209</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202226</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202240</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202255</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202269</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202283</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202297</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>202311</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
202049                  	always @( uLen1_caseSel or u_92d8 or u_bdd7 or u_c0fa ) begin
202050     1/1          		case ( uLen1_caseSel )
202051     1/1          			3'b001  : Len1 = u_bdd7 ;
202052     1/1          			3'b010  : Len1 = u_c0fa ;
202053     1/1          			3'b100  : Len1 = u_92d8 ;
202054     1/1          			default : Len1 = 6'b0 ;
202055                  		endcase
202056                  	end
202057                  	assign AxiW_Strb = u_bbd0_4;
202058                  	assign Gen_Req_Be = Preamble ? PreBe : Be;
202059                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AxiW_Strb ) , .O( Be ) );
202060                  	assign uPreLen1_caseSel = { PreStrm } ;
202061     1/1          	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
202062     1/1          			1'b1    : PreLen1 = 2'b11 ;
202063     1/1          			default : PreLen1 = 2'b0 ;
202064                  		endcase
202065                  	end
202066                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t4 udl( .I( PreLen1 ) , .O( u_411b ) );
202067                  	rsnoc_z_T_C_S_C_L_R_R_4 ur487( .I( u_411b ) , .O( PreBe ) );
202068                  	assign AxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202069                  	assign AxiABurstIs_Incr = AxiA_Burst == 2'b01;
202070                  	assign AxiAr_Lock = u_6819_5;
202071                  	assign AxiAw_Lock = u_6320_5;
202072                  	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
202073                  	assign AxiAP_Lock = AxiAA_Lock;
202074                  	assign AxiA_Lock = AxiAP_Lock;
202075                  	assign AxiALockIs_Excl = AxiA_Lock == 1'b1;
202076                  	assign u_e20d = AxiALockIs_Excl;
202077                  	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
202078                  	assign Gen_Req_BurstType = u_1ae4;
202079                  	assign uu_1ae4_caseSel = { AxiABurstIs_Wrap , AxiABurstIs_Incr , AxiABurstIs_Fixed } ;
202080                  	always @( u_48d8 or uu_1ae4_caseSel ) begin
202081     1/1          		case ( uu_1ae4_caseSel )
202082     1/1          			3'b001  : u_1ae4 = 1'b0 ;
202083     1/1          			3'b010  : u_1ae4 = 1'b0 ;
202084     1/1          			3'b100  : u_1ae4 = u_48d8 ;
202085     1/1          			default : u_1ae4 = 1'b0 ;
202086                  		endcase
202087                  	end
202088                  	assign AxiW_Data = u_bbd0_0;
202089                  	assign AxiW_DataEcc = AxiW_Data;
202090                  	assign upreStrm_AddrLsb = AxiAddr [6:0];
202091                  	assign upreStrm_StrmWidth = { 1'b0 , AxiA_Size };
202092                  	assign upreStrm_Len1W = { 4'b0 , AxiA_Len };
202093                  	assign u_2393 = { { 4'b1101 , 9'b0 , upreStrm_AddrLsb , upreStrm_StrmWidth , upreStrm_Len1W } };
202094                  	assign PreDataWd = PreData;
202095                  	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
202096                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AxiW_DataEcc ) , .O( Data ) );
202097                  	assign uPreData_caseSel = { PreStrm } ;
202098     1/1          	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
202099     1/1          			1'b1    : PreData = u_2393 ;
202100     1/1          			default : PreData = 32'b0 ;
202101                  		endcase
202102                  	end
202103                  	assign StartOffset = AxiAddr [1:0] &amp; u_f88;
202104                  	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
202105                  	rsnoc_z_T_C_S_C_L_R_D_L_F2t2 udl_0( .I( AxiA_Size [1:0] ) , .O( u_f88 ) );
202106                  	assign Gen_Req_Lock = Preamble;
202107                  	assign AxiALockIs_Normal = AxiA_Lock == 1'b0;
202108                  	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
202109                  	assign uu_1057_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202110                  	always @( uu_1057_caseSel ) begin
202111     1/1          		case ( uu_1057_caseSel )
202112     1/1          			2'b01   : u_1057 = 3'b010 ;
202113     1/1          			2'b10   : u_1057 = 3'b000 ;
202114     <font color = "red">0/1     ==>  			default : u_1057 = 3'b000 ;</font>
202115                  		endcase
202116                  	end
202117                  	assign uu_ce54_caseSel = { AxiALockIs_Normal , AxiALockIs_Excl } ;
202118                  	always @( uu_ce54_caseSel ) begin
202119     1/1          		case ( uu_ce54_caseSel )
202120     1/1          			2'b01   : u_ce54 = 3'b101 ;
202121     1/1          			2'b10   : u_ce54 = 3'b100 ;
202122     <font color = "red">0/1     ==>  			default : u_ce54 = 3'b000 ;</font>
202123                  		endcase
202124                  	end
202125                  	assign AxiA_Id = AxiAP_Id;
202126                  	assign u_28e4 = AxiA_Id;
202127                  	assign SeqIdComp = u_28e4;
202128                  	assign Gen_Req_SeqId = SeqIdComp;
202129                  	assign Gen_Req_SeqUnOrdered = 1'b0;
202130                  	assign Gen_Req_SeqUnique = 1'b0;
202131                  	assign AxiAr_Prot = u_6819_6;
202132                  	assign AxiAw_Prot = u_6320_6;
202133                  	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
202134                  	assign AxiAP_Prot = AxiAA_Prot;
202135                  	assign AxiA_Prot = AxiAP_Prot;
202136                  	assign AxiA_Cache = AxiAP_Cache;
202137                  	assign u_5e00 = AxiA_Cache;
202138                  	assign Gen_Req_User =
202139                  		{ 1'b0 , AxiA_Prot [2] , AxiA_Prot [1] , AxiA_Prot [0] , u_5e00 [3] , u_5e00 [2] , u_5e00 [1] , u_5e00 [0] };
202140                  	assign Snoop = 1'b0;
202141                  	assign Sys_Pwr_Idle = ArPipePwr_Idle &amp; AwPipePwr_Idle &amp; WPipePwr_Idle;
202142                  	assign ReqPwr_WakeUp = Axi_ar_valid | Axi_aw_valid | Axi_w_valid;
202143                  	assign Sys_Pwr_WakeUp = ArPipePwr_WakeUp | AwPipePwr_WakeUp | WPipePwr_WakeUp | ReqPwr_WakeUp;
202144                  	assign u_2891 = AxiA_Size [1:0];
202145                  	assign u_f62f = AxiA_Size [1:0];
202146                  	assign u_5389 = AxiA_Size [1:0];
202147                  	assign u_9d1d = { 2'b0 , { AxiA_Len } };
202148                  	assign u_b4dd = { 1'b0 , { AxiA_Len , 1'b1 } };
202149                  	assign u_42b4 = { AxiA_Len , 2'b11 };
202150                  	assign EndAddr = ( { 1'b0 , AxiA_Addr [11:0] } + { 7'b0 , FullLen1 } ) - { 11'b0 , StartOffset };
202151                  	assign IllCrossBound = AxiA_Valid &amp; ~ ( AxiA_Len == 4'b0 ) &amp; AxiABurstIs_Incr &amp; EndAddr [12];
202152                  		assign uFullLen1_caseSel = { u_2891 == 2'b10 , u_f62f == 2'b01 , u_5389 == 2'b0 } ;
202153                  		always @( uFullLen1_caseSel or u_42b4 or u_9d1d or u_b4dd ) begin
202154     1/1          			case ( uFullLen1_caseSel )
202155     1/1          				3'b001  : FullLen1 = u_9d1d ;
202156     1/1          				3'b010  : FullLen1 = u_b4dd ;
202157     1/1          				3'b100  : FullLen1 = u_42b4 ;
202158     1/1          				default : FullLen1 = 6'b0 ;
202159                  			endcase
202160                  		end
202161                  	// synopsys translate_off
202162                  	// synthesis translate_off
202163                  	always @( posedge Sys_Clk )
202164     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202165     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllCrossBound ) !== 1'b0 ) begin
202166     <font color = "grey">unreachable  </font>				dontStop = 0;
202167     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202168     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202169     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal acces crossing the 4096B address crossboundary&quot; );
202170     <font color = "grey">unreachable  </font>					$stop;
202171                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202172                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202173                  	// synthesis translate_on
202174                  	// synopsys translate_on
202175                  	// synopsys translate_off
202176                  	// synthesis translate_off
202177                  	always @( posedge Sys_Clk )
202178     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202179     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202180     <font color = "grey">unreachable  </font>				dontStop = 0;
202181     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202182     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202183     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AR Addr, MSB bit should be 0, 1 detected&quot; );
202184     <font color = "grey">unreachable  </font>					$stop;
202185                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202186                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202187                  	// synthesis translate_on
202188                  	// synopsys translate_on
202189                  	// synopsys translate_off
202190                  	// synthesis translate_off
202191                  	always @( posedge Sys_Clk )
202192     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202193     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202194     <font color = "grey">unreachable  </font>				dontStop = 0;
202195     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202196     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202197     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Illegal AW Addr, MSB bit should be 0, 1 detected&quot; );
202198     <font color = "grey">unreachable  </font>					$stop;
202199                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202200                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202201                  	// synthesis translate_on
202202                  	// synopsys translate_on
202203                  	assign AssertAxiABurstIs_Fixed = AxiA_Burst == 2'b00;
202204                  	assign AssertAxiALockIs_Excl = AxiA_Lock == 1'b1;
202205                  	assign IllFixedExcl = AxiA_Valid &amp; AssertAxiABurstIs_Fixed &amp; AssertAxiALockIs_Excl;
202206                  	// synopsys translate_off
202207                  	// synthesis translate_off
202208                  	always @( posedge Sys_Clk )
202209     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202210     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllFixedExcl ) !== 1'b0 ) begin
202211     <font color = "grey">unreachable  </font>				dontStop = 0;
202212     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202213     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202214     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED Exclusive access are not supported&quot; );
202215     <font color = "grey">unreachable  </font>					$stop;
202216                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202217                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202218                  	// synthesis translate_on
202219                  	// synopsys translate_on
202220                  	assign AssertAxiABurstIs_Wrap = AxiA_Burst == 2'b10;
202221                  	assign BurstUnaligned = ( | ( AxiA_Addr &amp; { { 26'b0 , AxiA_Len } , 2'b11 } ) );
202222                  	assign IllWrapExcl = AxiA_Valid &amp; AssertAxiABurstIs_Wrap &amp; ( AssertAxiALockIs_Excl ) &amp; BurstUnaligned;
202223                  	// synopsys translate_off
202224                  	// synthesis translate_off
202225                  	always @( posedge Sys_Clk )
202226     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202227     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllWrapExcl ) !== 1'b0 ) begin
202228     <font color = "grey">unreachable  </font>				dontStop = 0;
202229     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202230     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202231     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP unaligned Exclusive access are not supported&quot; );
202232     <font color = "grey">unreachable  </font>					$stop;
202233                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202234                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202235                  	// synthesis translate_on
202236                  	// synopsys translate_on
202237                  	// synopsys translate_off
202238                  	// synthesis translate_off
202239                  	always @( posedge Sys_Clk )
202240     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202241     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202242     <font color = "grey">unreachable  </font>				dontStop = 0;
202243     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202244     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202245     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi burst length in bytes (##) is over max value permitted on the generic socket (3f)&quot; );
202246     <font color = "grey">unreachable  </font>					$stop;
202247                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202248                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202249                  	// synthesis translate_on
202250                  	// synopsys translate_on
202251                  	assign IllSize = AxiA_Valid &amp; ~ ( AxiA_Size &gt;= 3'b010 ) &amp; ( | AxiA_Len ) &amp; ~ FixedOnGoing;
202252                  	// synopsys translate_off
202253                  	// synthesis translate_off
202254                  	always @( posedge Sys_Clk )
202255     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202256     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
202257     <font color = "grey">unreachable  </font>				dontStop = 0;
202258     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202259     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202260     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Size (##) is too low (NIU configured with a minNarrowBurstSize of None bytes)&quot; );
202261     <font color = "grey">unreachable  </font>					$stop;
202262                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202263                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202264                  	// synthesis translate_on
202265                  	// synopsys translate_on
202266                  	// synopsys translate_off
202267                  	// synthesis translate_off
202268                  	always @( posedge Sys_Clk )
202269     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202270     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202271     <font color = "grey">unreachable  </font>				dontStop = 0;
202272     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202273     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202274     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Locked access are not supported with this Generic Socket&quot; );
202275     <font color = "grey">unreachable  </font>					$stop;
202276                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202277                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202278                  	// synthesis translate_on
202279                  	// synopsys translate_on
202280                  	// synopsys translate_off
202281                  	// synthesis translate_off
202282                  	always @( posedge Sys_Clk )
202283     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202284     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202285     <font color = "grey">unreachable  </font>				dontStop = 0;
202286     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202287     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202288     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi Exclusive access are not supported with this Generic Socket&quot; );
202289     <font color = "grey">unreachable  </font>					$stop;
202290                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202291                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202292                  	// synthesis translate_on
202293                  	// synopsys translate_on
202294                  	// synopsys translate_off
202295                  	// synthesis translate_off
202296                  	always @( posedge Sys_Clk )
202297     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202298     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202299     <font color = "grey">unreachable  </font>				dontStop = 0;
202300     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202301     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202302     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi FIXED bursts are not supported if axi.useFixed is False&quot; );
202303     <font color = "grey">unreachable  </font>					$stop;
202304                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202305                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
202306                  	// synthesis translate_on
202307                  	// synopsys translate_on
202308                  	// synopsys translate_off
202309                  	// synthesis translate_off
202310                  	always @( posedge Sys_Clk )
202311     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
202312     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
202313     <font color = "grey">unreachable  </font>				dontStop = 0;
202314     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
202315     <font color = "grey">unreachable  </font>				if (!dontStop) begin
202316     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Axi WRAP bursts are not supported with this Generic Socket&quot; );
202317     <font color = "grey">unreachable  </font>					$stop;
202318                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
202319                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_233877_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2678.html#inst_tag_233877" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>30</td><td>30</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>30</td><td>30</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       201897
 EXPRESSION (AxiASel ? AxiAw_Burst : AxiAr_Burst)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202005
 EXPRESSION (AxiASel ? AxiAw_Cache : AxiAr_Cache)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202010
 EXPRESSION (AxiASel ? AxiAw_Id : AxiAr_Id)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202018
 EXPRESSION (AxiASel ? AxiAw_Addr : AxiAr_Addr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202023
 EXPRESSION (AxiASel ? AxiAw_Size : AxiAr_Size)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202030
 EXPRESSION (FixedOnGoing ? 3'b010 : AxiA_Size)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202036
 EXPRESSION (AxiASel ? AxiAw_Len : AxiAr_Len)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202058
 EXPRESSION (Preamble ? PreBe : Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202072
 EXPRESSION (AxiASel ? AxiAw_Lock : AxiAr_Lock)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202077
 EXPRESSION (u_e20d ? 1'b0 : 1'b1)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202095
 EXPRESSION (Preamble ? PreDataWd : Data)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202104
 EXPRESSION (Preamble ? ({4'b0, PreLen1}) : ((Len1 - {4'b0, StartOffset})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 EXPRESSION (Preamble ? 3'b110 : (Wr ? u_ce54 : u_1057))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202108
 SUB-EXPRESSION (Wr ? u_ce54 : u_1057)
                 -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       202133
 EXPRESSION (AxiASel ? AxiAw_Prot : AxiAr_Prot)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_233877_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2678.html#inst_tag_233877" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">44</td>
<td class="rt">84.62 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">522</td>
<td class="rt">506</td>
<td class="rt">96.93 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">253</td>
<td class="rt">96.93 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">253</td>
<td class="rt">96.93 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">44</td>
<td class="rt">84.62 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">522</td>
<td class="rt">506</td>
<td class="rt">96.93 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">261</td>
<td class="rt">253</td>
<td class="rt">96.93 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">261</td>
<td class="rt">253</td>
<td class="rt">96.93 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>AwBuf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>AwId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_burst[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_len[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Snoop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_233877_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2678.html#inst_tag_233877" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Req</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">51</td>
<td class="rt">49</td>
<td class="rt">96.08 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">201897</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202005</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202010</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202018</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202023</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202030</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202036</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202072</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202077</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202095</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202104</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202108</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">202133</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202050</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202061</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202081</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">202111</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">202119</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">202154</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
201897     	assign AxiAA_Burst = AxiASel ? AxiAw_Burst : AxiAr_Burst;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202005     	assign AxiAA_Cache = AxiASel ? AxiAw_Cache : AxiAr_Cache;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202010     	assign AxiAA_Id = AxiASel ? AxiAw_Id : AxiAr_Id;
           	                          <font color = "green">-1-</font>  
           	                          <font color = "green">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202018     	assign AxiAA_Addr = AxiASel ? AxiAw_Addr : AxiAr_Addr;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202023     	assign AxiAA_Size = AxiASel ? AxiAw_Size : AxiAr_Size;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202030     	assign SizeLcl = FixedOnGoing ? 3'b010 : AxiA_Size;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202036     	assign AxiAA_Len = AxiASel ? AxiAw_Len : AxiAr_Len;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202058     	assign Gen_Req_Be = Preamble ? PreBe : Be;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202072     	assign AxiAA_Lock = AxiASel ? AxiAw_Lock : AxiAr_Lock;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202077     	assign u_48d8 = u_e20d ? 1'b0 : 1'b1;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202095     	assign Gen_Req_Data = Preamble ? PreDataWd : Data;
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202104     	assign Gen_Req_Len1 = Preamble ? { 4'b0 , PreLen1 } : Len1 - { 4'b0 , StartOffset };
           	                               <font color = "green">-1-</font>  
           	                               <font color = "green">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202108     	assign Gen_Req_Opc = Preamble ? 3'b110 : ( Wr ? u_ce54 : u_1057 );
           	                              <font color = "green">-1-</font>             <font color = "green">-2-</font>   
           	                              <font color = "green">==></font>             <font color = "green">==></font>   
           	                                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202133     	assign AxiAA_Prot = AxiASel ? AxiAw_Prot : AxiAr_Prot;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202050     		case ( uLen1_caseSel )
           		<font color = "green">-1-</font>             
202051     			3'b001  : Len1 = u_bdd7 ;
           <font color = "green">			==></font>
202052     			3'b010  : Len1 = u_c0fa ;
           <font color = "green">			==></font>
202053     			3'b100  : Len1 = u_92d8 ;
           <font color = "green">			==></font>
202054     			default : Len1 = 6'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202061     	always @( uPreLen1_caseSel ) begin		case ( uPreLen1_caseSel )
           	                   <font color = "green">-1-</font>               		                
202062     			1'b1    : PreLen1 = 2'b11 ;
           <font color = "green">			==></font>
202063     			default : PreLen1 = 2'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202081     		case ( uu_1ae4_caseSel )
           		<font color = "green">-1-</font>               
202082     			3'b001  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202083     			3'b010  : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
202084     			3'b100  : u_1ae4 = u_48d8 ;
           <font color = "green">			==></font>
202085     			default : u_1ae4 = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202098     	always @( uPreData_caseSel or u_2393 ) begin		case ( uPreData_caseSel )
           	                   <font color = "green">-1-</font>                         		                
202099     			1'b1    : PreData = u_2393 ;
           <font color = "green">			==></font>
202100     			default : PreData = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202111     		case ( uu_1057_caseSel )
           		<font color = "red">-1-</font>               
202112     			2'b01   : u_1057 = 3'b010 ;
           <font color = "green">			==></font>
202113     			2'b10   : u_1057 = 3'b000 ;
           <font color = "green">			==></font>
202114     			default : u_1057 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202119     		case ( uu_ce54_caseSel )
           		<font color = "red">-1-</font>               
202120     			2'b01   : u_ce54 = 3'b101 ;
           <font color = "green">			==></font>
202121     			2'b10   : u_ce54 = 3'b100 ;
           <font color = "green">			==></font>
202122     			default : u_ce54 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
202154     			case ( uFullLen1_caseSel )
           			<font color = "green">-1-</font>                 
202155     				3'b001  : FullLen1 = u_9d1d ;
           <font color = "green">				==></font>
202156     				3'b010  : FullLen1 = u_b4dd ;
           <font color = "green">				==></font>
202157     				3'b100  : FullLen1 = u_42b4 ;
           <font color = "green">				==></font>
202158     				default : FullLen1 = 6'b0 ;
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_233873">
    <li>
      <a href="#inst_tag_233873_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_233873_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_233873_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_233873_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_233874">
    <li>
      <a href="#inst_tag_233874_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_233874_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_233874_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_233874_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_233875">
    <li>
      <a href="#inst_tag_233875_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_233875_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_233875_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_233875_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_233876">
    <li>
      <a href="#inst_tag_233876_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_233876_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_233876_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_233876_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_233877">
    <li>
      <a href="#inst_tag_233877_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_233877_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_233877_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_233877_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_233878">
    <li>
      <a href="#inst_tag_233878_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_233878_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_233878_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_233878_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_R_U_01cf8df4_0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
