<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>DUT Interface Documentation</title>
    <style>
        body { font-family: Arial, sans-serif; margin: 40px; }
        .hierarchy { margin-left: 20px; }
        .signal { color: #0066cc; }
        .module { color: #cc6600; font-weight: bold; }
        table { border-collapse: collapse; width: 100%; }
        th, td { border: 1px solid #ddd; padding: 8px; text-align: left; }
        th { background-color: #f2f2f2; }
    </style>
</head>
<body>
    <h1>DUT Interface Documentation</h1>
    <p>Generated at: 2025-05-31 16:43:05</p>

    <h2>Overview</h2>
    <p>This document describes the interface of the Device Under Test (DUT)
       with 365 total objects in the hierarchy.</p>

    <h2>Hierarchy</h2>
    <table>
        <tr>
            <th>Path</th>
            <th>Type</th>
            <th>Category</th>
        </tr>
        <tr>
            <td><code>cpu_top</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.ADDR_WIDTH</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.CACHE_SIZE</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.DATA_WIDTH</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.NUM_CORES</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.NUM_INTERRUPTS</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.clk</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.core_active</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.core_clk</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.core_enable</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.core_error</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.core_halted</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.core_rst_n</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.debug_ack</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.debug_addr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.debug_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.debug_req</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.debug_wdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.debug_we</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.global_enable</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.interrupt_ack</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.interrupt_id</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.interrupts</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_araddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_arburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_arcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_arid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_arlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_arlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_arprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_arready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_arsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_arvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_awaddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_awburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_awcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_awid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_awlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_awlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_awprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_awready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_awsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_awvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_bid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_bready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_bresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_bvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_rid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_rlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_rready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_rresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_rvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_wdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_wlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_wready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_wstrb</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_dm_wvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_araddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_arburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_arcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_arid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_arlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_arlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_arprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_arready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_arsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_arvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_awaddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_awburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_awcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_awid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_awlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_awlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_awprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_awready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_awsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_awvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_bid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_bready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_bresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_bvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_rid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_rlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_rready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_rresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_rvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_wdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_wlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_wready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_wstrb</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.m_axi_if_wvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.perf_branch_mispred</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.perf_branch_taken</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.perf_cache_hits</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.perf_cache_misses</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.perf_cycle_count</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.perf_instr_count</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.rst_n</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.s_apb_paddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.s_apb_pclk</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.s_apb_penable</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.s_apb_prdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.s_apb_pready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.s_apb_presetn</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.s_apb_psel</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.s_apb_pslverr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.s_apb_pstrb</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.s_apb_pwdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.s_apb_pwrite</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.system_ready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.test_mode</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_clock_gen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_clock_gen.NUM_CORES</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_clock_gen.clk_in</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_clock_gen.core_clk</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_clock_gen.core_enable</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_clock_gen.core_rst_n</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_clock_gen.gen_core_clocks</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_clock_gen.global_enable</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_clock_gen.rst_n_in</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_clock_gen.system_ready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_clock_gen.test_mode</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.ADDR_WIDTH</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.CACHE_SIZE</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.DATA_WIDTH</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.NUM_CORES</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.clk</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_active</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_branch_mispred</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_branch_taken</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_cache_hits</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_cache_misses</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_cycle_count</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_dm_ack</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_dm_addr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_dm_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_dm_req</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_dm_wdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_dm_we</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_enable</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_error</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_halted</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_if_ack</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_if_addr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_if_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_if_req</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.core_instr_count</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.debug_ack</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.debug_addr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.debug_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.debug_req</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.debug_wdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.debug_we</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.gen_cpu_cores</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.interrupt_ack</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.interrupt_id</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.interrupts</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_araddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_arburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_arcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_arid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_arlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_arlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_arprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_arready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_arsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_arvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_awaddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_awburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_awcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_awid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_awlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_awlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_awprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_awready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_awsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_awvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_bid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_bready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_bresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_bvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_rid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_rlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_rready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_rresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_rvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_wdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_wlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_wready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_wstrb</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_dm_wvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_araddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_arburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_arcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_arid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_arlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_arlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_arprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_arready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_arsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_arvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_awaddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_awburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_awcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_awid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_awlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_awlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_awprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_awready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_awsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_awvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_bid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_bready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_bresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_bvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_rid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_rlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_rready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_rresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_rvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_wdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_wlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_wready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_wstrb</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.m_axi_if_wvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.perf_branch_mispred</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.perf_branch_taken</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.perf_cache_hits</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.perf_cache_misses</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.perf_cycle_count</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.perf_instr_count</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.rst_n</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.ADDR_WIDTH</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.DATA_WIDTH</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.NUM_CORES</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.clk</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.core_ack</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.core_addr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.core_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.core_req</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.core_wdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.core_we</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.current_core</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_araddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_arburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_arcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_arid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_arlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_arlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_arprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_arready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_arsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_arvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_awaddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_awburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_awcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_awid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_awlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_awlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_awprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_awready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_awsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_awvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_bid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_bready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_bresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_bvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_rid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_rlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_rready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_rresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_rvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_wdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_wlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_wready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_wstrb</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.m_axi_wvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.next_core</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_dm_arbiter.rst_n</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.ADDR_WIDTH</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.DATA_WIDTH</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.NUM_CORES</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.clk</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.core_ack</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.core_addr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.core_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.core_req</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.current_core</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_araddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_arburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_arcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_arid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_arlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_arlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_arprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_arready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_arsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_arvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_awaddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_awburst</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_awcache</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_awid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_awlen</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_awlock</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_awprot</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_awready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_awsize</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_awvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_bid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_bready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_bresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_bvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_rdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_rid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_rlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_rready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_rresp</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_rvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_wdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_wlast</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_wready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_wstrb</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.m_axi_wvalid</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.next_core</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_cpu_complex.u_if_arbiter.rst_n</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.ADDR_WIDTH</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.CSR_CORE_STATUS</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.CSR_PERF_BRANCH_MIS</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.CSR_PERF_BRANCH_TKN</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.CSR_PERF_CACHE_HITS</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.CSR_PERF_CACHE_MISS</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.CSR_PERF_CYCLES</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.CSR_PERF_INSTRS</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.DATA_WIDTH</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.NUM_CORES</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.clk</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.control_reg</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.core_active</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.core_error</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.core_halted</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.paddr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.penable</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.perf_branch_mispred</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.perf_branch_taken</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.perf_cache_hits</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.perf_cache_misses</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.perf_cycle_count</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.perf_instr_count</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.prdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.pready</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.psel</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.pslverr</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.pstrb</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.pwdata</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.pwrite</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
        <tr>
            <td><code>cpu_top.u_csr_block.rst_n</code></td>
            <td>SimHandleBase</td>
            <td>Signal</td>
        </tr>
    </table>
</body>
</html>