
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035134    0.028589    0.087479    0.389055 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028590    0.000343    0.389398 v _213_/A (sg13g2_nand3_1)
     2    0.009844    0.052476    0.054786    0.444184 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.052476    0.000040    0.444224 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001554    0.026773    0.055400    0.499624 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026773    0.000000    0.499625 v _300_/D (sg13g2_dfrbpq_1)
                                              0.499625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269484   clock uncertainty
                                  0.000000    0.269484   clock reconvergence pessimism
                                 -0.035968    0.233516   library hold time
                                              0.233516   data required time
---------------------------------------------------------------------------------------------
                                              0.233516   data required time
                                             -0.499625   data arrival time
---------------------------------------------------------------------------------------------
                                              0.266108   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035134    0.028589    0.087479    0.389055 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028590    0.000349    0.389404 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004416    0.048093    0.094474    0.483877 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048093    0.000021    0.483898 ^ _219_/A (sg13g2_inv_1)
     1    0.001725    0.018021    0.029378    0.513276 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018021    0.000002    0.513278 v _301_/D (sg13g2_dfrbpq_1)
                                              0.513278   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269495   clock uncertainty
                                  0.000000    0.269495   clock reconvergence pessimism
                                 -0.033194    0.236301   library hold time
                                              0.236301   data required time
---------------------------------------------------------------------------------------------
                                              0.236301   data required time
                                             -0.513278   data arrival time
---------------------------------------------------------------------------------------------
                                              0.276977   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047301    0.032426    0.087601    0.381882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032431    0.000414    0.382296 v _195_/A (sg13g2_xor2_1)
     2    0.009198    0.044054    0.084593    0.466889 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044054    0.000025    0.466914 v _196_/B (sg13g2_xor2_1)
     1    0.002606    0.026783    0.055741    0.522655 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.026783    0.000008    0.522664 v _295_/D (sg13g2_dfrbpq_1)
                                              0.522664   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269492   clock uncertainty
                                  0.000000    0.269492   clock reconvergence pessimism
                                 -0.035971    0.233521   library hold time
                                              0.233521   data required time
---------------------------------------------------------------------------------------------
                                              0.233521   data required time
                                             -0.522664   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289143   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035134    0.028589    0.087479    0.389055 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028589    0.000118    0.389173 v _202_/B (sg13g2_xor2_1)
     2    0.010475    0.047723    0.083701    0.472873 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.047723    0.000026    0.472900 v _204_/A (sg13g2_xor2_1)
     1    0.001538    0.023790    0.057450    0.530350 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023790    0.000000    0.530351 v _297_/D (sg13g2_dfrbpq_1)
                                              0.530351   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269200   clock uncertainty
                                  0.000000    0.269200   clock reconvergence pessimism
                                 -0.035090    0.234110   library hold time
                                              0.234110   data required time
---------------------------------------------------------------------------------------------
                                              0.234110   data required time
                                             -0.530351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296240   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000005    0.301575 v fanout51/A (sg13g2_buf_8)
     8    0.035134    0.028589    0.087479    0.389055 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.028590    0.000325    0.389380 v _191_/B (sg13g2_xnor2_1)
     2    0.009227    0.066876    0.080542    0.469922 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.066876    0.000015    0.469937 v _192_/B (sg13g2_xnor2_1)
     1    0.001554    0.026424    0.060214    0.530150 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026424    0.000000    0.530151 v _294_/D (sg13g2_dfrbpq_1)
                                              0.530151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269485   clock uncertainty
                                  0.000000    0.269485   clock reconvergence pessimism
                                 -0.035857    0.233627   library hold time
                                              0.233627   data required time
---------------------------------------------------------------------------------------------
                                              0.233627   data required time
                                             -0.530151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296524   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002731    0.019092    0.160341    0.279540 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019092    0.000004    0.279544 v fanout56/A (sg13g2_buf_1)
     4    0.024237    0.081136    0.109899    0.389443 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.081136    0.000103    0.389547 v _210_/B (sg13g2_xnor2_1)
     1    0.005860    0.049987    0.084959    0.474506 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.049987    0.000015    0.474521 v _211_/B (sg13g2_xnor2_1)
     1    0.001933    0.027957    0.056254    0.530776 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027957    0.000003    0.530779 v _299_/D (sg13g2_dfrbpq_1)
                                              0.530779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269198   clock uncertainty
                                  0.000000    0.269198   clock reconvergence pessimism
                                 -0.036410    0.232788   library hold time
                                              0.232788   data required time
---------------------------------------------------------------------------------------------
                                              0.232788   data required time
                                             -0.530779   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297991   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009285    0.037189    0.176523    0.296007 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.037189    0.000047    0.296053 v output2/A (sg13g2_buf_2)
     1    0.080875    0.131249    0.169688    0.465741 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.131249    0.000263    0.466004 v sign (out)
                                              0.466004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.466004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316004   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000006    0.301576 v fanout52/A (sg13g2_buf_2)
     5    0.027043    0.053492    0.108317    0.409893 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.053492    0.000130    0.410023 v _199_/B (sg13g2_xnor2_1)
     2    0.008820    0.066021    0.088218    0.498240 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066021    0.000006    0.498246 v _200_/B (sg13g2_xor2_1)
     1    0.002025    0.024894    0.061602    0.559847 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024894    0.000004    0.559851 v _296_/D (sg13g2_dfrbpq_1)
                                              0.559851   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000036    0.119223 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269223   clock uncertainty
                                  0.000000    0.269223   clock reconvergence pessimism
                                 -0.035439    0.233783   library hold time
                                              0.233783   data required time
---------------------------------------------------------------------------------------------
                                              0.233783   data required time
                                             -0.559851   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326068   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000030    0.119495 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011544    0.044732    0.182075    0.301570 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044732    0.000006    0.301576 v fanout52/A (sg13g2_buf_2)
     5    0.027043    0.053492    0.108317    0.409893 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.053492    0.000169    0.410062 v _206_/B (sg13g2_xnor2_1)
     2    0.011542    0.080739    0.100383    0.510445 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.080739    0.000022    0.510467 v _208_/A (sg13g2_xor2_1)
     1    0.002240    0.025755    0.073007    0.583474 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025755    0.000005    0.583479 v _298_/D (sg13g2_dfrbpq_1)
                                              0.583479   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269202   clock uncertainty
                                  0.000000    0.269202   clock reconvergence pessimism
                                 -0.035712    0.233490   library hold time
                                              0.233490   data required time
---------------------------------------------------------------------------------------------
                                              0.233490   data required time
                                             -0.583479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349990   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119484 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009439    0.047910    0.182856    0.302341 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.047910    0.000042    0.302383 ^ _127_/A (sg13g2_inv_1)
     1    0.006035    0.029363    0.041238    0.343621 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029363    0.000053    0.343674 v output3/A (sg13g2_buf_2)
     1    0.081640    0.132434    0.166598    0.510272 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.132434    0.000482    0.510754 v signB (out)
                                              0.510754   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.510754   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360754   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163093    0.282294 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282298 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393766 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000261    0.394027 ^ _275_/A (sg13g2_nor2_1)
     1    0.004962    0.028505    0.063234    0.457261 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028505    0.000032    0.457293 v output30/A (sg13g2_buf_2)
     1    0.082865    0.134367    0.167300    0.624593 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.134371    0.000824    0.625417 v sine_out[3] (out)
                                              0.625417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.625417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.475417   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000016    0.119202 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002703    0.023695    0.163093    0.282294 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023695    0.000004    0.282298 ^ fanout61/A (sg13g2_buf_1)
     5    0.021390    0.094264    0.111468    0.393766 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094264    0.000334    0.394100 ^ _212_/A (sg13g2_nor2_1)
     2    0.008757    0.039214    0.075285    0.469384 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.039214    0.000022    0.469406 v output26/A (sg13g2_buf_2)
     1    0.083559    0.135504    0.173084    0.642491 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.135510    0.001044    0.643534 v sine_out[2] (out)
                                              0.643534   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.643534   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493534   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000291    0.383144 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007262    0.042159    0.074909    0.458053 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042159    0.000007    0.458059 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003464    0.033881    0.057110    0.515169 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.033881    0.000010    0.515179 v output23/A (sg13g2_buf_2)
     1    0.083117    0.134788    0.170113    0.685292 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.134792    0.000911    0.686203 v sine_out[27] (out)
                                              0.686203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536203   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000134    0.456534 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003357    0.030462    0.068108    0.524642 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.030462    0.000009    0.524650 v output12/A (sg13g2_buf_2)
     1    0.081778    0.132653    0.167264    0.691915 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.132654    0.000507    0.692422 v sine_out[17] (out)
                                              0.692422   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692422   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542422   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000291    0.383144 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007262    0.042159    0.074909    0.458053 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042159    0.000009    0.458061 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004411    0.029746    0.067205    0.525267 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.029746    0.000024    0.525290 v output13/A (sg13g2_buf_2)
     1    0.081821    0.132719    0.166957    0.692247 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.132720    0.000521    0.692768 v sine_out[18] (out)
                                              0.692768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692768   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542768   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000126    0.456526 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.004034    0.042363    0.063010    0.519537 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.042363    0.000017    0.519554 v output29/A (sg13g2_buf_2)
     1    0.084091    0.136355    0.175084    0.694638 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.136364    0.001204    0.695841 v sine_out[32] (out)
                                              0.695841   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695841   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545841   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037280    0.000431    0.389552 ^ fanout69/A (sg13g2_buf_8)
     8    0.029050    0.027961    0.075911    0.465463 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.027961    0.000136    0.465600 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.002873    0.038279    0.057596    0.523196 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.038279    0.000003    0.523199 v output28/A (sg13g2_buf_2)
     1    0.083693    0.135715    0.172746    0.695945 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.135722    0.001094    0.697039 v sine_out[31] (out)
                                              0.697039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547039   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000281    0.383134 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003456    0.020632    0.054000    0.437134 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020632    0.000007    0.437140 v _179_/B (sg13g2_nand2_1)
     2    0.007754    0.043278    0.046506    0.483646 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043278    0.000021    0.483667 ^ _281_/B (sg13g2_nor2_1)
     1    0.006849    0.031953    0.044209    0.527875 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.031953    0.000076    0.527951 v output35/A (sg13g2_buf_2)
     1    0.082329    0.133535    0.168472    0.696423 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.133537    0.000680    0.697103 v sine_out[8] (out)
                                              0.697103   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697103   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547103   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037279    0.000400    0.389521 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043472    0.054367    0.443888 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043472    0.000122    0.444009 v _169_/A (sg13g2_nand2_1)
     1    0.003577    0.029781    0.037586    0.481595 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.029781    0.000006    0.481601 ^ _170_/B (sg13g2_nand2_1)
     1    0.004335    0.036378    0.052710    0.534311 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.036378    0.000022    0.534333 v output20/A (sg13g2_buf_2)
     1    0.082112    0.133206    0.170417    0.704750 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.133208    0.000612    0.705362 v sine_out[24] (out)
                                              0.705362   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.705362   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555362   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029114    0.000281    0.383134 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003456    0.020632    0.054000    0.437134 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020632    0.000007    0.437140 v _179_/B (sg13g2_nand2_1)
     2    0.007754    0.043278    0.046506    0.483646 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043278    0.000003    0.483649 ^ _180_/B (sg13g2_nand2_1)
     1    0.004170    0.037024    0.056574    0.540223 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037024    0.000019    0.540243 v output24/A (sg13g2_buf_2)
     1    0.083125    0.134810    0.171644    0.711886 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.134814    0.000906    0.712792 v sine_out[28] (out)
                                              0.712792   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.712792   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562792   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047301    0.032426    0.087601    0.381882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032433    0.000456    0.382337 v _215_/C (sg13g2_nand3_1)
     2    0.006522    0.039694    0.053253    0.435591 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.039694    0.000016    0.435606 ^ _284_/B (sg13g2_and2_1)
     1    0.005947    0.036901    0.094460    0.530067 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.036901    0.000051    0.530118 ^ output7/A (sg13g2_buf_2)
     1    0.081951    0.172423    0.184111    0.714229 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.172425    0.000562    0.714791 ^ sine_out[12] (out)
                                              0.714791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.714791   data arrival time
---------------------------------------------------------------------------------------------
                                              0.564790   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000004    0.288222 ^ fanout75/A (sg13g2_buf_2)
     6    0.025238    0.060979    0.099119    0.387342 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.060979    0.000110    0.387451 ^ _153_/B (sg13g2_nor2_1)
     3    0.010869    0.045208    0.062243    0.449694 v _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.045208    0.000008    0.449702 v _159_/A1 (sg13g2_a21oi_1)
     1    0.003418    0.045166    0.070166    0.519868 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.045166    0.000005    0.519873 ^ _160_/B (sg13g2_nor2_1)
     1    0.003685    0.023626    0.036396    0.556269 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.023626    0.000012    0.556281 v output14/A (sg13g2_buf_2)
     1    0.081895    0.132816    0.164068    0.720349 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.132816    0.000544    0.720893 v sine_out[19] (out)
                                              0.720893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.720893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.570893   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004581    0.030905    0.168722    0.288218 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030905    0.000001    0.288219 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009377    0.057263    0.380583    0.668802 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057263    0.000022    0.668824 ^ fanout74/A (sg13g2_buf_8)
     8    0.040138    0.033701    0.089979    0.758803 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033701    0.000123    0.758926 ^ _128_/A (sg13g2_inv_2)
     5    0.018813    0.036273    0.043803    0.802729 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036273    0.000049    0.802778 v _293_/D (sg13g2_dfrbpq_1)
                                              0.802778   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000031    0.119496 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269496   clock uncertainty
                                  0.000000    0.269496   clock reconvergence pessimism
                                 -0.038979    0.230517   library hold time
                                              0.230517   data required time
---------------------------------------------------------------------------------------------
                                              0.230517   data required time
                                             -0.802778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572261   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403731 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513081 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032686    0.000485    0.513566 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.003630    0.038166    0.050047    0.563614 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.038166    0.000012    0.563626 v output15/A (sg13g2_buf_2)
     1    0.083918    0.136069    0.172896    0.736522 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.136077    0.001159    0.737680 v sine_out[1] (out)
                                              0.737680   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.737680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587680   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000252    0.383105 ^ fanout64/A (sg13g2_buf_8)
     7    0.034261    0.029891    0.073899    0.457003 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029893    0.000373    0.457377 ^ fanout62/A (sg13g2_buf_8)
     8    0.028335    0.027316    0.072047    0.529424 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027316    0.000028    0.529452 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002873    0.031668    0.050789    0.580241 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.031668    0.000003    0.580244 v output5/A (sg13g2_buf_2)
     1    0.082038    0.133071    0.168077    0.748321 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.133072    0.000589    0.748909 v sine_out[10] (out)
                                              0.748909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.748909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598909   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000252    0.383105 ^ fanout64/A (sg13g2_buf_8)
     7    0.034261    0.029891    0.073899    0.457003 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029893    0.000373    0.457377 ^ fanout62/A (sg13g2_buf_8)
     8    0.028335    0.027316    0.072047    0.529424 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.027316    0.000034    0.529458 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.003337    0.032331    0.052785    0.582243 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.032331    0.000008    0.582251 v output36/A (sg13g2_buf_2)
     1    0.082207    0.133340    0.168552    0.750803 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133342    0.000634    0.751437 v sine_out[9] (out)
                                              0.751437   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.751437   data arrival time
---------------------------------------------------------------------------------------------
                                              0.601437   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403737 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541550 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000125    0.541674 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003935    0.028521    0.043843    0.585517 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.028521    0.000017    0.585533 v output11/A (sg13g2_buf_2)
     1    0.081809    0.132695    0.166355    0.751888 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.132696    0.000517    0.752405 v sine_out[16] (out)
                                              0.752405   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752405   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602405   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403737 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541550 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000058    0.541607 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003978    0.028633    0.043973    0.585580 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.028633    0.000017    0.585597 v output16/A (sg13g2_buf_2)
     1    0.081908    0.132854    0.166496    0.752093 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.132854    0.000548    0.752641 v sine_out[20] (out)
                                              0.752641   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.752641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.602641   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000089    0.456489 ^ _135_/B (sg13g2_nor2_1)
     1    0.005200    0.024727    0.035157    0.491646 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.024727    0.000035    0.491681 v _174_/A (sg13g2_nand2_1)
     1    0.003231    0.024473    0.030924    0.522605 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.024473    0.000002    0.522606 ^ _175_/B (sg13g2_nand2_1)
     1    0.005584    0.042342    0.056141    0.578748 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.042342    0.000044    0.578792 v output22/A (sg13g2_buf_2)
     1    0.082554    0.133928    0.173693    0.752485 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.133930    0.000743    0.753228 v sine_out[26] (out)
                                              0.753228   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.753228   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603228   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037279    0.000400    0.389521 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043472    0.054367    0.443888 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043472    0.000133    0.444021 v _144_/A (sg13g2_nand2_1)
     2    0.009907    0.052451    0.057623    0.501644 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.052451    0.000083    0.501727 ^ _145_/B (sg13g2_nand2_1)
     1    0.007118    0.053324    0.072605    0.574332 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.053324    0.000080    0.574412 v output9/A (sg13g2_buf_2)
     1    0.081864    0.132875    0.178381    0.752793 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.132876    0.000534    0.753328 v sine_out[14] (out)
                                              0.753328   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.753328   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603328   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037279    0.000400    0.389521 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043472    0.054367    0.443888 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043472    0.000141    0.444029 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093359    0.537388 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000091    0.537479 ^ _277_/B (sg13g2_nor2_1)
     1    0.004324    0.028434    0.052386    0.589865 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.028434    0.000022    0.589887 v output32/A (sg13g2_buf_2)
     1    0.082306    0.133484    0.166758    0.756645 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.133485    0.000665    0.757310 v sine_out[5] (out)
                                              0.757310   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757310   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607310   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000129    0.403737 ^ fanout55/A (sg13g2_buf_2)
     8    0.027492    0.067075    0.137813    0.541550 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.067075    0.000148    0.541697 ^ _167_/A (sg13g2_nor2_1)
     1    0.004032    0.026209    0.050161    0.591858 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026209    0.000018    0.591876 v output19/A (sg13g2_buf_2)
     1    0.082069    0.133101    0.165468    0.757345 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.133102    0.000598    0.757943 v sine_out[23] (out)
                                              0.757943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.757943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607943   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000086    0.456486 ^ _183_/A (sg13g2_and2_1)
     2    0.007138    0.041207    0.089546    0.546032 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041207    0.000019    0.546051 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.004045    0.029770    0.061323    0.607373 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.029770    0.000017    0.607391 v output27/A (sg13g2_buf_2)
     1    0.083528    0.135420    0.168505    0.775895 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.135426    0.001023    0.776919 v sine_out[30] (out)
                                              0.776919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.776919   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626919   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000086    0.456486 ^ _183_/A (sg13g2_and2_1)
     2    0.007138    0.041207    0.089546    0.546032 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041207    0.000011    0.546043 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003747    0.029008    0.063963    0.610006 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.029008    0.000013    0.610019 v output25/A (sg13g2_buf_2)
     1    0.083354    0.135142    0.167983    0.778002 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.135147    0.000968    0.778970 v sine_out[29] (out)
                                              0.778970   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.778970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628970   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002731    0.019092    0.160341    0.279540 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019092    0.000004    0.279544 v fanout56/A (sg13g2_buf_1)
     4    0.024237    0.081136    0.109899    0.389443 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.081136    0.000121    0.389564 v _239_/A (sg13g2_and3_1)
     1    0.005133    0.027454    0.098894    0.488458 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.027454    0.000032    0.488490 v _256_/A2 (sg13g2_a22oi_1)
     1    0.005414    0.069218    0.090647    0.579136 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.069218    0.000041    0.579177 ^ output4/A (sg13g2_buf_2)
     1    0.084316    0.177234    0.202879    0.782056 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.177247    0.001258    0.783314 ^ sine_out[0] (out)
                                              0.783314   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783314   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633314   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037279    0.000400    0.389521 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043472    0.054367    0.443888 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043472    0.000141    0.444029 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093359    0.537388 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000041    0.537430 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.003213    0.026822    0.080130    0.617560 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.026822    0.000007    0.617567 v output18/A (sg13g2_buf_2)
     1    0.081994    0.132985    0.165698    0.783266 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.132985    0.000575    0.783841 v sine_out[22] (out)
                                              0.783841   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783841   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633841   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181168    0.300660 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.047297    0.000005    0.300665 ^ fanout70/A (sg13g2_buf_8)
     8    0.048961    0.037274    0.088456    0.389121 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037279    0.000400    0.389521 ^ _140_/B (sg13g2_nor2_2)
     5    0.021619    0.043472    0.054367    0.443888 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.043472    0.000141    0.444029 v _152_/B (sg13g2_nor2_2)
     4    0.018229    0.089815    0.093359    0.537388 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.089815    0.000050    0.537439 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003198    0.032591    0.080060    0.617498 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.032591    0.000007    0.617505 v output6/A (sg13g2_buf_2)
     1    0.081994    0.133006    0.168484    0.785989 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.133006    0.000575    0.786564 v sine_out[11] (out)
                                              0.786564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.786564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636564   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000214    0.383067 ^ fanout65/A (sg13g2_buf_8)
     8    0.032641    0.029192    0.073333    0.456400 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.029192    0.000105    0.456505 ^ _150_/B (sg13g2_and2_1)
     3    0.009871    0.053140    0.102370    0.558875 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.053140    0.000005    0.558880 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.004195    0.029340    0.066719    0.625599 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.029340    0.000020    0.625619 v output17/A (sg13g2_buf_2)
     1    0.081951    0.132925    0.166876    0.792495 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.132925    0.000562    0.793057 v sine_out[21] (out)
                                              0.793057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.793057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643057   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000036    0.119223 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.012285    0.045980    0.183715    0.302938 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.045980    0.000029    0.302967 v fanout67/A (sg13g2_buf_8)
     8    0.034997    0.028584    0.088035    0.391003 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028585    0.000246    0.391249 v _125_/A (sg13g2_inv_2)
     3    0.015679    0.039391    0.042265    0.433515 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.039391    0.000033    0.433548 ^ fanout50/A (sg13g2_buf_8)
     8    0.033719    0.030111    0.078738    0.512286 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.030111    0.000176    0.512462 ^ _185_/A (sg13g2_nor2_2)
     5    0.019172    0.040824    0.051290    0.563752 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.040824    0.000036    0.563787 v _278_/B (sg13g2_nor2_1)
     1    0.003476    0.051548    0.056993    0.620780 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.051548    0.000010    0.620790 ^ output33/A (sg13g2_buf_2)
     1    0.082415    0.173338    0.191887    0.812677 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.173342    0.000708    0.813384 ^ sine_out[6] (out)
                                              0.813384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.813384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.663384   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403731 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513081 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032686    0.000540    0.513621 ^ _130_/B (sg13g2_nor2_1)
     2    0.009946    0.039119    0.048230    0.561850 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039119    0.000048    0.561899 v _136_/B (sg13g2_nand2b_2)
     4    0.015844    0.043649    0.048627    0.610526 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043649    0.000016    0.610542 ^ _276_/A (sg13g2_nor2_1)
     1    0.002995    0.025306    0.038757    0.649300 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.025306    0.000004    0.649304 v output31/A (sg13g2_buf_2)
     1    0.082349    0.133541    0.165285    0.814590 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.133543    0.000679    0.815268 v sine_out[4] (out)
                                              0.815268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.815268   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665268   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403731 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513081 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032686    0.000540    0.513621 ^ _130_/B (sg13g2_nor2_1)
     2    0.009946    0.039119    0.048230    0.561850 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.039119    0.000048    0.561899 v _136_/B (sg13g2_nand2b_2)
     4    0.015844    0.043649    0.048627    0.610526 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043649    0.000025    0.610551 ^ _279_/A (sg13g2_nor2_1)
     1    0.005024    0.030285    0.044005    0.654556 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.030285    0.000033    0.654589 v output34/A (sg13g2_buf_2)
     1    0.082372    0.133598    0.167705    0.822294 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.133599    0.000694    0.822987 v sine_out[7] (out)
                                              0.822987   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.822987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.672987   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000013    0.119200 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009123    0.048335    0.181801    0.301001 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.048335    0.000013    0.301014 ^ fanout66/A (sg13g2_buf_8)
     5    0.030574    0.029113    0.081839    0.382853 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.029113    0.000252    0.383105 ^ fanout64/A (sg13g2_buf_8)
     7    0.034261    0.029891    0.073899    0.457003 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.029892    0.000095    0.457099 ^ fanout63/A (sg13g2_buf_1)
     5    0.021913    0.096352    0.115823    0.572922 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.096352    0.000107    0.573029 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003767    0.033402    0.081832    0.654861 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.033402    0.000014    0.654875 v output8/A (sg13g2_buf_2)
     1    0.081908    0.132871    0.168799    0.823674 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.132872    0.000548    0.824222 v sine_out[13] (out)
                                              0.824222   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.824222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.674222   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000027    0.119492 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036198    0.174784    0.294276 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.036198    0.000005    0.294281 v fanout70/A (sg13g2_buf_8)
     8    0.047301    0.032426    0.087601    0.381882 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.032431    0.000415    0.382297 v fanout69/A (sg13g2_buf_8)
     8    0.027973    0.025845    0.079130    0.461426 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.025845    0.000107    0.461533 v _146_/B1 (sg13g2_o21ai_1)
     4    0.016043    0.087297    0.081774    0.543308 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.087297    0.000016    0.543324 ^ _171_/A (sg13g2_nand2_1)
     1    0.004125    0.040397    0.065614    0.608938 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.040397    0.000017    0.608955 v _172_/B (sg13g2_nand2_1)
     1    0.004277    0.033753    0.043714    0.652669 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.033753    0.000021    0.652690 ^ output21/A (sg13g2_buf_2)
     1    0.082372    0.173286    0.183055    0.835744 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.173290    0.000694    0.836438 ^ sine_out[25] (out)
                                              0.836438   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.836438   data arrival time
---------------------------------------------------------------------------------------------
                                              0.686438   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000054    0.054805 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018028    0.022376    0.064382    0.119186 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022376    0.000012    0.119198 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002789    0.024027    0.163345    0.282543 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024027    0.000005    0.282548 ^ fanout56/A (sg13g2_buf_1)
     4    0.024639    0.106413    0.121060    0.403608 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.106413    0.000123    0.403731 ^ fanout53/A (sg13g2_buf_8)
     8    0.032842    0.032679    0.109350    0.513081 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.032685    0.000455    0.513536 ^ _143_/A (sg13g2_nor2_1)
     2    0.006563    0.032374    0.043594    0.557131 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032374    0.000002    0.557133 v _147_/A (sg13g2_nand2_1)
     2    0.010650    0.053378    0.055643    0.612777 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.053379    0.000123    0.612899 ^ _149_/B (sg13g2_nand2_1)
     1    0.007039    0.052996    0.072590    0.685489 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.052996    0.000078    0.685567 v output10/A (sg13g2_buf_2)
     1    0.081821    0.132805    0.178184    0.863751 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.132805    0.000521    0.864272 v sine_out[15] (out)
                                              0.864272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.864272   data arrival time
---------------------------------------------------------------------------------------------
                                              0.714272   slack (MET)



