<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SyterKit: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="SyterKit LOGO_SMALL.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SyterKit
   &#160;<span id="projectnumber">0.2.5.2</span>
   </div>
   <div id="projectbrief">SyterKit is a bare-metal framework designed for Allwinner platform</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_t"></a>- t -</h3><ul>
<li>TBL_CT437
: <a class="el" href="db/d89/ff_8c.html#a2079f038e00e8b606f9393c90d504741">ff.c</a>
</li>
<li>TBL_CT720
: <a class="el" href="db/d89/ff_8c.html#a3e366ee91d633beb55efd063e6b418f5">ff.c</a>
</li>
<li>TBL_CT737
: <a class="el" href="db/d89/ff_8c.html#a3a91f6a3f799a268afbe851044c0b383">ff.c</a>
</li>
<li>TBL_CT771
: <a class="el" href="db/d89/ff_8c.html#a12704299ef30f60f1185542bfa97ca91">ff.c</a>
</li>
<li>TBL_CT775
: <a class="el" href="db/d89/ff_8c.html#a7cc0395eded166e3d8348ab67ec139c4">ff.c</a>
</li>
<li>TBL_CT850
: <a class="el" href="db/d89/ff_8c.html#abb70cf43279200ee2b62d3fd27e6afb8">ff.c</a>
</li>
<li>TBL_CT852
: <a class="el" href="db/d89/ff_8c.html#adc1a9e1b27f3771422ac64db338dd8d2">ff.c</a>
</li>
<li>TBL_CT855
: <a class="el" href="db/d89/ff_8c.html#a17a8a35ea37f5599dbb79713985a343f">ff.c</a>
</li>
<li>TBL_CT857
: <a class="el" href="db/d89/ff_8c.html#ac6b3e7939a5a3d45ac6f1d7d15f24822">ff.c</a>
</li>
<li>TBL_CT860
: <a class="el" href="db/d89/ff_8c.html#aea035c03068190b9bf80e824b2cfda93">ff.c</a>
</li>
<li>TBL_CT861
: <a class="el" href="db/d89/ff_8c.html#afdbdf45ddc573889990eb30bf70a59b6">ff.c</a>
</li>
<li>TBL_CT862
: <a class="el" href="db/d89/ff_8c.html#a7e2ecbf1aa017e0fbcc0233469ad1c86">ff.c</a>
</li>
<li>TBL_CT863
: <a class="el" href="db/d89/ff_8c.html#ae7986d8f1be641fa513a553ca6ca9d83">ff.c</a>
</li>
<li>TBL_CT864
: <a class="el" href="db/d89/ff_8c.html#a5b7151d4a75d72a82f254ab56adceac5">ff.c</a>
</li>
<li>TBL_CT865
: <a class="el" href="db/d89/ff_8c.html#a90580e1098c6ec520b05ae406bbfe7cf">ff.c</a>
</li>
<li>TBL_CT866
: <a class="el" href="db/d89/ff_8c.html#a613653d9cce7972729bf5f1a39c7db3c">ff.c</a>
</li>
<li>TBL_CT869
: <a class="el" href="db/d89/ff_8c.html#aa0c4b6d1b444aa99c051639e397ce2b9">ff.c</a>
</li>
<li>TBL_DC932
: <a class="el" href="db/d89/ff_8c.html#aaf2f449c3ebf5ca12827b9eeb5134290">ff.c</a>
</li>
<li>TBL_DC936
: <a class="el" href="db/d89/ff_8c.html#a1e9d0d464e35a432767eaf26e3d0d0f6">ff.c</a>
</li>
<li>TBL_DC949
: <a class="el" href="db/d89/ff_8c.html#ac48368e0a312bdeaabb949f132758ed0">ff.c</a>
</li>
<li>TBL_DC950
: <a class="el" href="db/d89/ff_8c.html#aebba82563d7b04297527becfbae117df">ff.c</a>
</li>
<li>TCONLCD_BGR_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac099516aad1bef30e7fa6d96df665393">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a4158ce81846b1109d3d310c29de68343">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#afbf0fd1217661626d3c08c3ede59bc94">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a01d1f9eb1e8f8f709639d4459fcb638f">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD0_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#a291146dc28226e899cfdcd6851df684f">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD0_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a03a2f4897a6460557abea01bb4457674">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD0_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a54389f6030535fcd018251bd374b843a">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD0_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a33e63a1e7dda4a0b94f2d49bcfa9ae46">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD0_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a81ffeff638355969ea00ad17e47c3aac">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a468b94645551b0ef9e70ee0dc71176fa">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a3b96b2bd63049bc956029a457ec1466b">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2c46710ae39da002fc9d5ae8ef828f8b">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD1_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#a285e95d171606e1bacc754ee8b52621f">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD1_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a674260784f8e4aed37e24fd74080518f">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD1_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#af76b04a1ef17524397e92f72d5b5e124">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD1_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a1272243cb96da3afffbe6a9b12ee299a">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO0_TCONLCD1_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#ab1010537f4c678f73be4f8b53fc3694b">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac40775760e056653c0ec889ed16f2645">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a95cdcf852d81bee47e57ed87e9b0065c">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#afb5fc9868198281e574cf02ed77018da">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO1_TCONLCD0_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#a46cddc2c67dc1b5b313e411d07c42c2c">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO1_TCONLCD0_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#ad34580534ceef199713c359c4321fdb8">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO1_TCONLCD0_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a0a116cd9bf63176f4d54e7b1d3feff2c">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO1_TCONLCD0_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a00f21cc0e7794bdd1be012abb5571c27">reg-cpu.h</a>
</li>
<li>TCONLCD_BGR_REG_VO1_TCONLCD0_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#ad74014ee55f6dd9f875b741c99ac533d">reg-cpu.h</a>
</li>
<li>TCONTV_BGR_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#a3b8de7e29bc9876aa08ac21b3d1f9901">reg-cpu.h</a>
</li>
<li>TCONTV_BGR_REG_TCONTV_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#ada05bb0bd728aec2ddfe45b8f3a50aa2">reg-cpu.h</a>
</li>
<li>TCONTV_BGR_REG_TCONTV_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a24c9e82c6abaf59ba1e1b308fdd380c9">reg-cpu.h</a>
</li>
<li>TCONTV_BGR_REG_TCONTV_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a3ec7bb2900ba783ed1c03f9b668b6647">reg-cpu.h</a>
</li>
<li>TCONTV_BGR_REG_TCONTV_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#ada74083eed7db735f9148e0c3c6e0310">reg-cpu.h</a>
</li>
<li>TCONTV_BGR_REG_TCONTV_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#af35988038634ceceb0d3f9c0cbcd0b73">reg-cpu.h</a>
</li>
<li>TCONTV_BGR_REG_TCONTV_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#af4373cc6f8d8083df52c1e0eb4749ecc">reg-cpu.h</a>
</li>
<li>TCONTV_BGR_REG_TCONTV_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a4eacdc4554e3ae199a5229188e6221c5">reg-cpu.h</a>
</li>
<li>TCONTV_BGR_REG_TCONTV_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a0746f88ac3a96999be3b6fbb6b7beff2">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#aaff4d4627f973958ccecb9b6eefe551e">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_CLK_SRC_SEL_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a77a382d0c18d0e8a86001a16e7001ffc">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_CLK_SRC_SEL_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a89345230ea6a64a5ba1918d56c1ae17d">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_CLK_SRC_SEL_PERI0PLL2X
: <a class="el" href="d4/de7/reg-cpu_8h.html#a18ca9781cf4ae574d1ec60d9a18d6e1a">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO0PLL4X
: <a class="el" href="d4/de7/reg-cpu_8h.html#a49c100a5e88f866877f8877ece7df1e6">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO1PLL4X
: <a class="el" href="d4/de7/reg-cpu_8h.html#abc64f56c2cea22a5f9549da8a4b6b596">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO2PLL4X
: <a class="el" href="d4/de7/reg-cpu_8h.html#a39effa338725c6f3f26f5ee8d439677c">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_CLK_SRC_SEL_VIDEO3PLL4X
: <a class="el" href="d4/de7/reg-cpu_8h.html#ab9a394386e5352ba051245a0baa37385">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_FACTOR_M_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a76d331294a2c8effc24ceebe5070829e">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_FACTOR_M_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a5c72d463dd92a1e45cb8f56d87a6c2ea">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_TCONTV_CLK_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a6c24daa6145c74986b6f542cba066ce1">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_TCONTV_CLK_GATING_CLOCK_IS_OFF
: <a class="el" href="d4/de7/reg-cpu_8h.html#a29b85d92096bbe976e0ba055d5209d68">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_TCONTV_CLK_GATING_CLOCK_IS_ON
: <a class="el" href="d4/de7/reg-cpu_8h.html#ad833a64b6275b358199bc0409c452983">reg-cpu.h</a>
</li>
<li>TCONTV_CLK_REG_TCONTV_CLK_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#acfc0f28a65902aab2881887f0372ac26">reg-cpu.h</a>
</li>
<li>TERMESC_BACK_BLACK
: <a class="el" href="d8/d59/cli__termesc_8h.html#ad548832bac310bbb4701121f43a67974">cli_termesc.h</a>
</li>
<li>TERMESC_BACK_BLUE
: <a class="el" href="d8/d59/cli__termesc_8h.html#a1f3dddede64eede0883f9158080bf696">cli_termesc.h</a>
</li>
<li>TERMESC_BACK_CYAN
: <a class="el" href="d8/d59/cli__termesc_8h.html#aac891c2efd452bba0b56352cc355b08e">cli_termesc.h</a>
</li>
<li>TERMESC_BACK_GREEN
: <a class="el" href="d8/d59/cli__termesc_8h.html#a5266749630465dd52a26f9bd48b341df">cli_termesc.h</a>
</li>
<li>TERMESC_BACK_MAGENTA
: <a class="el" href="d8/d59/cli__termesc_8h.html#aaceafde17ccd0feb30cd57c447de6de1">cli_termesc.h</a>
</li>
<li>TERMESC_BACK_RED
: <a class="el" href="d8/d59/cli__termesc_8h.html#a6223db4812b26a761705d3015655488a">cli_termesc.h</a>
</li>
<li>TERMESC_BACK_WHITE
: <a class="el" href="d8/d59/cli__termesc_8h.html#a6aa899b2b690662e60a70d85216bff81">cli_termesc.h</a>
</li>
<li>TERMESC_BACK_YELLOW
: <a class="el" href="d8/d59/cli__termesc_8h.html#a743f3ce8c7d90356fe4481cdc5b95b85">cli_termesc.h</a>
</li>
<li>TERMESC_CLEAR
: <a class="el" href="d8/d59/cli__termesc_8h.html#a63fc24d2cbeb35e14b723ce15afddc72">cli_termesc.h</a>
</li>
<li>TERMESC_COL_BLACK
: <a class="el" href="d8/d59/cli__termesc_8h.html#a57f51e16ffe67668ec835a31daa991e0">cli_termesc.h</a>
</li>
<li>TERMESC_COL_BLUE
: <a class="el" href="d8/d59/cli__termesc_8h.html#a49aa18baafca23ccca746f9f0f7b0802">cli_termesc.h</a>
</li>
<li>TERMESC_COL_CYAN
: <a class="el" href="d8/d59/cli__termesc_8h.html#a77a96963a84e4d90a9ae4cfc88866ab2">cli_termesc.h</a>
</li>
<li>TERMESC_COL_GREEN
: <a class="el" href="d8/d59/cli__termesc_8h.html#a7158cbc827195633a50fa3023859f480">cli_termesc.h</a>
</li>
<li>TERMESC_COL_MAGENTA
: <a class="el" href="d8/d59/cli__termesc_8h.html#a52f2ffc22a03ea7bcc50d6cdf5b6124c">cli_termesc.h</a>
</li>
<li>TERMESC_COL_RED
: <a class="el" href="d8/d59/cli__termesc_8h.html#a9f6f49d628636d9661f68f46027402cf">cli_termesc.h</a>
</li>
<li>TERMESC_COL_WHITE
: <a class="el" href="d8/d59/cli__termesc_8h.html#a571a3e98618d0fb59c5aff0f9edb0fa5">cli_termesc.h</a>
</li>
<li>TERMESC_COL_YELLOW
: <a class="el" href="d8/d59/cli__termesc_8h.html#a68c167544c1ca8a6b1d29674b77e7259">cli_termesc.h</a>
</li>
<li>TERMESC_FONT_BOLD
: <a class="el" href="d8/d59/cli__termesc_8h.html#a409f204f49a8946be12b1d5b1c02ca47">cli_termesc.h</a>
</li>
<li>TERMESC_FONT_NORMAL
: <a class="el" href="d8/d59/cli__termesc_8h.html#a740f4d3ca6591ca27ced971d095733f9">cli_termesc.h</a>
</li>
<li>TERMESC_FONT_ULINE
: <a class="el" href="d8/d59/cli__termesc_8h.html#ad6d0e421e2f25933cd8ea0aebcd4f156">cli_termesc.h</a>
</li>
<li>TERMESC_RESET
: <a class="el" href="d8/d59/cli__termesc_8h.html#adca7c4095de26edf2250e1158bafba1c">cli_termesc.h</a>
</li>
<li>thr
: <a class="el" href="d8/d92/utils_2bl33_2source_2printf_8c.html#ac74d4ed5339c584e55670969c503bd99">printf.c</a>
</li>
<li>THS_BGR_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#a6f481d8f09a2993e55e13c28dd3d62ca">reg-cpu.h</a>
</li>
<li>THS_BGR_REG_THS_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#af2b84777609eef60906b4e931f24ee10">reg-cpu.h</a>
</li>
<li>THS_BGR_REG_THS_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a3570ae03291dc3feeb99865019422fb2">reg-cpu.h</a>
</li>
<li>THS_BGR_REG_THS_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a15829af47322d48a45136f507b1cc76d">reg-cpu.h</a>
</li>
<li>THS_BGR_REG_THS_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#aee31cf870ad1b020acedacc3ac6408cf">reg-cpu.h</a>
</li>
<li>THS_BGR_REG_THS_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac2c2c62f64e2ea7a9c6b2c44323e4c68">reg-cpu.h</a>
</li>
<li>THS_BGR_REG_THS_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a619563662d532ddeaf50e7de30412288">reg-cpu.h</a>
</li>
<li>THS_BGR_REG_THS_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#aee9872cda69f9a1067fc8883a7d06288">reg-cpu.h</a>
</li>
<li>THS_BGR_REG_THS_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a8f8ffe21fcd80ade0bb78ee2daca9746">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#a5e755a71a32abf89034ec69352897a64">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_CLK_SRC_SEL_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a288b71ae5b2651e76d974bd014a6935c">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_CLK_SRC_SEL_CLK16M_RC
: <a class="el" href="d4/de7/reg-cpu_8h.html#ad1b9971dcbefba02ee37a20fee6e79fd">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_CLK_SRC_SEL_CLK32K
: <a class="el" href="d4/de7/reg-cpu_8h.html#abddc6926b3fe02ae184e099d8f21600e">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_CLK_SRC_SEL_HOSC
: <a class="el" href="d4/de7/reg-cpu_8h.html#a882dcd023c5302a7783187dd10769179">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_CLK_SRC_SEL_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a6e2aa42f230bb52be95773a3c5329965">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_CLK_SRC_SEL_PERI0_200M
: <a class="el" href="d4/de7/reg-cpu_8h.html#a00d1041d5dda9cdfe053eb21983b817b">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_FACTOR_M__1
: <a class="el" href="d4/de7/reg-cpu_8h.html#a10b43f09aefe4ae31a287268e369b534">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_FACTOR_M__128
: <a class="el" href="d4/de7/reg-cpu_8h.html#a167b344391586d6c313bd52462c3fb9d">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_FACTOR_M__16
: <a class="el" href="d4/de7/reg-cpu_8h.html#a3ca2141ca097ca197bb4fe7cd9ac504a">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_FACTOR_M__2
: <a class="el" href="d4/de7/reg-cpu_8h.html#a01ccad26d7b6eb203d967feba47d5761">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_FACTOR_M__32
: <a class="el" href="d4/de7/reg-cpu_8h.html#a072dc674f4893d7bb3e2a549c5ce3284">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_FACTOR_M__4
: <a class="el" href="d4/de7/reg-cpu_8h.html#af88e47563f39284ffcae3a9455af823b">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_FACTOR_M__64
: <a class="el" href="d4/de7/reg-cpu_8h.html#a55eb9af6905ef728726b55b7aedd7600">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_FACTOR_M__8
: <a class="el" href="d4/de7/reg-cpu_8h.html#a68b6f9233a212c399ad61a565169fadf">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_FACTOR_M_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a8f4246f6f1761054aa79c5cc6d3e22ef">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_FACTOR_M_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#af44464b5ba81beec5590dea80ee3fdd4">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_TIMER0_CLK_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a442eb67acc53c1c144bddcc465f47b9f">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_TIMER0_CLK_GATING_DISABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#a108c1b61ddad13947bd536d38fa22cef">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_TIMER0_CLK_GATING_ENABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#a5c330062e8e3eecc6e19f54830825bac">reg-cpu.h</a>
</li>
<li>TIMER0_CLK_REG_TIMER0_CLK_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2e1391beaca492bbb18808ecc55806ec">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#ae05d4b0f22c1c03637f76da3ca03e398">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_CLK_SRC_SEL_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#aa073167a129624a6b8e4ec572fc29181">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_CLK_SRC_SEL_CLK16M_RC
: <a class="el" href="d4/de7/reg-cpu_8h.html#a5c132fcf6299b06e79deac0758b0a86b">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_CLK_SRC_SEL_CLK32K
: <a class="el" href="d4/de7/reg-cpu_8h.html#aedfe7ce6ee5cbd6a835f178a30234fcf">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_CLK_SRC_SEL_HOSC
: <a class="el" href="d4/de7/reg-cpu_8h.html#ab3a7c38c9b02333e53124697d1921c88">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_CLK_SRC_SEL_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a62b6a5eb005b7979209275fe69201a3a">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_CLK_SRC_SEL_PERI0_200M
: <a class="el" href="d4/de7/reg-cpu_8h.html#ae5aa982ae51082cd093fc3ff0151085c">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_FACTOR_M__1
: <a class="el" href="d4/de7/reg-cpu_8h.html#a779b74fb05072007586ae73ba6584c89">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_FACTOR_M__128
: <a class="el" href="d4/de7/reg-cpu_8h.html#a8093e15d7ae299d38d2a14a3722de339">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_FACTOR_M__16
: <a class="el" href="d4/de7/reg-cpu_8h.html#ad52f3639755d4a36ac84911d00b052fc">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_FACTOR_M__2
: <a class="el" href="d4/de7/reg-cpu_8h.html#ae4d2bb02434fae352778b0a24954f2e8">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_FACTOR_M__32
: <a class="el" href="d4/de7/reg-cpu_8h.html#a20947dca1a48f73c0b5710b269dd60f8">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_FACTOR_M__4
: <a class="el" href="d4/de7/reg-cpu_8h.html#a549149fd29f57bb7a3502af4661c206a">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_FACTOR_M__64
: <a class="el" href="d4/de7/reg-cpu_8h.html#ace01ef3e5b2ce9a24e157428d181b8a2">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_FACTOR_M__8
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2fbdcbca8a50635bf64f53dde7650430">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_FACTOR_M_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#abb6fdccffc9c166a8d901a7871bac135">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_FACTOR_M_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a56504da9d97b0b085774b6cdfdd89f9c">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_TIMER1_CLK_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#ae255f4c0bea8879e38c1f5faf45b3366">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_TIMER1_CLK_GATING_DISABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#a37cc1ad138971f84a2bfbd3e1f4ae24a">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_TIMER1_CLK_GATING_ENABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#afea41ec02e8b3527696d6b786767571a">reg-cpu.h</a>
</li>
<li>TIMER1_CLK_REG_TIMER1_CLK_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a7edac87d62466d874a556946165ca99e">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#a81d928563ef2dacf094458c4c9a68429">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_CLK_SRC_SEL_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#ab453fd56652591d3a467f7d9af2a9e98">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_CLK_SRC_SEL_CLK16M_RC
: <a class="el" href="d4/de7/reg-cpu_8h.html#a77ac0d163b8223e7838bbc3b326bb7fc">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_CLK_SRC_SEL_CLK32K
: <a class="el" href="d4/de7/reg-cpu_8h.html#a7902787d36eebb14b66449bbf1b17d6f">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_CLK_SRC_SEL_HOSC
: <a class="el" href="d4/de7/reg-cpu_8h.html#ab2df3ce4dce4b1e61f5dc5612e0b208c">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_CLK_SRC_SEL_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2057be3ba01c58a3862b2ac5b1bd99e7">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_CLK_SRC_SEL_PERI0_200M
: <a class="el" href="d4/de7/reg-cpu_8h.html#ad732c1cb53763c36e4c5fd128cce5493">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_FACTOR_M__1
: <a class="el" href="d4/de7/reg-cpu_8h.html#a541bdcf991a0588a893b7df493160cb0">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_FACTOR_M__128
: <a class="el" href="d4/de7/reg-cpu_8h.html#a31e08155cc3be9eacbc99cf7be2cf3ef">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_FACTOR_M__16
: <a class="el" href="d4/de7/reg-cpu_8h.html#aa8d68182c9c9617cc828a4307149f074">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_FACTOR_M__2
: <a class="el" href="d4/de7/reg-cpu_8h.html#a4406b4d82a682c13ba5ad861f1ce57e6">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_FACTOR_M__32
: <a class="el" href="d4/de7/reg-cpu_8h.html#a9cb96698f1a504f40e2aad0a747e964e">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_FACTOR_M__4
: <a class="el" href="d4/de7/reg-cpu_8h.html#ab7644e6f2a97ae1ab3542580ac599acb">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_FACTOR_M__64
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac34b7dc0675196cde4dfc02db9fa0edc">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_FACTOR_M__8
: <a class="el" href="d4/de7/reg-cpu_8h.html#adcba993467f063c663a41e686a8b9213">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_FACTOR_M_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a462a8cf4acce8c55afc545c3ff88b682">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_FACTOR_M_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a897d24a235d0525ffbc9bdb5b3ead21b">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_TIMER2_CLK_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#afbc1d13788656a7a5c5118793756911c">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_TIMER2_CLK_GATING_DISABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#ab6c458abc1e4454d8690a73182231195">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_TIMER2_CLK_GATING_ENABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2cc69f1249144890d043b7b8d6a8462b">reg-cpu.h</a>
</li>
<li>TIMER2_CLK_REG_TIMER2_CLK_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a6e5a83635d4de1347db52f4c6ab9820d">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#a236a203c232e6640f0afb4c0ffa3e93b">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_CLK_SRC_SEL_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a43bdd2d2497595c3b2d977a9fb5c5599">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_CLK_SRC_SEL_CLK16M_RC
: <a class="el" href="d4/de7/reg-cpu_8h.html#a10439ae75a8f5c8bbbcbc574197070bd">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_CLK_SRC_SEL_CLK32K
: <a class="el" href="d4/de7/reg-cpu_8h.html#a854c21946c4d387e648485e8a6b17a26">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_CLK_SRC_SEL_HOSC
: <a class="el" href="d4/de7/reg-cpu_8h.html#a677ba0e93ebb2776483cf190522557f0">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_CLK_SRC_SEL_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a958340fb10f5a3e85255acdcd0b99060">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_CLK_SRC_SEL_PERI0_200M
: <a class="el" href="d4/de7/reg-cpu_8h.html#a0331594bc76381e4758e2720b0fde9a2">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_FACTOR_M__1
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac2393ca932dc8c32a61eda371c552b3e">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_FACTOR_M__128
: <a class="el" href="d4/de7/reg-cpu_8h.html#af4bce604a01dac436437a8619cf69c3c">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_FACTOR_M__16
: <a class="el" href="d4/de7/reg-cpu_8h.html#aa6e6c1d49a7f48f042a1946732e09bc4">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_FACTOR_M__2
: <a class="el" href="d4/de7/reg-cpu_8h.html#a59d6e98993b34129a68a8542c5e9eeec">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_FACTOR_M__32
: <a class="el" href="d4/de7/reg-cpu_8h.html#ad67a710ebf8020c4cfa386a1ebab4457">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_FACTOR_M__4
: <a class="el" href="d4/de7/reg-cpu_8h.html#ab0c16a1f02beec1cdb8482db5ef8ceda">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_FACTOR_M__64
: <a class="el" href="d4/de7/reg-cpu_8h.html#a80e211f4f458900529245952cb2f73e1">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_FACTOR_M__8
: <a class="el" href="d4/de7/reg-cpu_8h.html#a5090234c1b43343dd819e6df07c9212f">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_FACTOR_M_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a1c3032f947a51bbdcb7336d7c8f0a027">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_FACTOR_M_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2885c2ba99bb1aa8246b0fe2a58bba43">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_TIMER3_CLK_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#acc9920bea60f6b5d73b447c8124163d9">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_TIMER3_CLK_GATING_DISABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2c65d34a348d546ab2fe8e09824f7ca9">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_TIMER3_CLK_GATING_ENABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#ae6a17305a7cae6a7d1e56c5912e2c53e">reg-cpu.h</a>
</li>
<li>TIMER3_CLK_REG_TIMER3_CLK_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a6a09bdf751ddfc7b9d3b56ebc6a73fef">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#a6f4353cab4e5eaf027709de5e16f067d">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_CLK_SRC_SEL_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a71820e67af05d0b56beda45b40afb406">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_CLK_SRC_SEL_CLK16M_RC
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac72cf43e9ee28796035554f741c5f848">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_CLK_SRC_SEL_CLK32K
: <a class="el" href="d4/de7/reg-cpu_8h.html#a7ba23e6cbe3c5eb49a7d8b093404e074">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_CLK_SRC_SEL_HOSC
: <a class="el" href="d4/de7/reg-cpu_8h.html#a5b75a7a92c30d2c9f2e71265cff61951">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_CLK_SRC_SEL_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac511efb062792a92ea5bd08fbce6f25d">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_CLK_SRC_SEL_PERI0_200M
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2681370e691a67e5151feb70ce6df4d5">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_FACTOR_M__1
: <a class="el" href="d4/de7/reg-cpu_8h.html#a4cac76eccd553e1631657a2ca478efaf">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_FACTOR_M__128
: <a class="el" href="d4/de7/reg-cpu_8h.html#aef4bbb8cafcb156ce0e7d6f5e0e298ec">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_FACTOR_M__16
: <a class="el" href="d4/de7/reg-cpu_8h.html#a1aa4867ef961c9a57d92c8e3d0f20780">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_FACTOR_M__2
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2274421c41135db1e95f3f82354cb438">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_FACTOR_M__32
: <a class="el" href="d4/de7/reg-cpu_8h.html#a17333556beaee34377d4233942038238">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_FACTOR_M__4
: <a class="el" href="d4/de7/reg-cpu_8h.html#a5bad1f0a16cafc8b9235c65478fad036">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_FACTOR_M__64
: <a class="el" href="d4/de7/reg-cpu_8h.html#a541403e6c0ef311c16fd4e94618545e6">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_FACTOR_M__8
: <a class="el" href="d4/de7/reg-cpu_8h.html#afe16b40b43ac6d9aa82582c797688c5d">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_FACTOR_M_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#aa2e6060d19c9714764d11663f2b4b0b6">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_FACTOR_M_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a9812f46d43f975100ddb7a9f367e81ca">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_TIMER4_CLK_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a628076a303f6b4165d95a0ecf6b02df4">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_TIMER4_CLK_GATING_DISABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#abe3df1e37d9f3a7c5436dfd46c33c286">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_TIMER4_CLK_GATING_ENABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#a1a08e15b4580ae3cb7ccf3f8d9ad2224">reg-cpu.h</a>
</li>
<li>TIMER4_CLK_REG_TIMER4_CLK_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2f9ce2d7cb70074f1367fc724780816f">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#ab2fc851c1db906b2d2383a636607e346">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_CLK_SRC_SEL_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac0edeee35e16209fc2d8ce4d1052cc0d">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_CLK_SRC_SEL_CLK16M_RC
: <a class="el" href="d4/de7/reg-cpu_8h.html#af5974874151c4656af1661687bbdce05">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_CLK_SRC_SEL_CLK32K
: <a class="el" href="d4/de7/reg-cpu_8h.html#a9a716a6831961cf43059205cd997d999">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_CLK_SRC_SEL_HOSC
: <a class="el" href="d4/de7/reg-cpu_8h.html#a1e4941e315772c83da0a7eb3063a8160">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_CLK_SRC_SEL_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a8050b7c794571152bf57e78aef99ed8f">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_CLK_SRC_SEL_PERI0_200M
: <a class="el" href="d4/de7/reg-cpu_8h.html#a1f5991650b7686d815477035875f3f2d">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_FACTOR_M__1
: <a class="el" href="d4/de7/reg-cpu_8h.html#ad5cbd1e2248aca6df15853ee9a33739d">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_FACTOR_M__128
: <a class="el" href="d4/de7/reg-cpu_8h.html#ab8d5874b0f3f07a2e9282e6e1adc3360">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_FACTOR_M__16
: <a class="el" href="d4/de7/reg-cpu_8h.html#a97d4f829d8082f5c8f0abba552cb2013">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_FACTOR_M__2
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac10b2084f68119cdd5036f0475ef031d">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_FACTOR_M__32
: <a class="el" href="d4/de7/reg-cpu_8h.html#aa5929e3f7823f4365e3062f1152ed4a0">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_FACTOR_M__4
: <a class="el" href="d4/de7/reg-cpu_8h.html#a117dc7566c81e78265cac494743406f0">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_FACTOR_M__64
: <a class="el" href="d4/de7/reg-cpu_8h.html#a4ba144e1c93f9a4d699a5fd596079a01">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_FACTOR_M__8
: <a class="el" href="d4/de7/reg-cpu_8h.html#ad4d90d8d4f0bb55e3af4c98deebf6707">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_FACTOR_M_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#aca85772988f60e7cd0e550c3daf1624c">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_FACTOR_M_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a6f29944c9e1c395016aaa330610868d6">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_TIMER5_CLK_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#add3c635689be4fc4bb188804a96b4d1d">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_TIMER5_CLK_GATING_DISABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#a5c1158ccc94be89897a5691736711d66">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_TIMER5_CLK_GATING_ENABLE
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2f246704e3521b115eddee60f28ec73f">reg-cpu.h</a>
</li>
<li>TIMER5_CLK_REG_TIMER5_CLK_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#aaaeda63b36165a233a26a8d05ea2a86d">reg-cpu.h</a>
</li>
<li>TIMER_ALWAYS_RUN
: <a class="el" href="d0/dff/os_8h.html#a40b2dad9b6b8ed08531a0f2a2d8f7094">os.h</a>
</li>
<li>TIMER_BGR_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#a913522e0bb245eeec850b5d97e6a6ae3">reg-cpu.h</a>
</li>
<li>TIMER_BGR_REG_TIMER_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#acce4ca7f9306ef1f4b1802b78782e5bb">reg-cpu.h</a>
</li>
<li>TIMER_BGR_REG_TIMER_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a042277cfce50eb1b3e7ca2a3e4a5ddc6">reg-cpu.h</a>
</li>
<li>TIMER_BGR_REG_TIMER_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a8025c19902ef53e1e8c39a54830f60b4">reg-cpu.h</a>
</li>
<li>TIMER_BGR_REG_TIMER_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2c2ba74257ac939f606b235dd500dd8e">reg-cpu.h</a>
</li>
<li>TIMER_BGR_REG_TIMER_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#aaa24bafeee5ff3a7ef4a3d7dcdaaf9e8">reg-cpu.h</a>
</li>
<li>TIMER_BGR_REG_TIMER_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a40dec9e30defdfeb575308002107a1c5">reg-cpu.h</a>
</li>
<li>TIMER_BGR_REG_TIMER_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#afb0f70c1ad41b44abaef18e6c796ab5c">reg-cpu.h</a>
</li>
<li>TIMER_BGR_REG_TIMER_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2f85b1879484623fc474c5885eb4fe06">reg-cpu.h</a>
</li>
<li>TM5_IN_PH0
: <a class="el" href="d3/de5/sun20iw1_2reg_2reg-smhc_8h.html#af780b50603f5ce08a6ffac2326382348">reg-smhc.h</a>
</li>
<li>TM5_IN_PH180
: <a class="el" href="d3/de5/sun20iw1_2reg_2reg-smhc_8h.html#ad6d9303485c33b9ad17315e5d7d6404e">reg-smhc.h</a>
</li>
<li>TM5_IN_PH270
: <a class="el" href="d3/de5/sun20iw1_2reg_2reg-smhc_8h.html#a10e75408d5a1754bd4d7040b778b3d22">reg-smhc.h</a>
</li>
<li>TM5_IN_PH90
: <a class="el" href="d4/db4/sun8iw8_2reg_2reg-smhc_8h.html#a1d9255d16553bdf53dff7e8227d60fb5">reg-smhc.h</a>
</li>
<li>TM5_OUT_PH180
: <a class="el" href="d3/de5/sun20iw1_2reg_2reg-smhc_8h.html#a28c29b5424152b943114aaa8e94b2161">reg-smhc.h</a>
</li>
<li>TM5_OUT_PH90
: <a class="el" href="d7/df5/sun8iw20_2reg_2reg-smhc_8h.html#a2b42e244a72974934bd1eace64b9b994">reg-smhc.h</a>
</li>
<li>TM_ALIGN
: <a class="el" href="d8/d6a/tinymaix_8h.html#ac2cf94b67acd2f45576e6d66caac961f">tinymaix.h</a>
</li>
<li>TM_ALIGN_SIZE
: <a class="el" href="d8/d6a/tinymaix_8h.html#a7a19b99af6c5e308cd40298fc2ee1d20">tinymaix.h</a>
</li>
<li>TM_ARCH
: <a class="el" href="dd/d75/tm__port_8h.html#ad7c2ad731fbf4d89bf0443a0d092c9b9">tm_port.h</a>
</li>
<li>TM_ARCH_ARM_MVEI
: <a class="el" href="dd/d75/tm__port_8h.html#aae5f7984c4c4b3ca535abbcbdb34682f">tm_port.h</a>
</li>
<li>TM_ARCH_ARM_NEON
: <a class="el" href="dd/d75/tm__port_8h.html#af4468abf1d53e3b1dcaf38fa750f06b0">tm_port.h</a>
</li>
<li>TM_ARCH_ARM_SIMD
: <a class="el" href="dd/d75/tm__port_8h.html#a3b936e5648fafbc83a1de795f1097d66">tm_port.h</a>
</li>
<li>TM_ARCH_CPU
: <a class="el" href="dd/d75/tm__port_8h.html#a23aae0df4bfcd2f5c90dd9cb54c77024">tm_port.h</a>
</li>
<li>TM_ARCH_CSKYV2
: <a class="el" href="dd/d75/tm__port_8h.html#ab01a6476e8fe5403b3239bb381b87cc6">tm_port.h</a>
</li>
<li>TM_ARCH_RV32P
: <a class="el" href="dd/d75/tm__port_8h.html#aa77e55d713899f59c4e0f2a9d3017cc2">tm_port.h</a>
</li>
<li>TM_ARCH_RV64V
: <a class="el" href="dd/d75/tm__port_8h.html#aaf9860c58c4e18641888c6fd2142dfeb">tm_port.h</a>
</li>
<li>TM_ARCH_X86_SSE2
: <a class="el" href="dd/d75/tm__port_8h.html#afd57505b28bfecb877f2c215158857be">tm_port.h</a>
</li>
<li>TM_DBG
: <a class="el" href="dd/d75/tm__port_8h.html#ac34da6c2162c80240aa2f603c4a816be">tm_port.h</a>
</li>
<li>TM_DBGL
: <a class="el" href="dd/d75/tm__port_8h.html#a78dafc49abbbb850e5533a892e743d68">tm_port.h</a>
</li>
<li>TM_DBGT
: <a class="el" href="dd/d75/tm__port_8h.html#a194594899170ad01e14742bda37a5b2e">tm_port.h</a>
</li>
<li>TM_DBGT_INIT
: <a class="el" href="dd/d75/tm__port_8h.html#a07559d9905f5d1b53cfa9b525cc3b0a7">tm_port.h</a>
</li>
<li>TM_DBGT_START
: <a class="el" href="dd/d75/tm__port_8h.html#a425295e1085e68a5a509808389156657">tm_port.h</a>
</li>
<li>TM_DEQUANT
: <a class="el" href="d8/d6a/tinymaix_8h.html#ae7c69a6fc763c19e40429dd0d37bd557">tinymaix.h</a>
</li>
<li>TM_EN_PERF
: <a class="el" href="dd/d75/tm__port_8h.html#a15d80728155285df53337b326def9cb6">tm_port.h</a>
</li>
<li>TM_ENABLE_STAT
: <a class="el" href="dd/d75/tm__port_8h.html#a4c0e85ac84dbdfea1ddabc61ecfe3157">tm_port.h</a>
</li>
<li>tm_exp
: <a class="el" href="d8/d6a/tinymaix_8h.html#a7e3d9cbd783cfac4b3785eb133856f58">tinymaix.h</a>
</li>
<li>TM_FASTSCALE
: <a class="el" href="dd/d75/tm__port_8h.html#a1b669c7f82132cdebb2fbfa223b5e40d">tm_port.h</a>
</li>
<li>TM_FASTSCALE_SHIFT
: <a class="el" href="d8/d6a/tinymaix_8h.html#a7db5f959e8cd2afb804eba745d8f5b58">tinymaix.h</a>
</li>
<li>tm_free
: <a class="el" href="dd/d75/tm__port_8h.html#af9a46431f542611b09efc02fdb43703e">tm_port.h</a>
</li>
<li>TM_GET_TICK
: <a class="el" href="dd/d75/tm__port_8h.html#a0cd410528594eb70d917593ee77c8402">tm_port.h</a>
</li>
<li>TM_GET_US
: <a class="el" href="dd/d75/tm__port_8h.html#a29fb1bf0a9ba14072ae3abc841d2ea6e">tm_port.h</a>
</li>
<li>TM_INLINE
: <a class="el" href="dd/d75/tm__port_8h.html#abdc8d70d196a73a2a119efdbe674ecf8">tm_port.h</a>
</li>
<li>TM_LOCAL_MATH
: <a class="el" href="dd/d75/tm__port_8h.html#ade3e597a3e7a151f702d49fdb864e5bc">tm_port.h</a>
</li>
<li>tm_malloc
: <a class="el" href="dd/d75/tm__port_8h.html#a85564b7043706027ce7982bbff168979">tm_port.h</a>
</li>
<li>TM_MATP
: <a class="el" href="d8/d6a/tinymaix_8h.html#a55b4906e820ac4583e3d504bcd503d5f">tinymaix.h</a>
</li>
<li>TM_MAX_CSIZE
: <a class="el" href="dd/d75/tm__port_8h.html#a63562165ab8522e0ff710261785e9d2c">tm_port.h</a>
</li>
<li>TM_MAX_KCSIZE
: <a class="el" href="dd/d75/tm__port_8h.html#ac5b4d4c18c9a2fd4e1d9ea592c04c8ca">tm_port.h</a>
</li>
<li>TM_MAX_KSIZE
: <a class="el" href="dd/d75/tm__port_8h.html#abf4305e979d9723401b37d1087d698f7">tm_port.h</a>
</li>
<li>TM_MDL_FP16
: <a class="el" href="d8/d6a/tinymaix_8h.html#a490fe2ba9c26868d8449f57c6ca59537">tinymaix.h</a>
</li>
<li>TM_MDL_FP32
: <a class="el" href="d8/d6a/tinymaix_8h.html#aff1b55902c94963425f967683c33c462">tinymaix.h</a>
</li>
<li>TM_MDL_FP8_143
: <a class="el" href="d8/d6a/tinymaix_8h.html#a3563c832bbbba63f11d1cb614150f362">tinymaix.h</a>
</li>
<li>TM_MDL_FP8_152
: <a class="el" href="d8/d6a/tinymaix_8h.html#a6b58b2d10bbe524e4614769e3b269464">tinymaix.h</a>
</li>
<li>TM_MDL_INT16
: <a class="el" href="d8/d6a/tinymaix_8h.html#a4d3a0b79d0ad25957668dd1b2a02de80">tinymaix.h</a>
</li>
<li>TM_MDL_INT8
: <a class="el" href="d8/d6a/tinymaix_8h.html#ab86ded19e5bf2bb68b5bb7d5330e879f">tinymaix.h</a>
</li>
<li>TM_MDL_MAGIC
: <a class="el" href="d8/d6a/tinymaix_8h.html#af3fb3e93f89ad2589d1ce63bfa65e386">tinymaix.h</a>
</li>
<li>TM_MDL_TYPE
: <a class="el" href="dd/d75/tm__port_8h.html#ac6704ed95a6e754bcd2212e47833755e">tm_port.h</a>
</li>
<li>TM_OPT0
: <a class="el" href="dd/d75/tm__port_8h.html#a6a875ac30284e1e550ac1af77375c761">tm_port.h</a>
</li>
<li>TM_OPT1
: <a class="el" href="dd/d75/tm__port_8h.html#aefc5a4b131b674d132efbbfe2d90a848">tm_port.h</a>
</li>
<li>TM_OPT2
: <a class="el" href="dd/d75/tm__port_8h.html#a68afeb74bd3fa0ae2539a793fffdc31b">tm_port.h</a>
</li>
<li>TM_OPT_LEVEL
: <a class="el" href="dd/d75/tm__port_8h.html#aa5db049545431c63deefe9686ef8aea0">tm_port.h</a>
</li>
<li>TM_PERF_ADD
: <a class="el" href="dd/d75/tm__port_8h.html#ae4711e8294298bcab3a52a582e7ad4e0">tm_port.h</a>
</li>
<li>TM_PERF_EXTREG
: <a class="el" href="dd/d75/tm__port_8h.html#a0da21701aab095f5a161f37597ae7a75">tm_port.h</a>
</li>
<li>TM_PERF_INIT
: <a class="el" href="dd/d75/tm__port_8h.html#ac591f12a6ccd9976785f9a0080b88c1f">tm_port.h</a>
</li>
<li>TM_PERF_PRINT
: <a class="el" href="dd/d75/tm__port_8h.html#aeeef6961fe963662acce8619d7aa56eb">tm_port.h</a>
</li>
<li>TM_PERF_REG
: <a class="el" href="dd/d75/tm__port_8h.html#a02cdede3a125a7c98d5e047d7b472d7c">tm_port.h</a>
</li>
<li>TM_PERF_START
: <a class="el" href="dd/d75/tm__port_8h.html#aa0e50302b9d75c6ee862112ad4b4eaef">tm_port.h</a>
</li>
<li>TM_PRINTF
: <a class="el" href="dd/d75/tm__port_8h.html#a1abac194fb06848e5d09b84dc659bd93">tm_port.h</a>
</li>
<li>TM_QUANT
: <a class="el" href="d8/d6a/tinymaix_8h.html#acff3d16c6fa200b5c6dff2a66ab3435d">tinymaix.h</a>
</li>
<li>TM_TICK_PERUS
: <a class="el" href="dd/d75/tm__port_8h.html#a84bb236e12f4994864a5b138a75f4b9d">tm_port.h</a>
</li>
<li>TM_WEAK
: <a class="el" href="dd/d75/tm__port_8h.html#a63abef0ccb727d96de51a925f2a8fab8">tm_port.h</a>
</li>
<li>TML_DEQUANT
: <a class="el" href="d8/d6a/tinymaix_8h.html#a0d38ca2031f5f74c0006fb28fab40ebc">tinymaix.h</a>
</li>
<li>TML_GET_INPUT
: <a class="el" href="d8/d6a/tinymaix_8h.html#ac4f7455a44b6498ff0842efe62b0d30c">tinymaix.h</a>
</li>
<li>TML_GET_OUTPUT
: <a class="el" href="d8/d6a/tinymaix_8h.html#a18d9e786afb54cb7f799f916313d0da1">tinymaix.h</a>
</li>
<li>TRACE_CLK_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#a610226825659666548c070f1f094fe75">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_CLK_SRC_SEL_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac8180d7d8f632ad05af66b477f9031ff">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_CLK_SRC_SEL_CLK16M_RC
: <a class="el" href="d4/de7/reg-cpu_8h.html#afd9d07b8f4dd62331201b29458ed0d96">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_CLK_SRC_SEL_CLK32K
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac341acca2b2dd26deb711dd1894d90b1">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_CLK_SRC_SEL_HOSC
: <a class="el" href="d4/de7/reg-cpu_8h.html#a23742dd9077d5adbf6a4c49fa7c8fa50">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_CLK_SRC_SEL_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#ae99757ee1e91fab7974aad1a2f96faab">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_CLK_SRC_SEL_PERI0_300M
: <a class="el" href="d4/de7/reg-cpu_8h.html#acc9ebde744ca9173413d6adb04e676f9">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_CLK_SRC_SEL_PERI0_400M
: <a class="el" href="d4/de7/reg-cpu_8h.html#a9aee2bae2d12909214a514099adaafb2">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_FACTOR_M_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#ad1fc0db2370dec3964a21f243254df5d">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_FACTOR_M_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a94d81009487a413e8b5e9c3cd92da80e">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_TRACE_CLK_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a608fc68fff6da9fd136a1b789c7e02e9">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_OFF
: <a class="el" href="d4/de7/reg-cpu_8h.html#a6eb108409d1afb841acd5c6077d84dea">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_TRACE_CLK_GATING_CLOCK_IS_ON
: <a class="el" href="d4/de7/reg-cpu_8h.html#a97e9ef1f8880b813591c1f541962a0e4">reg-cpu.h</a>
</li>
<li>TRACE_CLK_REG_TRACE_CLK_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac6482d23705c6bcfc0e31d50db3c5cbb">reg-cpu.h</a>
</li>
<li>TRUE
: <a class="el" href="d3/d10/sun50iw10_2sys-sdhci_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">sys-sdhci.c</a>
, <a class="el" href="dd/d4c/sys-sdcard_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">sys-sdcard.c</a>
, <a class="el" href="df/d14/sun8iw21_2sys-sdhci_8c.html#aa8cecfc5c5c054d2875c03e77b7be15d">sys-sdhci.c</a>
, <a class="el" href="dc/d54/common_8h.html#aa8cecfc5c5c054d2875c03e77b7be15d">common.h</a>
</li>
<li>TWI_BGR_REG
: <a class="el" href="d4/de7/reg-cpu_8h.html#a556089dfa5302da3b5b10fc892c5ede8">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI0_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#aa5f7e83f9d220c33dfd38d133f823891">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI0_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a66c0e5c0ec0cef11a84b9fc965d0b249">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI0_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#af10425e1ed5959f7e0828c47f163c228">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI0_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac1701107cbaa60a640a8e781f25d5ebc">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI0_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#ae48523912990c4506c5aaa2875c7fbfc">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI0_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a5b3ab90c798d6aef4cd6ecdac58c0875">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI0_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a20cf19d0f5118b5d4dedaae3b5058215">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI0_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#aca62412030392ebdbc85c3f48c86a975">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI1_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a255c6a5aee394930ba55fdcae123d017">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI1_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a32ffbe9345c68c69fe3a82d06a06f66a">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI1_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#ac099acd75977cd31cfd5fa586d0e9f39">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI1_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#aebfe6dc3ecb242bffed0c040e3b60c2f">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI1_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#abc4701031dd4977e3d0f09460b08a57e">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI1_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#af6806623342a1a1504828f61d3d5f346">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI1_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a58e92ae11558b11ed258c0e103081783">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI1_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a43d9ad53f632b1cd64a40159b9be391e">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI2_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a66a3aea6b1e1f8dadb3e93a4905852be">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI2_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a48a2b6fbcfd6e6cf13074541d4a2d95a">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI2_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a7a8573f5441981e3c6cbf765bf45d129">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI2_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#a10cb24b0277c7535c63fc54e241c27c2">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI2_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a8a341a3d0697d963ecb93ee39c857710">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI2_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a13342efc7f5fc121a6f9eaa17ef34b72">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI2_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a7769ec272b51063209a8d9576bc2ad5c">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI2_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a8aedb4256ab0dd6ff5c2484122a027c7">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI3_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a107b321058df2dc34f430df37cd015e3">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI3_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#af0ff4d41b7839e94ae116e92579657e1">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI3_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#aae91679bc8b2ab6f843f86fd3f8c21c5">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI3_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#a9677dc57843e85d8413be02c7dcbe684">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI3_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a86cc3b1c3de7bbc0ba4aa9ec8157e8db">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI3_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a2774e5e853b47ee9c11b43b38d15a08b">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI3_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a5ecc162a4da8b66e690df41f54d6e618">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI3_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a4169bceefb2c074db76129fe953d2a96">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI4_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a9668fb7408c72c28f5559ff485ab9339">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI4_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#af7caf6d50a33e401a306680bcc94d4ed">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI4_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a785775d7051446113bcde16fdc24a358">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI4_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#a833eac5494a9585208d1b42050ece1c1">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI4_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a6d281a8c685e6d4c5b03bde7d1891a3a">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI4_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a6afc051f8f99224b17b6ff750b35209f">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI4_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a3d4576bc9156568e496de5b6565014e6">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI4_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#ae534a254a4d64c7ecea46147889e684b">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI5_GATING_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#ab9b7867fda51fcfbe4bd37bdea9dbc8d">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI5_GATING_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a97d025bd4e507f4e131b7c7a463c3122">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI5_GATING_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a0b70a004553aad13d51b09ab7c3e3077">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI5_GATING_PASS
: <a class="el" href="d4/de7/reg-cpu_8h.html#af76b4d72f021756e12c3d84c14b22c03">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI5_RST_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a6c61d27303eff769519bd9634c682e7c">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI5_RST_CLEAR_MASK
: <a class="el" href="d4/de7/reg-cpu_8h.html#a7ee69dfc84d6bf99f260610ce0bf5310">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI5_RST_DE_ASSERT
: <a class="el" href="d4/de7/reg-cpu_8h.html#a3a01c085e1d4189e9b76bd948bcaadba">reg-cpu.h</a>
</li>
<li>TWI_BGR_REG_TWI5_RST_OFFSET
: <a class="el" href="d4/de7/reg-cpu_8h.html#a46b9488bd3bc8b8979db43e9c87ccb9d">reg-cpu.h</a>
</li>
<li>TWI_CTL_ACK
: <a class="el" href="d2/da5/sys-i2c_8h.html#a825e428fcc74795384621c26a6c791d6">sys-i2c.h</a>
</li>
<li>TWI_CTL_BUSEN
: <a class="el" href="d2/da5/sys-i2c_8h.html#ae6c26ebdedb168fc56205e4e552566f8">sys-i2c.h</a>
</li>
<li>TWI_CTL_INTEN
: <a class="el" href="d2/da5/sys-i2c_8h.html#a7d18881345b969e87f2a27596e2153d8">sys-i2c.h</a>
</li>
<li>TWI_CTL_INTFLG
: <a class="el" href="d2/da5/sys-i2c_8h.html#a7846c031261bed83c98fd733780948aa">sys-i2c.h</a>
</li>
<li>TWI_CTL_STA
: <a class="el" href="d2/da5/sys-i2c_8h.html#af2d4ac7d43f00eff3487d03cd542967f">sys-i2c.h</a>
</li>
<li>TWI_CTL_STP
: <a class="el" href="d2/da5/sys-i2c_8h.html#a7cb19ee0ae96fce92db2b9441a69966c">sys-i2c.h</a>
</li>
<li>TWI_LCR_WMASK
: <a class="el" href="d2/da5/sys-i2c_8h.html#aa4b488b3d1ec96ce7242f1918db5f50e">sys-i2c.h</a>
</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
