Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\astro\Documents\EE371\Battleship\Lab5\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\astro\Documents\EE371\Battleship\Lab5\nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Lab5/nios_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 15.1]
Progress: Parameterizing module LEDs
Progress: Adding address [altera_avalon_pio 15.1]
Progress: Parameterizing module address
Progress: Adding char_read [altera_avalon_pio 15.1]
Progress: Parameterizing module char_read
Progress: Adding char_recv [altera_avalon_pio 15.1]
Progress: Parameterizing module char_recv
Progress: Adding char_sent [altera_avalon_pio 15.1]
Progress: Parameterizing module char_sent
Progress: Adding chipReset [altera_avalon_pio 15.1]
Progress: Parameterizing module chipReset
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding data [altera_avalon_pio 15.1]
Progress: Parameterizing module data
Progress: Adding data_in [altera_avalon_pio 15.1]
Progress: Parameterizing module data_in
Progress: Adding data_out [altera_avalon_pio 15.1]
Progress: Parameterizing module data_out
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding load [altera_avalon_pio 15.1]
Progress: Parameterizing module load
Progress: Adding nios2_processor [altera_nios2_qsys 15.1]
Progress: Parameterizing module nios2_processor
Progress: Adding notOutEn [altera_avalon_pio 15.1]
Progress: Parameterizing module notOutEn
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding readnWrite [altera_avalon_pio 15.1]
Progress: Parameterizing module readnWrite
Progress: Adding trans_en [altera_avalon_pio 15.1]
Progress: Parameterizing module trans_en
Progress: Adding yourboard0 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourboard0
Progress: Adding yourboard1 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourboard1
Progress: Adding yourboard2 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourboard2
Progress: Adding yourboard3 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourboard3
Progress: Adding yourboard4 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourboard4
Progress: Adding yourboard5 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourboard5
Progress: Adding yourboard6 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourboard6
Progress: Adding yourboard7 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourboard7
Progress: Adding yourshots0 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourshots0
Progress: Adding yourshots1 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourshots1
Progress: Adding yourshots2 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourshots2
Progress: Adding yourshots3 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourshots3
Progress: Adding yourshots4 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourshots4
Progress: Adding yourshots5 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourshots5
Progress: Adding yourshots6 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourshots6
Progress: Adding yourshots7 [altera_avalon_pio 15.1]
Progress: Parameterizing module yourshots7
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.char_recv: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.char_sent: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.nios2_processor: Nios II Classic cores are no longer recommended for new projects
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'
Info: LEDs:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0109_LEDs_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0109_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'nios_system_LEDs'
Info: LEDs: "nios_system" instantiated altera_avalon_pio "LEDs"
Info: address: Starting RTL generation for module 'nios_system_address'
Info: address:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_address --dir=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0110_address_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0110_address_gen//nios_system_address_component_configuration.pl  --do_build_sim=0  ]
Info: address: Done RTL generation for module 'nios_system_address'
Info: address: "nios_system" instantiated altera_avalon_pio "address"
Info: char_read: Starting RTL generation for module 'nios_system_char_read'
Info: char_read:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_char_read --dir=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0111_char_read_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0111_char_read_gen//nios_system_char_read_component_configuration.pl  --do_build_sim=0  ]
Info: char_read: Done RTL generation for module 'nios_system_char_read'
Info: char_read: "nios_system" instantiated altera_avalon_pio "char_read"
Info: char_recv: Starting RTL generation for module 'nios_system_char_recv'
Info: char_recv:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_char_recv --dir=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0112_char_recv_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0112_char_recv_gen//nios_system_char_recv_component_configuration.pl  --do_build_sim=0  ]
Info: char_recv: Done RTL generation for module 'nios_system_char_recv'
Info: char_recv: "nios_system" instantiated altera_avalon_pio "char_recv"
Info: data: Starting RTL generation for module 'nios_system_data'
Info: data:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_data --dir=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0113_data_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0113_data_gen//nios_system_data_component_configuration.pl  --do_build_sim=0  ]
Info: data: Done RTL generation for module 'nios_system_data'
Info: data: "nios_system" instantiated altera_avalon_pio "data"
Info: data_in: Starting RTL generation for module 'nios_system_data_in'
Info: data_in:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_data_in --dir=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0114_data_in_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0114_data_in_gen//nios_system_data_in_component_configuration.pl  --do_build_sim=0  ]
Info: data_in: Done RTL generation for module 'nios_system_data_in'
Info: data_in: "nios_system" instantiated altera_avalon_pio "data_in"
Info: jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0115_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0115_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_processor: Starting RTL generation for module 'nios_system_nios2_processor'
Info: nios2_processor:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_processor --dir=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0116_nios2_processor_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64 --verilog --config=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0116_nios2_processor_gen//nios_system_nios2_processor_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_processor: # 2016.03.07 16:05:25 (*) Starting Nios II generation
Info: nios2_processor: # 2016.03.07 16:05:25 (*)   Checking for plaintext license.
Info: nios2_processor: # 2016.03.07 16:05:29 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64
Info: nios2_processor: # 2016.03.07 16:05:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2016.03.07 16:05:29 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_processor: # 2016.03.07 16:05:29 (*)   Plaintext license not found.
Info: nios2_processor: # 2016.03.07 16:05:29 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_processor: # 2016.03.07 16:05:29 (*)   Elaborating CPU configuration settings
Info: nios2_processor: # 2016.03.07 16:05:29 (*)   Creating all objects for CPU
Info: nios2_processor: # 2016.03.07 16:05:31 (*)   Generating RTL from CPU objects
Info: nios2_processor: # 2016.03.07 16:05:31 (*)   Creating plain-text RTL
Info: nios2_processor: # 2016.03.07 16:05:33 (*) Done Nios II generation
Info: nios2_processor: Done RTL generation for module 'nios_system_nios2_processor'
Info: nios2_processor: "nios_system" instantiated altera_nios2_qsys "nios2_processor"
Info: onchip_memory: Starting RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0117_onchip_memory_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/astro/AppData/Local/Temp/alt6867_5676778201614209504.dir/0117_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/astro/Documents/EE371/Battleship/Lab5/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/astro/Documents/EE371/Battleship/Lab5/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/astro/Documents/EE371/Battleship/Lab5/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 31 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
