
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.5 Build EDK_P.58f
# Thu Sep 26 12:00:12 2013
# Target Board:  em.avnet.com ZedBoard Rev C
# Family:    zynq
# Device:    xc7z020
# Package:   clg484
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT ps_srstb = PS_SRSTB, DIR = I
 PORT ps_clk = PS_CLK, DIR = I, SIGIS = CLK
 PORT ps_porb = PS_PORB, DIR = I
 PORT ddr_clk = DDR_Clk, DIR = IO, SIGIS = CLK
 PORT ddr_clk_n = DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT ddr_cke = DDR_CKE, DIR = IO
 PORT ddr_cs_n = DDR_CS_n, DIR = IO
 PORT ddr_ras_n = DDR_RAS_n, DIR = IO
 PORT ddr_cas_n = DDR_CAS_n, DIR = IO
 PORT ddr_web_pin = DDR_WEB, DIR = O
 PORT ddr_bankaddr = DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT ddr_addr = DDR_Addr, DIR = IO, VEC = [14:0]
 PORT ddr_odt = DDR_ODT, DIR = IO
 PORT ddr_drstb = DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT ddr_dq = DDR_DQ, DIR = IO, VEC = [31:0]
 PORT ddr_dm = DDR_DM, DIR = IO, VEC = [3:0]
 PORT ddr_dqs = DDR_DQS, DIR = IO, VEC = [3:0]
 PORT ddr_dqs_n = DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT ddr_vrn = DDR_VRN, DIR = IO
 PORT ddr_vrp = DDR_VRP, DIR = IO
 PORT mio = MIO, DIR = IO, VEC = [53:0]
 PORT gpio = GPIO, DIR = IO, VEC = [59:0]
 PORT fclk_rst0_n = processing_system7_0_FCLK_RESET0_N_0, DIR = O, SIGIS = RST
 PORT fclk_clk0 = processing_system7_0_FCLK_CLK0, DIR = O, SIGIS = CLK, CLK_FREQ = 100000000
 PORT m_axi_awaddr = axi_ext_slave_conn_0_M_AXI_AWADDR, DIR = O, VEC = [31:0]
 PORT m_axi_awvalid = axi_ext_slave_conn_0_M_AXI_AWVALID, DIR = O
 PORT m_axi_awready = axi_ext_slave_conn_0_M_AXI_AWREADY, DIR = I
 PORT m_axi_wdata = axi_ext_slave_conn_0_M_AXI_WDATA, DIR = O, VEC = [31:0]
 PORT m_axi_wstrb = axi_ext_slave_conn_0_M_AXI_WSTRB, DIR = O, VEC = [3:0]
 PORT m_axi_wvalid = axi_ext_slave_conn_0_M_AXI_WVALID, DIR = O
 PORT m_axi_wready = axi_ext_slave_conn_0_M_AXI_WREADY, DIR = I
 PORT m_axi_bresp = axi_ext_slave_conn_0_M_AXI_BRESP, DIR = I, VEC = [1:0]
 PORT m_axi_bvalid = axi_ext_slave_conn_0_M_AXI_BVALID, DIR = I
 PORT m_axi_bready = axi_ext_slave_conn_0_M_AXI_BREADY, DIR = O
 PORT m_axi_araddr = axi_ext_slave_conn_0_M_AXI_ARADDR, DIR = O, VEC = [31:0]
 PORT m_axi_arvalid = axi_ext_slave_conn_0_M_AXI_ARVALID, DIR = O
 PORT m_axi_arready = axi_ext_slave_conn_0_M_AXI_ARREADY, DIR = I
 PORT m_axi_rdata = axi_ext_slave_conn_0_M_AXI_RDATA, DIR = I, VEC = [31:0]
 PORT m_axi_rresp = axi_ext_slave_conn_0_M_AXI_RRESP, DIR = I, VEC = [1:0]
 PORT m_axi_rvalid = axi_ext_slave_conn_0_M_AXI_RVALID, DIR = I
 PORT m_axi_rready = axi_ext_slave_conn_0_M_AXI_RREADY, DIR = O
 PORT m_axi_arprot = axi_ext_slave_conn_0_M_AXI_ARPROT, DIR = O, VEC = [2:0]
 PORT m_axi_awprot = axi_ext_slave_conn_0_M_AXI_AWPROT, DIR = O, VEC = [2:0]


BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EMIO_GPIO_WIDTH = 60
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 142857132
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_EN_EMIO_GPIO = 1
 BUS_INTERFACE M_AXI_GP0 = axi4lite_0
 PORT MIO = MIO
 PORT PS_SRSTB = PS_SRSTB
 PORT PS_CLK = PS_CLK
 PORT PS_PORB = PS_PORB
 PORT DDR_Clk = DDR_Clk
 PORT DDR_Clk_n = DDR_Clk_n
 PORT DDR_CKE = DDR_CKE
 PORT DDR_CS_n = DDR_CS_n
 PORT DDR_RAS_n = DDR_RAS_n
 PORT DDR_CAS_n = DDR_CAS_n
 PORT DDR_WEB = DDR_WEB
 PORT DDR_BankAddr = DDR_BankAddr
 PORT DDR_Addr = DDR_Addr
 PORT DDR_ODT = DDR_ODT
 PORT DDR_DRSTB = DDR_DRSTB
 PORT DDR_DQ = DDR_DQ
 PORT DDR_DM = DDR_DM
 PORT DDR_DQS = DDR_DQS
 PORT DDR_DQS_n = DDR_DQS_n
 PORT DDR_VRN = DDR_VRN
 PORT DDR_VRP = DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N_0
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT GPIO = GPIO
END

BEGIN axi_ext_slave_conn
 PARAMETER INSTANCE = axi_ext_slave_conn_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_S_AXI_NUM_ADDR_RANGES = 0
 PARAMETER C_S_AXI_NUM_MEM_ADDR_RANGES = 1
 PARAMETER C_S_AXI_PROTOCOL = AXI4Lite
 PARAMETER C_S_AXI_MEM_RNG00_BASEADDR = 0x41280000
 PARAMETER C_S_AXI_MEM_RNG00_HIGHADDR = 0x4128FFFF
 PARAMETER C_USE_ADVANCED_PORTS = 1
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT ACLK = processing_system7_0_FCLK_CLK0
 PORT M_AXI_AWADDR = axi_ext_slave_conn_0_M_AXI_AWADDR
 PORT M_AXI_AWVALID = axi_ext_slave_conn_0_M_AXI_AWVALID
 PORT M_AXI_AWREADY = axi_ext_slave_conn_0_M_AXI_AWREADY
 PORT M_AXI_WDATA = axi_ext_slave_conn_0_M_AXI_WDATA
 PORT M_AXI_WSTRB = axi_ext_slave_conn_0_M_AXI_WSTRB
 PORT M_AXI_WVALID = axi_ext_slave_conn_0_M_AXI_WVALID
 PORT M_AXI_WREADY = axi_ext_slave_conn_0_M_AXI_WREADY
 PORT M_AXI_BRESP = axi_ext_slave_conn_0_M_AXI_BRESP
 PORT M_AXI_BVALID = axi_ext_slave_conn_0_M_AXI_BVALID
 PORT M_AXI_BREADY = axi_ext_slave_conn_0_M_AXI_BREADY
 PORT M_AXI_ARADDR = axi_ext_slave_conn_0_M_AXI_ARADDR
 PORT M_AXI_ARVALID = axi_ext_slave_conn_0_M_AXI_ARVALID
 PORT M_AXI_ARREADY = axi_ext_slave_conn_0_M_AXI_ARREADY
 PORT M_AXI_RDATA = axi_ext_slave_conn_0_M_AXI_RDATA
 PORT M_AXI_RRESP = axi_ext_slave_conn_0_M_AXI_RRESP
 PORT M_AXI_RVALID = axi_ext_slave_conn_0_M_AXI_RVALID
 PORT M_AXI_RREADY = axi_ext_slave_conn_0_M_AXI_RREADY
 PORT M_AXI_ARPROT = axi_ext_slave_conn_0_M_AXI_ARPROT
 PORT M_AXI_AWPROT = axi_ext_slave_conn_0_M_AXI_AWPROT
END

BEGIN chipscope_axi_monitor
 PARAMETER INSTANCE = chipscope_axi_monitor_0
 PARAMETER HW_VER = 3.05.a
 PARAMETER C_MAX_SEQUENCER_LEVELS = 2
 PARAMETER C_USE_INTERFACE = 0
 PARAMETER C_NUM_DATA_SAMPLES = 1024
 BUS_INTERFACE MON_AXI = axi_ext_slave_conn_0.S_AXI
 PORT chipscope_icon_control = chipscope_axi_monitor_0_icon_ctrl
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_axi_monitor_0_icon_ctrl
END

