###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi07.engin.umich.edu)
#  Generated on:      Fri Mar 18 23:38:52 2022
#  Design:            mult_block
#  Command:           report_ccopt_clock_trees -file /afs/umich.edu/class/eecs627/w23/template_prj/mult_block/apr/reports/post_ccopt.rpt -histograms -list_special_pins -no_invalidate
###############################################################

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                         0        0.000       0.000
Inverters                       6      105.120       0.142
Integrated Clock Gates          0        0.000       0.000
Non-Integrated Clock Gates      0        0.000       0.000
Clock Logic                     0        0.000       0.000
All                             6      105.120       0.142
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      222.000
Leaf      1122.400
Total     1344.400
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top           0.000
Trunk       178.400
Leaf        357.600
Total       536.000
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.142    0.032    0.174
Leaf     0.303    0.172    0.475
Total    0.445    0.204    0.649
--------------------------------


Clock DAG sink capacitances:
============================

--------------------------------------------------------
Count    Total    Average    Std. Dev.    Min      Max
--------------------------------------------------------
 136     0.303     0.002       0.001      0.001    0.004
--------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.100       4       0.056       0.022      0.035    0.087    {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
Leaf        0.100       3       0.094       0.006      0.087    0.098    {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------
Name           Type        Inst     Inst Area 
                           Count    (um^2)
----------------------------------------------
CLKINVX20TR    inverter      3        60.480
CLKINVX16TR    inverter      2        34.560
CLKINVX8TR     inverter      1        10.080
----------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
clk           0     0     6      0       3        53     134      1200.4      105.120   0.204  0.445  clk
---------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0        136       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     0     6      0       3        1.5       53    45.3333  134.000    120.040     105.120   0.204  0.445
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        136       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    7.200   73.143   134.000  41.751
Source-sink manhattan distance (um)   7.200   61.886    92.800  30.587
Source-sink resistance (Ohm)         25.340   73.245   120.040  33.095
-----------------------------------------------------------------------

Net length histogram across all clock trees:

-----------------------------
From (um)    To (um)    Count
-----------------------------
  0.000      10.000       7
-----------------------------

Source-sink distance histogram across all clock trees:

-----------------------------
From (um)    To (um)    Count
-----------------------------
  0.000      10.000       7
-----------------------------

Source-sink resistance histogram across all clock trees:

-------------------------------
From (Ohm)    To (Ohm)    Count
-------------------------------
   0.000       10.000       5
  10.000       20.000       2
-------------------------------

Transition distribution for half-corner worstDelay:setup.late:
==============================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.100       4       0.056       0.022      0.035    0.087    {3 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
Leaf        0.100       3       0.094       0.006      0.087    0.098    {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Fanout histogram across all clock trees:

----------------------
Fanout  Non-leaf  Leaf
        nets      nets
----------------------
   1       3       0
   3       1       0
  33       0       1
  50       0       1
  53       0       1
----------------------

Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :   0
# Inverters           :   6
  Total               :   6
Minimum depth         :   4
Maximum depth         :   4
Buffering area (um^2) : 105.120

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      136       0       0       0         0         0
-----------------------------------------------------------------
Total    0      136       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------
Timing Corner           Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                        Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------
bestDelay:hold.early       0.098          0.082         0.087          0.049      ignored          -      ignored          -
bestDelay:hold.late        0.098          0.082         0.087          0.049      ignored          -      ignored          -
worstDelay:setup.early     0.098          0.082         0.087          0.049      ignored          -      ignored          -
worstDelay:setup.late      0.098          0.082         0.087          0.049      explicit      0.100     explicit      0.100
---------------------------------------------------------------------------------------------------------------------------------

Fanout histogram for clock_tree clk:

----------------------
Fanout  Non-leaf  Leaf
        nets      nets
----------------------
   1       3       0
   3       1       0
  33       0       1
  50       0       1
  53       0       1
----------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

