0-prep 0h0m0s519ms
1-yosys 0h0m1s472ms
2-opensta 0h0m1s516ms
3-verilog2def_openroad 0h0m1s969ms
4-ioPlacer 0h0m1s497ms
5-tapcell 0h0m1s396ms
6-klayout_scrot 0h0m4s607ms
7-pdn 0h0m1s936ms
8-replace 0h0m0s294ms
8-resizer 0h0m2s141ms
9-write_verilog 0h0m1s416ms
10-opensta_post_resizer 0h0m1s547ms
11-opendp 0h0m1s426ms
12-klayout_scrot 0h0m4s638ms
13-resizer_timing 0h0m1s773ms
14-write_verilog 0h0m1s540ms
15-opensta_post_resizer_timing 0h0m1s517ms
16-fastroute 0h0m3s496ms
17-addspacers 0h0m1s675ms
18-write_verilog 0h0m1s526ms
19-tritonRoute 0h0m3s469ms
20-klayout_scrot 0h0m4s663ms
21-spef_extraction 0h0m0s452ms
22-opensta_spef 0h0m1s524ms
24-write_verilog 0h0m1s485ms
26-klayout_scrot 0h0m4s552ms
29-magic_gen 0h0m5s662ms
30-klayout 0h0m4s240ms
31-klayout_scrot 0h0m4s626ms
33-klayout_scrot 0h0m4s526ms
34-klayout_xor 0h0m9s904ms
35-magic_ext_spice 0h0m0s453ms
36-lvs 0h0m0s115ms
37-magic_drc 0h0m1s152ms
39-or_antenna 0h0m1s448ms
40-cvc 0h0m0s160ms