Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\vmware-host\shared folders\share\ISE\fury\VGA_render.v" into library work
Parsing module <VGA_render>.
Analyzing Verilog file "\\vmware-host\shared folders\share\ISE\fury\VGA_generator.v" into library work
Parsing module <VGA_generator>.
Analyzing Verilog file "\\vmware-host\shared folders\share\ISE\fury\ipcore_dir\BG.v" into library work
Parsing module <BG>.
Analyzing Verilog file "\\vmware-host\shared folders\share\ISE\fury\Counter_vga.v" into library work
Parsing module <Counter_vga>.
Analyzing Verilog file "\\vmware-host\shared folders\share\ISE\fury\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <Counter_vga>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\share\ISE\fury\Counter_vga.v" Line 14: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <VGA_generator>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\share\ISE\fury\VGA_generator.v" Line 23: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\share\ISE\fury\VGA_generator.v" Line 30: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <VGA_render>.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\share\ISE\fury\VGA_render.v" Line 17: Result of 31-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\vmware-host\shared folders\share\ISE\fury\VGA_render.v" Line 18: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <BG>.
WARNING:HDLCompiler:1499 - "\\vmware-host\shared folders\share\ISE\fury\ipcore_dir\BG.v" Line 39: Empty module <BG> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "\\vmware-host\shared folders\share\ISE\fury\top.v".
WARNING:Xst:647 - Input <btn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <Counter_vga>.
    Related source file is "\\vmware-host\shared folders\share\ISE\fury\Counter_vga.v".
    Found 1-bit register for signal <clk_vga>.
    Found 2-bit register for signal <cnt>.
    Found 2-bit adder for signal <cnt[1]_GND_2_o_add_2_OUT> created at line 14.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <Counter_vga> synthesized.

Synthesizing Unit <VGA_generator>.
    Related source file is "\\vmware-host\shared folders\share\ISE\fury\VGA_generator.v".
        HPIXELS = 10'b1100100000
        VLINES = 10'b1000001001
        HBP = 10'b0010010000
        HFP = 10'b1100010000
        VBP = 10'b0000011111
        VFP = 10'b0111111111
    Found 10-bit register for signal <y_cnt>.
    Found 10-bit register for signal <x_cnt>.
    Found 10-bit subtractor for signal <x_pos> created at line 38.
    Found 10-bit subtractor for signal <y_pos> created at line 39.
    Found 10-bit adder for signal <x_cnt[9]_GND_3_o_add_2_OUT> created at line 23.
    Found 10-bit adder for signal <y_cnt[9]_GND_3_o_add_8_OUT> created at line 30.
    Found 10-bit comparator greater for signal <GND_3_o_x_cnt[9]_LessThan_13_o> created at line 33
    Found 10-bit comparator greater for signal <x_cnt[9]_PWR_3_o_LessThan_14_o> created at line 33
    Found 10-bit comparator greater for signal <GND_3_o_y_cnt[9]_LessThan_15_o> created at line 33
    Found 10-bit comparator greater for signal <y_cnt[9]_GND_3_o_LessThan_16_o> created at line 33
    Found 10-bit comparator lessequal for signal <n0015> created at line 35
    Found 10-bit comparator lessequal for signal <n0017> created at line 36
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <VGA_generator> synthesized.

Synthesizing Unit <VGA_render>.
    Related source file is "\\vmware-host\shared folders\share\ISE\fury\VGA_render.v".
        LEFT = 155
        BG_W = 330
        BG_H = 480
WARNING:Xst:647 - Input <valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vsync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit subtractor for signal <n0022> created at line 17.
    Found 16-bit adder for signal <n0038> created at line 21.
    Found 16-bit adder for signal <n0041> created at line 21.
    Found 16-bit adder for signal <n0044> created at line 21.
    Found 16-bit adder for signal <addr_bg> created at line 21.
    Found 10-bit comparator lessequal for signal <n0006> created at line 23
    Found 10-bit comparator greater for signal <x_pos[9]_GND_4_o_LessThan_8_o> created at line 23
    Found 10-bit comparator greater for signal <y_pos[9]_GND_4_o_LessThan_9_o> created at line 23
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <VGA_render> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 16-bit adder                                          : 4
 2-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 10-bit register                                       : 2
 2-bit register                                        : 1
# Comparators                                          : 9
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 3
# Multiplexers                                         : 3
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/BG.ngc>.
Loading core <BG> for timing and area information for instance <bg>.

Synthesizing (advanced) Unit <Counter_vga>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Counter_vga> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_generator>.
The following registers are absorbed into counter <x_cnt>: 1 register on signal <x_cnt>.
The following registers are absorbed into counter <y_cnt>: 1 register on signal <y_cnt>.
Unit <VGA_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 10-bit subtractor                                     : 2
 16-bit adder                                          : 4
 9-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 5
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 3
# Multiplexers                                         : 3
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 202
#      GND                         : 2
#      INV                         : 4
#      LUT1                        : 18
#      LUT2                        : 6
#      LUT3                        : 13
#      LUT4                        : 18
#      LUT5                        : 11
#      LUT6                        : 59
#      MUXCY                       : 33
#      VCC                         : 2
#      XORCY                       : 36
# FlipFlops/Latches                : 29
#      FDE                         : 6
#      FDR                         : 13
#      FDRE                        : 10
# RAMS                             : 23
#      RAMB16BWER                  : 16
#      RAMB8BWER                   : 7
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              29  out of  18224     0%  
 Number of Slice LUTs:                  129  out of   9112     1%  
    Number used as Logic:               129  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    147
   Number with an unused Flip Flop:     118  out of    147    80%  
   Number with an unused LUT:            18  out of    147    12%  
   Number of fully used LUT-FF pairs:    11  out of    147     7%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  11  out of    232     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               20  out of     32    62%  
    Number using Block RAM only:         20
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                        | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
clk_100MHz                         | BUFGP                                                                                                                        | 3     |
c1/clk_vga                         | BUFG                                                                                                                         | 49    |
bg/N1                              | NONE(bg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 23    |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.318ns (Maximum Frequency: 96.918MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.252ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 2.833ns (frequency: 352.983MHz)
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Delay:               2.833ns (Levels of Logic = 1)
  Source:            c1/cnt_1 (FF)
  Destination:       c1/cnt_0 (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz rising

  Data Path: c1/cnt_1 to c1/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.874  c1/cnt_1 (c1/cnt_1)
     LUT2:I0->O            2   0.250   0.725  c1/cnt[1]_PWR_2_o_equal_2_o<1>1 (c1/cnt[1]_PWR_2_o_equal_2_o)
     FDR:R                     0.459          c1/cnt_0
    ----------------------------------------
    Total                      2.833ns (1.234ns logic, 1.599ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c1/clk_vga'
  Clock period: 10.318ns (frequency: 96.918MHz)
  Total number of paths / destination ports: 232201 / 383
-------------------------------------------------------------------------
Delay:               10.318ns (Levels of Logic = 9)
  Source:            generator/y_cnt_4 (FF)
  Destination:       bg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Source Clock:      c1/clk_vga rising
  Destination Clock: c1/clk_vga rising

  Data Path: generator/y_cnt_4 to bg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.525   1.374  generator/y_cnt_4 (generator/y_cnt_4)
     LUT6:I1->O           15   0.254   1.155  generator/Msub_y_pos_xor<5>11 (y_pos<5>)
     LUT6:I5->O            2   0.254   1.002  generator/Msub_y_pos_xor<8>11_SW1 (N21)
     LUT6:I2->O            1   0.254   0.910  render/Madd_n0041_cy<0>101_SW2 (N16)
     LUT6:I3->O            5   0.235   0.841  render/Madd_n0041_cy<0>111 (render/Madd_n0041_cy<0>10)
     LUT6:I5->O            1   0.254   0.000  render/Madd_n0041_xor<0>121 (render/Madd_addr_bg_lut<0>11)
     MUXCY:S->O            1   0.215   0.000  render/Madd_addr_bg_cy<0>_10 (render/Madd_addr_bg_cy<0>11)
     XORCY:CI->O          20   0.206   1.562  render/Madd_addr_bg_xor<0>_11 (addr_bg<12>)
     begin scope: 'bg:addra<12>'
     LUT4:I0->O            4   0.254   0.803  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out21 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena)
     RAMB8BWER:ENAWREN         0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    ----------------------------------------
    Total                     10.318ns (2.671ns logic, 7.647ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c1/clk_vga'
  Total number of paths / destination ports: 702 / 10
-------------------------------------------------------------------------
Offset:              10.252ns (Levels of Logic = 5)
  Source:            generator/y_cnt_4 (FF)
  Destination:       vga_R<2> (PAD)
  Source Clock:      c1/clk_vga rising

  Data Path: generator/y_cnt_4 to vga_R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.525   1.374  generator/y_cnt_4 (generator/y_cnt_4)
     LUT6:I1->O           11   0.254   1.039  generator/Msub_y_pos_cy<5>11 (generator/Msub_y_pos_cy<5>)
     LUT3:I2->O            6   0.254   1.331  generator/Msub_y_pos_cy<7>11 (generator/Msub_y_pos_cy<7>)
     LUT6:I0->O            8   0.254   1.374  render/bg_on4 (render/bg_on4)
     LUT6:I1->O            1   0.254   0.681  render/Mmux_vga_B21 (vga_B_1_OBUF)
     OBUF:I->O                 2.912          vga_B_1_OBUF (vga_B<1>)
    ----------------------------------------
    Total                     10.252ns (4.453ns logic, 5.799ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock c1/clk_vga
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c1/clk_vga     |   10.318|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    2.833|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.09 secs
 
--> 

Total memory usage is 216812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

