{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748443538375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748443538375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 16:45:38 2025 " "Processing started: Wed May 28 16:45:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748443538375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748443538375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748443538375 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748443538519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1748443538885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1748443538885 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443538918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443538918 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1748443539177 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1748443539245 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443539245 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748443539257 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " "create_clock -period 1.000 -name Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748443539257 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748443539257 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443539270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443539270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443539270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443539270 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443539270 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748443539270 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1748443539279 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748443539279 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748443539280 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748443539289 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1748443539334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748443539377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.857 " "Worst-case setup slack is -15.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.857          -27756.363 CLK  " "  -15.857          -27756.363 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.125             -11.125 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "  -11.125             -11.125 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443539379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.651 " "Worst-case hold slack is 0.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 CLK  " "    0.651               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.675               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "    0.675               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443539420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443539423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443539425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3277.602 CLK  " "   -3.000           -3277.602 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213              -1.472 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "   -0.213              -1.472 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443539427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443539427 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748443539485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748443539507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748443540849 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443540990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443540990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443540990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443540990 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443540990 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748443540990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748443540991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748443541068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.679 " "Worst-case setup slack is -14.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.679          -25609.857 CLK  " "  -14.679          -25609.857 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.282             -10.282 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "  -10.282             -10.282 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443541070 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.557 " "Worst-case hold slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "    0.557               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 CLK  " "    0.606               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443541110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443541112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443541114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -3277.602 CLK  " "   -3.000           -3277.602 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -1.042 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "   -0.182              -1.042 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443541117 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748443541176 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443541374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout " "Cell: U_Decodeur\|instr_courante.CMP~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443541374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443541374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~27  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443541374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout " "Cell: U_Gestion\|U_Instruction_Memory\|mem~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748443541374 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748443541374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748443541374 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748443541412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.374 " "Worst-case setup slack is -6.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.374          -10904.997 CLK  " "   -6.374          -10904.997 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.654              -4.654 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "   -4.654              -4.654 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443541415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.063 " "Worst-case hold slack is 0.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 CLK  " "    0.063               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "    0.209               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443541454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443541456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748443541458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2409.496 CLK  " "   -3.000           -2409.496 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\]  " "    0.056               0.000 Unite_Gestion_Instructions:U_Gestion\|PC:U_PC\|PC_value\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748443541461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748443541461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748443542187 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748443542191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5007 " "Peak virtual memory: 5007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748443542268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 16:45:42 2025 " "Processing ended: Wed May 28 16:45:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748443542268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748443542268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748443542268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748443542268 ""}
