
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.402336                       # Number of seconds simulated
sim_ticks                                6402335656000                       # Number of ticks simulated
final_tick                               6402335656000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 306666                       # Simulator instruction rate (inst/s)
host_op_rate                                   497300                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3894909596                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664856                       # Number of bytes of host memory used
host_seconds                                  1643.77                       # Real time elapsed on the host
sim_insts                                   504088774                       # Number of instructions simulated
sim_ops                                     817446129                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17225152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17247872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    928579776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       928579776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           269143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              269498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      14509059                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           14509059                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2690448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2693997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       145037659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            145037659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       145037659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2690448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            147731656                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245989                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374666                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335213                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12804671312                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   504088774                       # Number of instructions committed
system.cpu.committedOps                     817446129                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             812630010                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565890                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    812630010                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855649                       # number of times the integer registers were read
system.cpu.num_int_register_writes          705741308                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557775                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904588                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620652                       # number of memory refs
system.cpu.num_load_insts                   238245986                       # Number of load instructions
system.cpu.num_store_insts                   64374666                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12804671312                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772146                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 505014358     61.78%     61.95% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.95% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.98% # Class of executed instruction
system.cpu.op_class::MemRead                238245918     29.15%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  817446129                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.787281                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620655                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682610                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.328775                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.787281                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923920                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923920                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629890                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8043615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8043615                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     245673505                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        245673505                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    245673505                       # number of overall hits
system.cpu.dcache.overall_hits::total       245673505                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616099                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     56331051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     56331051                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     56947150                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       56947150                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     56947150                       # number of overall misses
system.cpu.dcache.overall_misses::total      56947150                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 154661867500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 154661867500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 5324563873000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 5324563873000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 5479225740500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5479225740500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 5479225740500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5479225740500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374666                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374666                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620655                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620655                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.875050                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.875050                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.188180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.188180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.188180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.188180                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 251034.115459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 251034.115459                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 94522.714888                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94522.714888                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 96215.978157                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96215.978157                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 96215.978157                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96215.978157                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       205627                       # number of writebacks
system.cpu.dcache.writebacks::total            205627                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616099                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     56331051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     56331051                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     56947150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     56947150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     56947150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     56947150                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 154045768500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 154045768500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5268232822000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5268232822000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5422278590500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 5422278590500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5422278590500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5422278590500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.875050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.875050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.188180                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.188180                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.188180                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.188180                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 250034.115459                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 250034.115459                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 93522.714888                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93522.714888                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 95215.978157                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95215.978157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 95215.978157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95215.978157                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682098                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.358763                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335213                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1907986.515493                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.358763                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354670781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354670781                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677334858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677334858                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677334858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677334858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677334858                       # number of overall hits
system.cpu.icache.overall_hits::total       677334858                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    101555500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    101555500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    101555500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    101555500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    101555500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    101555500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335213                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335213                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335213                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335213                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 286071.830986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 286071.830986                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 286071.830986                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 286071.830986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 286071.830986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 286071.830986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    101200500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101200500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    101200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101200500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    101200500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101200500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 285071.830986                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 285071.830986                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 285071.830986                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 285071.830986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 285071.830986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 285071.830986                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2044.831003                       # Cycle average of tags in use
system.l2.tags.total_refs                   114069664                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518782                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    219.879765                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.367460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.278858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.184685                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998453                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1972                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 913076254                       # Number of tag accesses
system.l2.tags.data_accesses                913076254                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       205627                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           205627                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        56440035                       # number of WriteClean hits
system.l2.WriteClean_hits::total             56440035                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          28212845                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             28212845                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1492                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161135                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                162627                       # number of demand (read+write) hits
system.l2.demand_hits::total                   162627                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               162627                       # number of overall hits
system.l2.overall_hits::total                  162627                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        28051695                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           28051695                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            65019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               65019                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454964                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              519983                       # number of demand (read+write) misses
system.l2.demand_misses::total                 520338                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data             519983                       # number of overall misses
system.l2.overall_misses::total                520338                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 4847969201000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 4847969201000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  38084255500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38084255500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    100660000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100660000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 151429702000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 151429702000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     100660000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  189513957500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     189614617500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    100660000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 189513957500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    189614617500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       205627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       205627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     56440035                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         56440035                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      56264540                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         56264540                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682610                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682965                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682610                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682965                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.498568                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.498568                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.977568                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977568                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738459                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.761757                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.761881                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.761757                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.761881                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 172822.683300                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 172822.683300                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 585740.406650                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 585740.406650                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 283549.295775                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 283549.295775                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 332838.866372                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 332838.866372                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 283549.295775                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 364461.833368                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 364406.630882                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 283549.295775                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 364461.833368                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 364406.630882                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               514512                       # number of writebacks
system.l2.writebacks::total                    514512                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     28051695                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      28051695                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        65019                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          65019                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454964                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454964                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         519983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            520338                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        519983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           520338                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 4567452894500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 4567452894500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  37434065500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  37434065500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     97110000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97110000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 146880062000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 146880062000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     97110000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 184314127500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 184411237500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     97110000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 184314127500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 184411237500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.498568                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.498568                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.977568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738459                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.761757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.761881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.761757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.761881                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 162822.706239                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 162822.706239                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 575740.406650                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 575740.406650                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 273549.295775                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 273549.295775                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 322838.866372                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 322838.866372                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 273549.295775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 354461.833368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 354406.630882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 273549.295775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 354461.833368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 354406.630882                       # average overall mshr miss latency
system.l2.replacements                         516734                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16057.225615                       # Cycle average of tags in use
system.l3.tags.total_refs                    57410336                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    286785                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    200.185979                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      475.195345                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.251592                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15575.778678                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.029004                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000382                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.950670                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.980055                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16320                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  57697952                       # Number of tag accesses
system.l3.tags.data_accesses                 57697952                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       514512                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           514512                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        28322678                       # number of WriteClean hits
system.l3.WriteClean_hits::total             28322678                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          14047041                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             14047041                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                425                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   425                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         248622                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            248622                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                249047                       # number of demand (read+write) hits
system.l3.demand_hits::total                   249047                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               249047                       # number of overall hits
system.l3.overall_hits::total                  249047                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        14006237                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           14006237                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            63011                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               63011                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       206342                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          206697                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              269353                       # number of demand (read+write) misses
system.l3.demand_misses::total                 269708                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data             269353                       # number of overall misses
system.l3.overall_misses::total                269708                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 4111238788500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 4111238788500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  36675287500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   36675287500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     93205000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 139264927000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 139358132000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      93205000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  175940214500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     176033419500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     93205000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 175940214500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    176033419500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       514512                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       514512                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     28322678                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         28322678                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      28053278                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         28053278                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454964                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455319                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518400                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518755                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518400                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518755                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499273                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499273                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993300                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993300                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.453535                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.453961                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.519585                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.519914                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.519585                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.519914                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 293529.146230                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 293529.146230                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 582045.793592                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 582045.793592                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 262549.295775                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 674922.831997                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 674214.584634                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 262549.295775                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 653195.674450                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 652681.490723                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 262549.295775                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 653195.674450                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 652681.490723                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               261201                       # number of writebacks
system.l3.writebacks::total                    261201                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           10                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            10                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data     14006237                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      14006237                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        63011                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          63011                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       206342                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       206697                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         269353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            269708                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        269353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           269708                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 3971367055500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 3971367055500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  36045177500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  36045177500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     89655000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 137201507000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 137291162000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     89655000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 173246684500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 173336339500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     89655000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 173246684500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 173336339500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499273                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499273                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993300                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993300                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.453535                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.453961                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.519585                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.519914                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.519585                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.519914                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 283542.757095                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 283542.757095                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 572045.793592                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 572045.793592                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 252549.295775                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 664922.831997                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 664214.584634                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 252549.295775                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 643195.674450                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 642681.490723                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 252549.295775                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 643195.674450                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 642681.490723                       # average overall mshr miss latency
system.l3.replacements                         270401                       # number of replacements
system.membus.snoop_filter.tot_requests      14540229                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     14270731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             206697                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       261201                       # Transaction distribution
system.membus.trans_dist::WriteClean         14247858                       # Transaction distribution
system.membus.trans_dist::CleanEvict               57                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         14006447                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62801                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62801                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        206697                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     29054559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     29054559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29054559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    945827648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    945827648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               945827648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14275945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14275945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14275945                       # Request fanout histogram
system.membus.reqLayer2.occupancy        105344569500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1362663500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     57629649                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     56946684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       42577034                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     42577034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       728568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        99010571                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          487846                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        56264540                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       56264540                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616099                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    171016433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             171017189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3669009408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3669035072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43104852                       # Total snoops (count)
system.tol2bus.snoopTraffic                2757982528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        100052357                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.425548                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494426                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57475323     57.45%     57.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1               42577034     42.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          100052357                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       113680550000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29156185000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     29088489                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     28569734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       14265440                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     14265440                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6402335656000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455319                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       775713                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        42570536                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           11144                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        28053278                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       28053278                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63436                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455319                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     85983200                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1878780480                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        14518259                       # Total snoops (count)
system.tol3bus.snoopTraffic                 928579776                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         43090292                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.331059                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.470594                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               28824852     66.89%     66.89% # Request fanout histogram
system.tol3bus.snoop_fanout::1               14265440     33.11%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           43090292                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57542773500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       14804771500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
