INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/And_Gate_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_Gate_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/Half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/Logic_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Logic_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/Nand_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nand_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/OR_Gate_Nbits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_Gate_Nbits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/adder_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/arithmetic_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/multiply_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/nor_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/ones_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ones_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/subtractor_nbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_nbit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/xnor_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xnor_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sources_1/new/xor_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/college/Junior/spring 2025/digital/Vivdao Directory/Digital_Project/Digital_Project.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
