Source Block: oh/elink/dv/elink_e16_model.v@1996:2006@HdlStmAssign
   wire     emesh_fifo_empty;

   //#########
   //# FIFO
   //#########
   assign fifo_read       = mesh_fifo_read;
                         
   link_rxi_fifo link_rxi_fifo (/*AUTOINST*/
				// Outputs
				.fifo_full_rlc	(fifo_full_rlc),
				.fifo_tran_out	(fifo_tran_out[14*LW-1:0]),

Diff Content:
- 2001    assign fifo_read       = mesh_fifo_read;

Clone Blocks:
