-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Sat Sep 12 22:59:27 2020
-- Host        : rsaradhy-acer running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ FIFO_10_sim_netlist.vhdl
-- Design      : FIFO_10
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu2cg-sfvc784-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim is
  port (
    p_23_in : out STD_LOGIC;
    ful_0 : out STD_LOGIC;
    rd_rst_busy_0 : out STD_LOGIC;
    wr_rst_busy_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_0 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_1 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    p_21_in : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ful_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__6_n_0\ : STD_LOGIC;
  signal ov_0 : STD_LOGIC;
  signal \^p_23_in\ : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pf_0 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_0 <= \^ful_0\;
  p_23_in <= \^p_23_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(0),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_23_in\,
      FULL => \^ful_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_8_in,
      PROGFULL => pf_0,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_7_in,
      RDRSTBUSY => rd_rst_busy_0,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(0),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => ov_0,
      WRRSTBUSY => wr_rst_busy_0(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^p_23_in\,
      I1 => p_22_in,
      I2 => p_16_in,
      I3 => p_21_in,
      O => rd_clk_0
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0404040445040"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__6_n_0\,
      I1 => ful_4,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040404FFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^ful_0\,
      I4 => ful_1,
      I5 => ful_3,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_10 is
  port (
    p_19_in : out STD_LOGIC;
    ful_4 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_17_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_10 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_10 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__6_n_0\ : STD_LOGIC;
  signal ov_4 : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^p_19_in\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal pf_4 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_rst_busy_0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_19_in <= \^p_19_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(4),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_19_in\,
      FULL => ful_4,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_12_in,
      PROGFULL => pf_4,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_3_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(4),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => ov_4,
      WRRSTBUSY => wr_rst_busy_0(4)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF0C00"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__6_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => p_17_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__6_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF77777577"
    )
        port map (
      I0 => \^p_19_in\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__6_n_0\
    );
wr_rst_busy_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_rst_busy_0(4),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      O => rd_clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_11 is
  port (
    p_18_in : out STD_LOGIC;
    ful_5 : out STD_LOGIC;
    wr_rst_busy_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full_i0_in : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ : in STD_LOGIC;
    ful_0 : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_7 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_11 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_11 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^ful_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__6_n_0\ : STD_LOGIC;
  signal ov_5 : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal pf_5 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_5 <= \^ful_5\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_in,
      FULL => \^ful_5\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_13_in,
      PROGFULL => pf_5,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_2_in,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(5),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => ov_5,
      WRRSTBUSY => wr_rst_busy_0(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550355555500"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\,
      O => full_i0_in
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^ful_5\,
      I1 => ful_0,
      I2 => ful_2,
      I3 => ful_7,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => rd_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_12 is
  port (
    p_17_in : out STD_LOGIC;
    ful_6 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_2 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ful_1 : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    ful_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_12 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_12 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^ful_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_6 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pf_6 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_6 <= \^ful_6\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(6),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_17_in,
      FULL => \^ful_6\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_14_in,
      PROGFULL => pf_6,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_1_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(6),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => ov_6,
      WRRSTBUSY => rd_clk_1(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^ful_6\,
      I1 => ful_1,
      I2 => ful_4,
      I3 => ful_3,
      O => rd_clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_13 is
  port (
    p_16_in : out STD_LOGIC;
    ful_7 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    emp : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_17_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_18_in : in STD_LOGIC;
    p_19_in : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wrst_busy_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_rst_busy_1 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ : in STD_LOGIC;
    ful_6 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_5 : in STD_LOGIC;
    ful_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_13 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_13 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d[7]_63\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^ful_7\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal \^p_16_in\ : STD_LOGIC;
  signal pf_7 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal wr_rst_busy_0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  SR(0) <= \^sr\(0);
  ful_7 <= \^ful_7\;
  p_16_in <= \^p_16_in\;
empty_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => emp(0),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\
    );
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(7),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[7]_63\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_16_in\,
      FULL => \^ful_7\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_15_in,
      PROGFULL => pf_7,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_0_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(7),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => ov_7,
      WRRSTBUSY => wr_rst_busy_0(7)
    );
\gf36e2_inst.sngfifo36e2_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_7\,
      I1 => ful_6,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(1),
      I3 => ful_5,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(0),
      I5 => ful_4,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_63\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_63\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_63\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_63\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_63\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_63\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_63\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_63\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^p_16_in\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555F7FFFF7FFFFF"
    )
        port map (
      I0 => \^ful_7\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(0),
      I4 => ful_5,
      I5 => ful_6,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => p_17_in,
      I2 => Q(1),
      I3 => p_18_in,
      I4 => Q(0),
      I5 => p_19_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sr\(0),
      I1 => wrst_busy_i(1),
      I2 => wrst_busy_i(2),
      I3 => wrst_busy_i(0),
      I4 => wr_rst_busy_1,
      O => wr_rst_busy
    );
wr_rst_busy_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wr_rst_busy_0(7),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14 is
  port (
    p_23_in : out STD_LOGIC;
    ful_0 : out STD_LOGIC;
    rd_rst_busy_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ful_1 : in STD_LOGIC;
    ful_6 : in STD_LOGIC;
    ful_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ful_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_0 : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pf_0 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_0 <= \^ful_0\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(0),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_23_in,
      FULL => \^ful_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_8_in,
      PROGFULL => pf_0,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_7_in,
      RDRSTBUSY => rd_rst_busy_0,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(0),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => ov_0,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^ful_0\,
      I1 => ful_1,
      I2 => ful_6,
      I3 => ful_5,
      O => rd_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15 is
  port (
    p_22_in : out STD_LOGIC;
    ful_1 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_23_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_21_in : in STD_LOGIC;
    ful_0 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    ful_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^ful_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_4__5_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_1 : STD_LOGIC;
  signal \^p_22_in\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pf_1 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal we_1 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_1 <= \^ful_1\;
  p_22_in <= \^p_22_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(1),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_22_in\,
      FULL => \^ful_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_9_in,
      PROGFULL => pf_1,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_6_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(1),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => ov_1,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gf36e2_inst.sngfifo36e2_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(7),
      O => we_7
    );
\gf36e2_inst.sngfifo36e2_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \^ful_1\,
      I1 => ful_0,
      I2 => ful_3,
      I3 => Q(0),
      I4 => ful_2,
      I5 => Q(1),
      O => \gf36e2_inst.sngfifo36e2_i_4__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888C8A00000000"
    )
        port map (
      I0 => \^p_22_in\,
      I1 => p_23_in,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5\(2),
      I5 => p_21_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16 is
  port (
    p_21_in : out STD_LOGIC;
    ful_2 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_0 : out STD_LOGIC;
    full_i0_in_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_17_in : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_1 : in STD_LOGIC;
    ful_0 : in STD_LOGIC;
    ful_7 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    rd_rst_busy_0 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^ful_2\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__0_n_0\ : STD_LOGIC;
  signal ov_2 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal pf_2 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal und_2 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_2 <= \^ful_2\;
  p_21_in <= \^p_21_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(2),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_21_in\,
      FULL => \^ful_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_10_in,
      PROGFULL => pf_2,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => und_2,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(2),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => ov_2,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => p_17_in,
      I2 => p_18_in,
      I3 => p_16_in,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      O => rd_clk_0
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550355555500"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__1_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__5_n_0\,
      O => full_i0_in_0
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^ful_2\,
      I1 => ful_7,
      I2 => ful_3,
      I3 => ful_4,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_2\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__5_n_0\,
      I1 => ful_3,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0008080FFFF8888"
    )
        port map (
      I0 => ful_3,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__5_n_0\,
      I2 => ful_4,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__0_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04100001000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^ful_2\,
      I4 => ful_1,
      I5 => ful_0,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080A08088"
    )
        port map (
      I0 => \^ful_2\,
      I1 => ful_1,
      I2 => ful_0,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => rd_rst_busy_0,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17 is
  port (
    p_20_in : out STD_LOGIC;
    ful_3 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    re_0 : out STD_LOGIC;
    re_1 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0\ : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ : in STD_LOGIC;
    rd_rst_busy_0_dly : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_21_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[3]_51\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \gf36e2_inst.sngfifo36e2_i_3__0_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : STD_LOGIC;
  signal ov_3 : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal pf_3 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\;
  p_20_in <= \^p_20_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(3),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[3]_51\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_20_in\,
      FULL => ful_3,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_11_in,
      PROGFULL => pf_3,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_4_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(3),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => ov_3,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gf36e2_inst.sngfifo36e2_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__0_n_0\,
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__0_n_0\,
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__0_n_0\,
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__0_n_0\,
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__0_n_0\,
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__0_n_0\,
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__0_n_0\,
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__0_n_0\,
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFDFFFD"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__2_n_0\,
      I4 => Q(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => \gf36e2_inst.sngfifo36e2_i_3__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0\,
      I3 => rd_rst_busy_0_dly,
      I4 => re_3,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5_n_0\,
      O => D(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_51\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_51\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0\,
      I3 => rd_rst_busy_0_dly,
      I4 => re_3,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__5_n_0\,
      O => D(1)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_51\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_51\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0\,
      I3 => rd_rst_busy_0_dly,
      I4 => re_3,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__5_n_0\,
      O => D(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_51\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_51\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0\,
      I3 => rd_rst_busy_0_dly,
      I4 => re_3,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__5_n_0\,
      O => D(3)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I2 => \gf36e2_inst.sngfifo36e2_i_3__0_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I3 => \gf36e2_inst.sngfifo36e2_i_3__0_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_51\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_51\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__5_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__5_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__5_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__5_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__5_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__5_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555755575"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => p_23_in,
      I5 => p_22_in,
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000300F3FFF3FF"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0\,
      I5 => p_18_in,
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__2_n_0\,
      I4 => Q(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => E(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => p_21_in,
      I2 => Q(1),
      I3 => p_22_in,
      I4 => Q(0),
      I5 => p_23_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18 is
  port (
    p_19_in : out STD_LOGIC;
    ful_4 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    rd_clk_2 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_17_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0\ : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : STD_LOGIC;
  signal ov_4 : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^p_19_in\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal pf_4 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\;
  p_19_in <= \^p_19_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(4),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_19_in\,
      FULL => ful_4,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_12_in,
      PROGFULL => pf_4,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_3_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(4),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => ov_4,
      WRRSTBUSY => wr_rst_busy(4)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF0C00"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => p_17_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF77777577"
    )
        port map (
      I0 => \^p_19_in\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0\,
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^p_19_in\,
      I1 => p_20_in,
      I2 => p_23_in,
      I3 => p_22_in,
      O => rd_clk_1
    );
wr_rst_busy_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_rst_busy(4),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      O => rd_clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19 is
  port (
    p_18_in : out STD_LOGIC;
    ful_5 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_6 : in STD_LOGIC;
    ful_7 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^ful_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal ov_5 : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal pf_5 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_5 <= \^ful_5\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_in,
      FULL => \^ful_5\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_13_in,
      PROGFULL => pf_5,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_2_in,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(5),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => ov_5,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515F7FF7FFFFFFF"
    )
        port map (
      I0 => \^ful_5\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => ful_6,
      I5 => ful_7,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => rd_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20 is
  port (
    p_17_in : out STD_LOGIC;
    ful_6 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_6 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pf_6 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(6),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_17_in,
      FULL => ful_6,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_14_in,
      PROGFULL => pf_6,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_1_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(6),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => ov_6,
      WRRSTBUSY => rd_clk_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21 is
  port (
    p_16_in : out STD_LOGIC;
    ful_7 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    emp : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_17_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_18_in : in STD_LOGIC;
    p_19_in : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ : in STD_LOGIC;
    ful_6 : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_i_2__14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ful_5 : in STD_LOGIC;
    ful_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[7]_55\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^ful_7\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal \^p_16_in\ : STD_LOGIC;
  signal pf_7 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_7 <= \^ful_7\;
  p_16_in <= \^p_16_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(7),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[7]_55\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_16_in\,
      FULL => \^ful_7\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_15_in,
      PROGFULL => pf_7,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_0_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(7),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => ov_7,
      WRRSTBUSY => wr_rst_busy(7)
    );
\gf36e2_inst.sngfifo36e2_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_7\,
      I1 => ful_6,
      I2 => \gf36e2_inst.sngfifo36e2_i_2__14\(1),
      I3 => ful_5,
      I4 => \gf36e2_inst.sngfifo36e2_i_2__14\(0),
      I5 => ful_4,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_55\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_55\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_55\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_55\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_55\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_55\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_55\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_55\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^p_16_in\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      I3 => emp(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => p_17_in,
      I2 => Q(1),
      I3 => p_18_in,
      I4 => Q(0),
      I5 => p_19_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
wr_rst_busy_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wr_rst_busy(7),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22 is
  port (
    p_23_in : out STD_LOGIC;
    ful_0 : out STD_LOGIC;
    rd_rst_busy_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_1 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1\ : in STD_LOGIC;
    ful_6 : in STD_LOGIC;
    ful_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ful_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__5_n_0\ : STD_LOGIC;
  signal ov_0 : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pf_0 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_0 <= \^ful_0\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(0),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_23_in,
      FULL => \^ful_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_8_in,
      PROGFULL => pf_0,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_7_in,
      RDRSTBUSY => rd_rst_busy_0,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(0),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => ov_0,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF404040444040"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__5_n_0\,
      I4 => ful_3,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^ful_0\,
      I1 => ful_6,
      I2 => ful_7,
      I3 => ful_1,
      O => rd_clk_0
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FEFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^ful_0\,
      I4 => ful_1,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23 is
  port (
    p_22_in : out STD_LOGIC;
    ful_1 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_1 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_23_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_21_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_4 : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^ful_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : STD_LOGIC;
  signal ov_1 : STD_LOGIC;
  signal \^p_22_in\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pf_1 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_1 <= \^ful_1\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\;
  p_22_in <= \^p_22_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(1),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_22_in\,
      FULL => \^ful_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_9_in,
      PROGFULL => pf_1,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_6_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(1),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => ov_1,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888C8A00000000"
    )
        port map (
      I0 => \^p_22_in\,
      I1 => p_23_in,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => p_21_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008EFEF"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4\(0),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4\(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4\(2),
      I3 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\,
      I4 => ful_4,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080C08088"
    )
        port map (
      I0 => \^ful_1\,
      I1 => ful_2,
      I2 => ful_0,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4\(2),
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24 is
  port (
    p_21_in : out STD_LOGIC;
    ful_2 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_0 : out STD_LOGIC;
    full_i0_in_1 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_17_in : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    ful_5 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1_0\ : in STD_LOGIC;
    rrst_busy_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    rd_rst_busy_0 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^ful_2\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__4_n_0\ : STD_LOGIC;
  signal ov_2 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal pf_2 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal und_2 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  SR(0) <= \^sr\(0);
  ful_2 <= \^ful_2\;
  p_21_in <= \^p_21_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(2),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_21_in\,
      FULL => \^ful_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_10_in,
      PROGFULL => pf_2,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => und_2,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(2),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => ov_2,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => p_17_in,
      I2 => p_18_in,
      I3 => p_16_in,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      O => rd_clk_0
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550355555500"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\,
      O => full_i0_in_1
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^ful_2\,
      I1 => ful_4,
      I2 => ful_3,
      I3 => ful_5,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => rd_rst_busy_0,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => \^sr\(0)
    );
rd_rst_busy_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sr\(0),
      I1 => rrst_busy_i(0),
      I2 => rrst_busy_i(2),
      I3 => rrst_busy_i(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25 is
  port (
    p_20_in : out STD_LOGIC;
    ful_3 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_1 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    re_0 : out STD_LOGIC;
    re_1 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0\ : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\ : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ : in STD_LOGIC;
    rd_rst_busy_0_dly : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_21_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_1 : in STD_LOGIC;
    ful_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[3]_43\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^ful_3\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_3__1_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_4__4_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : STD_LOGIC;
  signal ov_3 : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal pf_3 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal we_3 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_3 <= \^ful_3\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\;
  p_20_in <= \^p_20_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(3),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[3]_43\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_20_in\,
      FULL => \^ful_3\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_11_in,
      PROGFULL => pf_3,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_4_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(3),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => ov_3,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gf36e2_inst.sngfifo36e2_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__1_n_0\,
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__1_n_0\,
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__1_n_0\,
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__1_n_0\,
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__1_n_0\,
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__1_n_0\,
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__1_n_0\,
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__1_n_0\,
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__4_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__4_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__4_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__4_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__4_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__4_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__4_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__4_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(7),
      O => we_7
    );
\gf36e2_inst.sngfifo36e2_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFDFFFD"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__1_n_0\,
      I4 => Q(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => \gf36e2_inst.sngfifo36e2_i_3__1_n_0\
    );
\gf36e2_inst.sngfifo36e2_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_3\,
      I1 => ful_2,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(1),
      I3 => ful_1,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(0),
      I5 => ful_0,
      O => \gf36e2_inst.sngfifo36e2_i_4__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__4_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4_n_0\,
      O => D(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_43\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_43\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__4_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__4_n_0\,
      O => D(1)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_43\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_43\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__4_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__4_n_0\,
      O => D(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_43\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_43\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__4_n_0\,
      O => D(3)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I3 => \gf36e2_inst.sngfifo36e2_i_3__1_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I3 => \gf36e2_inst.sngfifo36e2_i_3__1_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_43\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_43\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__4_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__4_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__4_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__4_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__4_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__4_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555755575"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => p_23_in,
      I5 => p_22_in,
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000300F3FFF3FF"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0\,
      I5 => p_18_in,
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__1_n_0\,
      I4 => Q(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => E(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => p_21_in,
      I2 => Q(1),
      I3 => p_22_in,
      I4 => Q(0),
      I5 => p_23_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26 is
  port (
    p_19_in : out STD_LOGIC;
    ful_4 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    rd_clk_2 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_17_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0\ : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : STD_LOGIC;
  signal ov_4 : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^p_19_in\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal pf_4 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\;
  p_19_in <= \^p_19_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(4),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_19_in\,
      FULL => ful_4,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_12_in,
      PROGFULL => pf_4,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_3_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(4),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => ov_4,
      WRRSTBUSY => wr_rst_busy(4)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF0C00"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => p_17_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF77777577"
    )
        port map (
      I0 => \^p_19_in\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0\,
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^p_19_in\,
      I1 => p_20_in,
      I2 => p_23_in,
      I3 => p_22_in,
      O => rd_clk_1
    );
wr_rst_busy_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_rst_busy(4),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      O => rd_clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27 is
  port (
    p_18_in : out STD_LOGIC;
    ful_5 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal ov_5 : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal pf_5 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_in,
      FULL => ful_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_13_in,
      PROGFULL => pf_5,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_2_in,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(5),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => ov_5,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => rd_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28 is
  port (
    p_17_in : out STD_LOGIC;
    ful_6 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_7 : in STD_LOGIC;
    ful_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^ful_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_6 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pf_6 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_6 <= \^ful_6\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(6),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_17_in,
      FULL => \^ful_6\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_14_in,
      PROGFULL => pf_6,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_1_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(6),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => ov_6,
      WRRSTBUSY => rd_clk_1(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51557FFFFF7FFFFF"
    )
        port map (
      I0 => \^ful_6\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => ful_7,
      I5 => ful_5,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29 is
  port (
    p_16_in : out STD_LOGIC;
    ful_7 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_17_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_18_in : in STD_LOGIC;
    p_19_in : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ : in STD_LOGIC;
    ful_6 : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_i_2__22\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ful_5 : in STD_LOGIC;
    ful_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[7]_47\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^ful_7\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal \^p_16_in\ : STD_LOGIC;
  signal pf_7 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_7 <= \^ful_7\;
  p_16_in <= \^p_16_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(7),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[7]_47\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_16_in\,
      FULL => \^ful_7\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_15_in,
      PROGFULL => pf_7,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_0_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(7),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => ov_7,
      WRRSTBUSY => wr_rst_busy(7)
    );
\gf36e2_inst.sngfifo36e2_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_7\,
      I1 => ful_6,
      I2 => \gf36e2_inst.sngfifo36e2_i_2__22\(1),
      I3 => ful_5,
      I4 => \gf36e2_inst.sngfifo36e2_i_2__22\(0),
      I5 => ful_4,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_47\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_47\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_47\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_47\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_47\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_47\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_47\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_47\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^p_16_in\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => p_17_in,
      I2 => Q(1),
      I3 => p_18_in,
      I4 => Q(0),
      I5 => p_19_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
wr_rst_busy_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wr_rst_busy(7),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30 is
  port (
    p_23_in : out STD_LOGIC;
    ful_0 : out STD_LOGIC;
    rd_rst_busy_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_0 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_1 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ful_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__4_n_0\ : STD_LOGIC;
  signal ov_0 : STD_LOGIC;
  signal \^p_23_in\ : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pf_0 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_0 <= \^ful_0\;
  p_23_in <= \^p_23_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(0),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_23_in\,
      FULL => \^ful_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_8_in,
      PROGFULL => pf_0,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_7_in,
      RDRSTBUSY => rd_rst_busy_0,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(0),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => ov_0,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^p_23_in\,
      I1 => p_22_in,
      I2 => p_17_in,
      I3 => p_20_in,
      O => rd_clk_0
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0404040445040"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__4_n_0\,
      I1 => ful_4,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040404FFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^ful_0\,
      I4 => ful_1,
      I5 => ful_3,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31 is
  port (
    p_22_in : out STD_LOGIC;
    ful_1 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_1 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_23_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_21_in : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_0 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^ful_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : STD_LOGIC;
  signal ov_1 : STD_LOGIC;
  signal \^p_22_in\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pf_1 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_1 <= \^ful_1\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\;
  p_22_in <= \^p_22_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(1),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_22_in\,
      FULL => \^ful_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_9_in,
      PROGFULL => pf_1,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_6_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(1),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => ov_1,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888C8A00000000"
    )
        port map (
      I0 => \^p_22_in\,
      I1 => p_23_in,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => p_21_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\,
      I1 => ful_3,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\(2),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080C08088"
    )
        port map (
      I0 => \^ful_1\,
      I1 => ful_2,
      I2 => ful_0,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\(2),
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32 is
  port (
    p_21_in : out STD_LOGIC;
    ful_2 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full_i0_in_2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ : in STD_LOGIC;
    ful_5 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    rd_rst_busy_0 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^ful_2\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__3_n_0\ : STD_LOGIC;
  signal ov_2 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal pf_2 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal und_2 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_2 <= \^ful_2\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(2),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_21_in,
      FULL => \^ful_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_10_in,
      PROGFULL => pf_2,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => und_2,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(2),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => ov_2,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550355555500"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\,
      O => full_i0_in_2
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^ful_2\,
      I1 => ful_5,
      I2 => ful_3,
      I3 => ful_4,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => rd_rst_busy_0,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33 is
  port (
    p_20_in : out STD_LOGIC;
    ful_3 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_1 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    re_0 : out STD_LOGIC;
    re_1 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2\ : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\ : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    rd_rst_busy_0_dly : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_21_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_1 : in STD_LOGIC;
    ful_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[3]_35\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^ful_3\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_3__2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_4__3_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : STD_LOGIC;
  signal ov_3 : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal pf_3 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal we_3 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_3 <= \^ful_3\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\;
  p_20_in <= \^p_20_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(3),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[3]_35\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_20_in\,
      FULL => \^ful_3\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_11_in,
      PROGFULL => pf_3,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_4_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(3),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => ov_3,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gf36e2_inst.sngfifo36e2_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__2_n_0\,
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__2_n_0\,
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__2_n_0\,
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__2_n_0\,
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__2_n_0\,
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__2_n_0\,
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__2_n_0\,
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__2_n_0\,
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(7),
      O => we_7
    );
\gf36e2_inst.sngfifo36e2_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFDFFFD"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__0_n_0\,
      I4 => Q(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => \gf36e2_inst.sngfifo36e2_i_3__2_n_0\
    );
\gf36e2_inst.sngfifo36e2_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_3\,
      I1 => ful_2,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(1),
      I3 => ful_1,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(0),
      I5 => ful_0,
      O => \gf36e2_inst.sngfifo36e2_i_4__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0\,
      I3 => rd_rst_busy_0_dly,
      I4 => re_3,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3_n_0\,
      O => D(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_35\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_35\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0\,
      I3 => rd_rst_busy_0_dly,
      I4 => re_3,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__3_n_0\,
      O => D(1)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_35\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_35\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0\,
      I3 => rd_rst_busy_0_dly,
      I4 => re_3,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__3_n_0\,
      O => D(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_35\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_35\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0\,
      I3 => rd_rst_busy_0_dly,
      I4 => re_3,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__3_n_0\,
      O => D(3)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I2 => \gf36e2_inst.sngfifo36e2_i_3__2_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I3 => \gf36e2_inst.sngfifo36e2_i_3__2_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_35\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_35\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__3_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__3_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__3_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__3_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__3_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__3_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555755575"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => p_23_in,
      I5 => p_22_in,
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000300F3FFF3FF"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2\,
      I5 => p_18_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__0_n_0\,
      I4 => Q(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => E(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => p_21_in,
      I2 => Q(1),
      I3 => p_22_in,
      I4 => Q(0),
      I5 => p_23_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34 is
  port (
    p_19_in : out STD_LOGIC;
    ful_4 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    rd_clk_2 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_17_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_1\ : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    p_21_in : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__3_n_0\ : STD_LOGIC;
  signal ov_4 : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^p_19_in\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal pf_4 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_19_in <= \^p_19_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(4),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_19_in\,
      FULL => ful_4,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_12_in,
      PROGFULL => pf_4,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_3_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(4),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => ov_4,
      WRRSTBUSY => wr_rst_busy(4)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF0C00"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__3_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => p_17_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__3_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^p_19_in\,
      I1 => p_18_in,
      I2 => p_21_in,
      I3 => p_16_in,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\,
      O => rd_clk_1
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF77777577"
    )
        port map (
      I0 => \^p_19_in\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__3_n_0\
    );
wr_rst_busy_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_rst_busy(4),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      O => rd_clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35 is
  port (
    p_18_in : out STD_LOGIC;
    ful_5 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal ov_5 : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal pf_5 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_in,
      FULL => ful_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_13_in,
      PROGFULL => pf_5,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_2_in,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(5),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => ov_5,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => rd_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36 is
  port (
    p_17_in : out STD_LOGIC;
    ful_6 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_5 : in STD_LOGIC;
    ful_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^ful_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_6 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pf_6 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_6 <= \^ful_6\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(6),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_17_in,
      FULL => \^ful_6\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_14_in,
      PROGFULL => pf_6,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_1_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(6),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => ov_6,
      WRRSTBUSY => rd_clk_1(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515F7FF7FFFFFFF"
    )
        port map (
      I0 => \^ful_6\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => ful_5,
      I5 => ful_7,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37 is
  port (
    p_16_in : out STD_LOGIC;
    ful_7 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_17_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_18_in : in STD_LOGIC;
    p_19_in : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_en : in STD_LOGIC;
    ful : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ : in STD_LOGIC;
    ful_6 : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_i_2__30\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ful_5 : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    ful_0 : in STD_LOGIC;
    ful_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[7]_39\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^ful_7\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\ : STD_LOGIC;
  signal ov_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal \^p_16_in\ : STD_LOGIC;
  signal pf_7 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_7 <= \^ful_7\;
  \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\;
  p_16_in <= \^p_16_in\;
full_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ful(0),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\(5),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\(3),
      O => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\
    );
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(7),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[7]_39\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_16_in\,
      FULL => \^ful_7\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_15_in,
      PROGFULL => pf_7,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_0_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(7),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => ov_7,
      WRRSTBUSY => wr_rst_busy(7)
    );
\gf36e2_inst.sngfifo36e2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\(0),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\(2),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\(4),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\(6),
      I5 => wr_en,
      O => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\
    );
\gf36e2_inst.sngfifo36e2_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_7\,
      I1 => ful_6,
      I2 => \gf36e2_inst.sngfifo36e2_i_2__30\(1),
      I3 => ful_5,
      I4 => \gf36e2_inst.sngfifo36e2_i_2__30\(0),
      I5 => ful_4,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_39\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_39\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_39\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_39\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_39\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_39\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_39\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_39\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^p_16_in\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^ful_7\,
      I1 => ful_6,
      I2 => ful_0,
      I3 => ful_1,
      O => rd_clk_1
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => p_17_in,
      I2 => Q(1),
      I3 => p_18_in,
      I4 => Q(0),
      I5 => p_19_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
wr_rst_busy_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wr_rst_busy(7),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38 is
  port (
    p_23_in : out STD_LOGIC;
    ful_0 : out STD_LOGIC;
    rd_rst_busy_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_1 : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2\ : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3\ : in STD_LOGIC;
    ful_6 : in STD_LOGIC;
    ful_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ful_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__3_n_0\ : STD_LOGIC;
  signal ov_0 : STD_LOGIC;
  signal \^p_23_in\ : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pf_0 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_0 <= \^ful_0\;
  p_23_in <= \^p_23_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(0),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_23_in\,
      FULL => \^ful_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_8_in,
      PROGFULL => pf_0,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_7_in,
      RDRSTBUSY => rd_rst_busy_0,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(0),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => ov_0,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5554FFFF"
    )
        port map (
      I0 => \^p_23_in\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0\(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0\(0),
      I4 => p_22_in,
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333B33FFFFFBFF"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__2_n_0\,
      I1 => p_20_in,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0\(2),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF404040444040"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__3_n_0\,
      I4 => ful_3,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^ful_0\,
      I1 => ful_6,
      I2 => ful_7,
      I3 => ful_1,
      O => rd_clk_0
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FEFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^ful_0\,
      I4 => ful_1,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39 is
  port (
    p_22_in : out STD_LOGIC;
    ful_1 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_1 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_19_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    p_21_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_4 : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^ful_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__2_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : STD_LOGIC;
  signal ov_1 : STD_LOGIC;
  signal \^p_22_in\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pf_1 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_1 <= \^ful_1\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\;
  p_22_in <= \^p_22_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(1),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_22_in\,
      FULL => \^ful_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_9_in,
      PROGFULL => pf_1,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_6_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(1),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => ov_1,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888C8A00000000"
    )
        port map (
      I0 => \^p_22_in\,
      I1 => p_23_in,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => p_21_in,
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000500000005"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FDFD"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\,
      I4 => p_19_in,
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008EFEF"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2\(0),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2\(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2\(2),
      I3 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\,
      I4 => ful_4,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080C08088"
    )
        port map (
      I0 => \^ful_1\,
      I1 => ful_2,
      I2 => ful_0,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2\(2),
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40 is
  port (
    p_21_in : out STD_LOGIC;
    ful_2 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full_i0_in_3 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    ful_5 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    rd_rst_busy_0 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^ful_2\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__2_n_0\ : STD_LOGIC;
  signal ov_2 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal pf_2 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal und_2 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_2 <= \^ful_2\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(2),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_21_in,
      FULL => \^ful_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_10_in,
      PROGFULL => pf_2,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => und_2,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(2),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => ov_2,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550355555500"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\,
      O => full_i0_in_3
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^ful_2\,
      I1 => ful_4,
      I2 => ful_3,
      I3 => ful_5,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__2_n_0\
    );
rd_rst_busy_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => rd_rst_busy_0,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41 is
  port (
    p_20_in : out STD_LOGIC;
    ful_3 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_0 : out STD_LOGIC;
    we_1 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    re_7 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_0 : out STD_LOGIC;
    re_1 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_rst_busy_0_dly : in STD_LOGIC;
    p_21_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\ : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_1\ : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_1 : in STD_LOGIC;
    ful_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[3]_27\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^ful_3\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_3__3_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_4__2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2_n_0\ : STD_LOGIC;
  signal ov_3 : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal pf_3 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal \^re_6\ : STD_LOGIC;
  signal \^re_7\ : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal we_3 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_3 <= \^ful_3\;
  p_20_in <= \^p_20_in\;
  re_6 <= \^re_6\;
  re_7 <= \^re_7\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(3),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[3]_27\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_20_in\,
      FULL => \^ful_3\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_11_in,
      PROGFULL => pf_3,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_4_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(3),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => ov_3,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gf36e2_inst.sngfifo36e2_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(0),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__3_n_0\,
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(1),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__3_n_0\,
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(2),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__3_n_0\,
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(3),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__3_n_0\,
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(4),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__3_n_0\,
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(5),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__3_n_0\,
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(6),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__3_n_0\,
      O => \^re_6\
    );
\gf36e2_inst.sngfifo36e2_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(7),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__3_n_0\,
      O => \^re_7\
    );
\gf36e2_inst.sngfifo36e2_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__2_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__2_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__2_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__2_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__2_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__2_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__2_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__2_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(7),
      O => we_7
    );
\gf36e2_inst.sngfifo36e2_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFDFFFD"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\,
      O => \gf36e2_inst.sngfifo36e2_i_3__3_n_0\
    );
\gf36e2_inst.sngfifo36e2_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_3\,
      I1 => ful_2,
      I2 => Q(1),
      I3 => ful_1,
      I4 => Q(0),
      I5 => ful_0,
      O => \gf36e2_inst.sngfifo36e2_i_4__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0\,
      I2 => \^re_7\,
      I3 => \^re_6\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2_n_0\,
      O => D(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_27\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_27\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0\,
      I2 => \^re_7\,
      I3 => \^re_6\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__2_n_0\,
      O => D(1)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_27\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_27\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0\,
      I2 => \^re_7\,
      I3 => \^re_6\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__2_n_0\,
      O => D(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_27\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_27\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0\,
      I2 => \^re_7\,
      I3 => \^re_6\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__2_n_0\,
      O => D(3)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(2),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(0),
      I3 => \gf36e2_inst.sngfifo36e2_i_3__3_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAE"
    )
        port map (
      I0 => rd_rst_busy_0_dly,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(4),
      I2 => \gf36e2_inst.sngfifo36e2_i_3__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(5),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_27\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_27\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__2_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__2_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__2_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__2_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__2_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__2_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__2_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\,
      O => E(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => p_21_in,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(1),
      I3 => p_22_in,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(0),
      I5 => p_23_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42 is
  port (
    p_19_in : out STD_LOGIC;
    ful_4 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_1 : out STD_LOGIC;
    rd_clk_2 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_21_in : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    p_17_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_4 : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^p_19_in\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal pf_4 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_19_in <= \^p_19_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(4),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_19_in\,
      FULL => ful_4,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_12_in,
      PROGFULL => pf_4,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_3_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(4),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => ov_4,
      WRRSTBUSY => wr_rst_busy(4)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^p_19_in\,
      I1 => p_21_in,
      I2 => p_16_in,
      I3 => p_17_in,
      O => rd_clk_1
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_rst_busy(4),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      O => rd_clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43 is
  port (
    p_18_in : out STD_LOGIC;
    ful_5 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_0 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_23_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal ov_5 : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal \^p_18_in\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal pf_5 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_18_in <= \^p_18_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_18_in\,
      FULL => ful_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_13_in,
      PROGFULL => pf_5,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_2_in,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(5),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => ov_5,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^p_18_in\,
      I1 => p_23_in,
      I2 => p_22_in,
      I3 => p_20_in,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      O => rd_clk_0
    );
rd_rst_busy_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => rd_clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44 is
  port (
    p_17_in : out STD_LOGIC;
    ful_6 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_7 : in STD_LOGIC;
    ful_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^ful_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_6 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pf_6 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_6 <= \^ful_6\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(6),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_17_in,
      FULL => \^ful_6\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_14_in,
      PROGFULL => pf_6,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_1_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(6),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => ov_6,
      WRRSTBUSY => rd_clk_1(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51557FFFFF7FFFFF"
    )
        port map (
      I0 => \^ful_6\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => ful_7,
      I5 => ful_5,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45 is
  port (
    p_16_in : out STD_LOGIC;
    ful_7 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_17_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_18_in : in STD_LOGIC;
    p_19_in : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ : in STD_LOGIC;
    ful_6 : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_i_2__38\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ful_5 : in STD_LOGIC;
    ful_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[7]_31\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^ful_7\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal \^p_16_in\ : STD_LOGIC;
  signal pf_7 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_7 <= \^ful_7\;
  p_16_in <= \^p_16_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(7),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[7]_31\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_16_in\,
      FULL => \^ful_7\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_15_in,
      PROGFULL => pf_7,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_0_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(7),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => ov_7,
      WRRSTBUSY => wr_rst_busy(7)
    );
\gf36e2_inst.sngfifo36e2_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_7\,
      I1 => ful_6,
      I2 => \gf36e2_inst.sngfifo36e2_i_2__38\(1),
      I3 => ful_5,
      I4 => \gf36e2_inst.sngfifo36e2_i_2__38\(0),
      I5 => ful_4,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_31\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_31\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_31\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_31\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_31\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_31\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_31\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_31\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555F7FFFF7FFFFF"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => p_18_in,
      I5 => p_17_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => p_17_in,
      I2 => Q(1),
      I3 => p_18_in,
      I4 => Q(0),
      I5 => p_19_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wr_rst_busy(7),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46 is
  port (
    p_23_in : out STD_LOGIC;
    ful_0 : out STD_LOGIC;
    rd_rst_busy_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_1 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ful_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__2_n_0\ : STD_LOGIC;
  signal ov_0 : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pf_0 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_0 <= \^ful_0\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(0),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_23_in,
      FULL => \^ful_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_8_in,
      PROGFULL => pf_0,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_7_in,
      RDRSTBUSY => rd_rst_busy_0,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(0),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => ov_0,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0404040445040"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__2_n_0\,
      I1 => ful_4,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040404FFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^ful_0\,
      I4 => ful_1,
      I5 => ful_3,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47 is
  port (
    p_22_in : out STD_LOGIC;
    ful_1 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_1 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ful_2 : in STD_LOGIC;
    ful_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^ful_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : STD_LOGIC;
  signal ov_1 : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pf_1 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_1 <= \^ful_1\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(1),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_22_in,
      FULL => \^ful_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_9_in,
      PROGFULL => pf_1,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_6_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(1),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => ov_1,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\,
      I1 => ful_3,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080C08088"
    )
        port map (
      I0 => \^ful_1\,
      I1 => ful_2,
      I2 => ful_0,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48 is
  port (
    p_21_in : out STD_LOGIC;
    ful_2 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    full_i0_in_4 : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_19_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ : in STD_LOGIC;
    ful_5 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4_0\ : in STD_LOGIC;
    rd_rst_busy_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rrst_busy_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_rst_busy_2 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    rd_rst_busy_0 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^ful_2\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__1_n_0\ : STD_LOGIC;
  signal ov_2 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal \^p_21_in\ : STD_LOGIC;
  signal pf_2 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal und_2 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  SR(0) <= \^sr\(0);
  ful_2 <= \^ful_2\;
  p_21_in <= \^p_21_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(2),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_21_in\,
      FULL => \^ful_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_10_in,
      PROGFULL => pf_2,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => und_2,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(2),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => ov_2,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808880A0"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => p_23_in,
      I2 => p_22_in,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04010010000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^p_21_in\,
      I4 => p_23_in,
      I5 => p_22_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000500000005"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__1_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^p_21_in\,
      I1 => p_17_in,
      I2 => p_22_in,
      I3 => p_23_in,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4\,
      O => rd_clk_0
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FDFD"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__1_n_0\,
      I4 => p_19_in,
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550355555500"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__1_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\,
      O => full_i0_in_4
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^ful_2\,
      I1 => ful_5,
      I2 => ful_3,
      I3 => ful_4,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__1_n_0\
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sr\(0),
      I1 => rd_rst_busy_1(0),
      I2 => rrst_busy_i(0),
      I3 => rrst_busy_i(1),
      I4 => rd_rst_busy_2,
      O => rd_rst_busy
    );
rd_rst_busy_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => rd_rst_busy_0,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49 is
  port (
    p_20_in : out STD_LOGIC;
    ful_3 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_0 : out STD_LOGIC;
    we_1 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    re_0 : out STD_LOGIC;
    re_1 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\ : in STD_LOGIC;
    rd_rst_busy_0_dly : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_21_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__0\ : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_1 : in STD_LOGIC;
    ful_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[3]_19\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^ful_3\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_3__4_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_4__1_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__1_n_0\ : STD_LOGIC;
  signal ov_3 : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal pf_3 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal we_3 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_3 <= \^ful_3\;
  p_20_in <= \^p_20_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(3),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[3]_19\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_20_in\,
      FULL => \^ful_3\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_11_in,
      PROGFULL => pf_3,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_4_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(3),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => ov_3,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gf36e2_inst.sngfifo36e2_i_1__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__4_n_0\,
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__4_n_0\,
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__4_n_0\,
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__4_n_0\,
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__4_n_0\,
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__4_n_0\,
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__4_n_0\,
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__4_n_0\,
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__1_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__1_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__1_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__1_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__1_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__1_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__1_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__1_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(7),
      O => we_7
    );
\gf36e2_inst.sngfifo36e2_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFDFFFD"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__1_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\,
      O => \gf36e2_inst.sngfifo36e2_i_3__4_n_0\
    );
\gf36e2_inst.sngfifo36e2_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_3\,
      I1 => ful_2,
      I2 => Q(1),
      I3 => ful_1,
      I4 => Q(0),
      I5 => ful_0,
      O => \gf36e2_inst.sngfifo36e2_i_4__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__1_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1_n_0\,
      O => D(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_19\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_19\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__1_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__1_n_0\,
      O => D(1)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_19\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_19\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__1_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__1_n_0\,
      O => D(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_19\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_19\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__1_n_0\,
      O => D(3)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I3 => \gf36e2_inst.sngfifo36e2_i_3__4_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I3 => \gf36e2_inst.sngfifo36e2_i_3__4_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_19\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_19\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__1_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__1_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__1_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__1_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__1_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__1_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__1_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__1_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__1_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__1_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__1_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__1_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__1_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__1_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__0\,
      O => rd_clk_1
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__1_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\,
      O => E(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => p_21_in,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(1),
      I3 => p_22_in,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(0),
      I5 => p_23_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50 is
  port (
    p_19_in : out STD_LOGIC;
    ful_4 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_1 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_4 : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal pf_4 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(4),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_19_in,
      FULL => ful_4,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_12_in,
      PROGFULL => pf_4,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_3_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(4),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => ov_4,
      WRRSTBUSY => wr_rst_busy(4)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_rst_busy(4),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      O => rd_clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51 is
  port (
    p_18_in : out STD_LOGIC;
    ful_5 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_17_in : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal ov_5 : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal \^p_18_in\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal pf_5 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_18_in <= \^p_18_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_18_in\,
      FULL => ful_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_13_in,
      PROGFULL => pf_5,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_2_in,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(5),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => ov_5,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515F7FF7FFFFFFF"
    )
        port map (
      I0 => \^p_18_in\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => p_17_in,
      I5 => p_16_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
rd_rst_busy_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => rd_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52 is
  port (
    p_17_in : out STD_LOGIC;
    ful_6 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_5 : in STD_LOGIC;
    ful_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^ful_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_6 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pf_6 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_6 <= \^ful_6\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(6),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_17_in,
      FULL => \^ful_6\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_14_in,
      PROGFULL => pf_6,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_1_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(6),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => ov_6,
      WRRSTBUSY => rd_clk_1(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515F7FF7FFFFFFF"
    )
        port map (
      I0 => \^ful_6\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => ful_5,
      I5 => ful_7,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53 is
  port (
    p_16_in : out STD_LOGIC;
    ful_7 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    rd_clk_2 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_17_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_18_in : in STD_LOGIC;
    p_19_in : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_20_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ : in STD_LOGIC;
    ful_6 : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_i_2__46\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ful_5 : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    ful_0 : in STD_LOGIC;
    ful_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[7]_23\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^ful_7\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal \^p_16_in\ : STD_LOGIC;
  signal pf_7 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_7 <= \^ful_7\;
  p_16_in <= \^p_16_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(7),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[7]_23\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_16_in\,
      FULL => \^ful_7\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_15_in,
      PROGFULL => pf_7,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_0_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(7),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => ov_7,
      WRRSTBUSY => wr_rst_busy(7)
    );
\gf36e2_inst.sngfifo36e2_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_7\,
      I1 => ful_6,
      I2 => \gf36e2_inst.sngfifo36e2_i_2__46\(1),
      I3 => ful_5,
      I4 => \gf36e2_inst.sngfifo36e2_i_2__46\(0),
      I5 => ful_4,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_23\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_23\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_23\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_23\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_23\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_23\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_23\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_23\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => p_19_in,
      I2 => p_18_in,
      I3 => p_20_in,
      O => rd_clk_1
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^ful_7\,
      I1 => ful_6,
      I2 => ful_0,
      I3 => ful_1,
      O => rd_clk_2
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => p_17_in,
      I2 => Q(1),
      I3 => p_18_in,
      I4 => Q(0),
      I5 => p_19_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wr_rst_busy(7),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54 is
  port (
    p_23_in : out STD_LOGIC;
    ful_0 : out STD_LOGIC;
    rd_rst_busy_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_1 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__1\ : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ful_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__1_n_0\ : STD_LOGIC;
  signal ov_0 : STD_LOGIC;
  signal \^p_23_in\ : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pf_0 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_0 <= \^ful_0\;
  p_23_in <= \^p_23_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(0),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_23_in\,
      FULL => \^ful_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_8_in,
      PROGFULL => pf_0,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_7_in,
      RDRSTBUSY => rd_rst_busy_0,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(0),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => ov_0,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5554FFFF"
    )
        port map (
      I0 => \^p_23_in\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0\(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0\(0),
      I4 => p_22_in,
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333B33FFFFFBFF"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__0_n_0\,
      I1 => p_20_in,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0\(2),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__1\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0404040445040"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__1_n_0\,
      I1 => ful_4,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040404FFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^ful_0\,
      I4 => ful_1,
      I5 => ful_3,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55 is
  port (
    p_22_in : out STD_LOGIC;
    ful_1 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_1 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_19_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    p_21_in : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_0 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^ful_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__0_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : STD_LOGIC;
  signal ov_1 : STD_LOGIC;
  signal \^p_22_in\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pf_1 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_1 <= \^ful_1\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\;
  p_22_in <= \^p_22_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(1),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_22_in\,
      FULL => \^ful_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_9_in,
      PROGFULL => pf_1,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_6_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(1),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => ov_1,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888C8A00000000"
    )
        port map (
      I0 => \^p_22_in\,
      I1 => p_23_in,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => p_21_in,
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000500000005"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FDFD"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\,
      I4 => p_19_in,
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\,
      I1 => ful_3,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\(2),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080C08088"
    )
        port map (
      I0 => \^ful_1\,
      I1 => ful_2,
      I2 => ful_0,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\(2),
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56 is
  port (
    p_21_in : out STD_LOGIC;
    ful_2 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full_i0_in_5 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ : in STD_LOGIC;
    ful_5 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    rd_rst_busy_0 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^ful_2\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__0_n_0\ : STD_LOGIC;
  signal ov_2 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal pf_2 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal und_2 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_2 <= \^ful_2\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(2),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_21_in,
      FULL => \^ful_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_10_in,
      PROGFULL => pf_2,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => und_2,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(2),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => ov_2,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550355555500"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\,
      O => full_i0_in_5
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^ful_2\,
      I1 => ful_5,
      I2 => ful_3,
      I3 => ful_4,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3__0_n_0\
    );
rd_rst_busy_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => rd_rst_busy_0,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57 is
  port (
    p_20_in : out STD_LOGIC;
    ful_3 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_0 : out STD_LOGIC;
    we_1 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    re_0 : out STD_LOGIC;
    re_1 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst_busy_0_dly : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_21_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_1 : in STD_LOGIC;
    ful_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[3]_11\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^ful_3\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_3__5_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_4__0_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__0_n_0\ : STD_LOGIC;
  signal ov_3 : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal pf_3 : STD_LOGIC;
  signal \^re_0\ : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal we_3 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_3 <= \^ful_3\;
  p_20_in <= \^p_20_in\;
  re_0 <= \^re_0\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(3),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[3]_11\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_20_in\,
      FULL => \^ful_3\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_11_in,
      PROGFULL => pf_3,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_4_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(3),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => ov_3,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gf36e2_inst.sngfifo36e2_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__5_n_0\,
      O => \^re_0\
    );
\gf36e2_inst.sngfifo36e2_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__5_n_0\,
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__5_n_0\,
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__5_n_0\,
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__5_n_0\,
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__5_n_0\,
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__5_n_0\,
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__5_n_0\,
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__0_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__0_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__0_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__0_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__0_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__0_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__0_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__0_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(7),
      O => we_7
    );
\gf36e2_inst.sngfifo36e2_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCAFFFFFFFF"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(2),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\,
      I5 => rd_en,
      O => \gf36e2_inst.sngfifo36e2_i_3__5_n_0\
    );
\gf36e2_inst.sngfifo36e2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_3\,
      I1 => ful_2,
      I2 => Q(1),
      I3 => ful_1,
      I4 => Q(0),
      I5 => ful_0,
      O => \gf36e2_inst.sngfifo36e2_i_4__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0\,
      I2 => rd_rst_busy_0_dly,
      I3 => \^re_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0_n_0\,
      O => D(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_11\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_11\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0\,
      I2 => rd_rst_busy_0_dly,
      I3 => \^re_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__0_n_0\,
      O => D(1)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_11\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_11\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0\,
      I2 => rd_rst_busy_0_dly,
      I3 => \^re_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__0_n_0\,
      O => D(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_11\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_11\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAA8AAAA"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0\,
      I2 => rd_rst_busy_0_dly,
      I3 => \^re_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__0_n_0\,
      O => D(3)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I3 => \gf36e2_inst.sngfifo36e2_i_3__5_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F1"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I2 => \gf36e2_inst.sngfifo36e2_i_3__5_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_11\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_11\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__0_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__0_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__0_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__0_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__0_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_n_0\,
      S => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6__0_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003500000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__0_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(2),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\,
      I5 => rd_en,
      O => E(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => p_21_in,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(1),
      I3 => p_22_in,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(0),
      I5 => p_23_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58 is
  port (
    p_19_in : out STD_LOGIC;
    ful_4 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_1 : out STD_LOGIC;
    rd_clk_2 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_21_in : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    p_17_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_4 : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^p_19_in\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal pf_4 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_19_in <= \^p_19_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(4),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_19_in\,
      FULL => ful_4,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_12_in,
      PROGFULL => pf_4,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_3_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(4),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => ov_4,
      WRRSTBUSY => wr_rst_busy(4)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^p_19_in\,
      I1 => p_21_in,
      I2 => p_16_in,
      I3 => p_17_in,
      O => rd_clk_1
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_rst_busy(4),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      O => rd_clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59 is
  port (
    p_18_in : out STD_LOGIC;
    ful_5 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_0 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_23_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal ov_5 : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal \^p_18_in\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal pf_5 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_18_in <= \^p_18_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_18_in\,
      FULL => ful_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_13_in,
      PROGFULL => pf_5,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_2_in,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(5),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => ov_5,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^p_18_in\,
      I1 => p_23_in,
      I2 => p_22_in,
      I3 => p_20_in,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      O => rd_clk_0
    );
rd_rst_busy_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => rd_clk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60 is
  port (
    p_17_in : out STD_LOGIC;
    ful_6 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_5 : in STD_LOGIC;
    ful_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^ful_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_6 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pf_6 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_6 <= \^ful_6\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(6),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_17_in,
      FULL => \^ful_6\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_14_in,
      PROGFULL => pf_6,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_1_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(6),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => ov_6,
      WRRSTBUSY => rd_clk_1(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515F7FF7FFFFFFF"
    )
        port map (
      I0 => \^ful_6\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => ful_5,
      I5 => ful_7,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61 is
  port (
    p_16_in : out STD_LOGIC;
    ful_7 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_17_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_18_in : in STD_LOGIC;
    p_19_in : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_rst_busy_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ : in STD_LOGIC;
    ful_6 : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_i_2__54\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ful_5 : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    ful_1 : in STD_LOGIC;
    ful_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d[7]_15\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^ful_7\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal \^p_16_in\ : STD_LOGIC;
  signal pf_7 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  SR(0) <= \^sr\(0);
  ful_7 <= \^ful_7\;
  p_16_in <= \^p_16_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(7),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[7]_15\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_16_in\,
      FULL => \^ful_7\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_15_in,
      PROGFULL => pf_7,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_0_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(7),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => ov_7,
      WRRSTBUSY => wr_rst_busy(7)
    );
\gf36e2_inst.sngfifo36e2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_7\,
      I1 => ful_6,
      I2 => \gf36e2_inst.sngfifo36e2_i_2__54\(1),
      I3 => ful_5,
      I4 => \gf36e2_inst.sngfifo36e2_i_2__54\(0),
      I5 => ful_4,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_15\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_15\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_15\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_15\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_15\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_15\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_15\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_15\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555F7FFFF7FFFFF"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => p_18_in,
      I5 => p_17_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^ful_7\,
      I1 => ful_1,
      I2 => ful_0,
      I3 => ful_6,
      O => rd_clk_1
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => p_17_in,
      I2 => Q(1),
      I3 => p_18_in,
      I4 => Q(0),
      I5 => p_19_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wr_rst_busy(7),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\,
      O => \^sr\(0)
    );
wr_rst_busy_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sr\(0),
      I1 => wr_rst_busy_0(0),
      I2 => wr_rst_busy_1(0),
      I3 => wrst_busy_i(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62 is
  port (
    p_23_in : out STD_LOGIC;
    ful_0 : out STD_LOGIC;
    rd_rst_busy_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_0 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_22_in : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    p_20_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_0 : STD_LOGIC;
  signal \^p_23_in\ : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pf_0 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_23_in <= \^p_23_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(0),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_23_in\,
      FULL => ful_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_8_in,
      PROGFULL => pf_0,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_0,
      RDERR => p_7_in,
      RDRSTBUSY => rd_rst_busy_0,
      REGCE => re_0,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(0),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_0,
      WRERR => ov_0,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^p_23_in\,
      I1 => p_22_in,
      I2 => p_17_in,
      I3 => p_20_in,
      O => rd_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63 is
  port (
    p_22_in : out STD_LOGIC;
    ful_1 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    we_0 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_3 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_23_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_21_in : in STD_LOGIC;
    ful_0 : in STD_LOGIC;
    ful_3 : in STD_LOGIC;
    ful_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^ful_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_5_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : STD_LOGIC;
  signal ov_1 : STD_LOGIC;
  signal \^p_22_in\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pf_1 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal we_1 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_1 <= \^ful_1\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\;
  p_22_in <= \^p_22_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(1),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_22_in\,
      FULL => \^ful_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_9_in,
      PROGFULL => pf_1,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_6_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(1),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => ov_1,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gf36e2_inst.sngfifo36e2_i_2__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_5_n_0\,
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(7),
      O => we_7
    );
\gf36e2_inst.sngfifo36e2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \^ful_1\,
      I1 => ful_0,
      I2 => ful_3,
      I3 => Q(0),
      I4 => ful_2,
      I5 => Q(1),
      O => \gf36e2_inst.sngfifo36e2_i_5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888C8A00000000"
    )
        port map (
      I0 => \^p_22_in\,
      I1 => p_23_in,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8\(2),
      I5 => p_21_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\,
      I1 => ful_3,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888C8A00000000"
    )
        port map (
      I0 => \^ful_1\,
      I1 => ful_0,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => ful_2,
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64 is
  port (
    p_21_in : out STD_LOGIC;
    ful_2 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    rd_rst_busy_0 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal ov_2 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal pf_2 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal und_2 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(2),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_21_in,
      FULL => ful_2,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_10_in,
      PROGFULL => pf_2,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => und_2,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(2),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => ov_2,
      WRRSTBUSY => wr_rst_busy(0)
    );
rd_rst_busy_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => rd_rst_busy_0,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65 is
  port (
    p_20_in : out STD_LOGIC;
    ful_3 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    re_0 : out STD_LOGIC;
    re_1 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_4 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_3 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3\ : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    rd_rst_busy_0_dly : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_21_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_1 : in STD_LOGIC;
    ful_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[3]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^ful_3\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_3__6_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : STD_LOGIC;
  signal ov_3 : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal pf_3 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_3 <= \^ful_3\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\;
  p_20_in <= \^p_20_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(3),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[3]_3\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_20_in\,
      FULL => \^ful_3\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_11_in,
      PROGFULL => pf_3,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_4_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(3),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => ov_3,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gf36e2_inst.sngfifo36e2_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__6_n_0\,
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__6_n_0\,
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__6_n_0\,
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__6_n_0\,
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__6_n_0\,
      O => re_4
    );
\gf36e2_inst.sngfifo36e2_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__6_n_0\,
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__6_n_0\,
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      I1 => \gf36e2_inst.sngfifo36e2_i_3__6_n_0\,
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFDFFFD"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4_n_0\,
      I4 => Q(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => \gf36e2_inst.sngfifo36e2_i_3__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3_n_0\,
      O => D(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_3\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_3\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3_n_0\,
      O => D(1)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_3\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_3\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3_n_0\,
      O => D(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_3\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_3\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_n_0\,
      I1 => rd_rst_busy_0_dly,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6_n_0\,
      O => D(3)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I3 => \gf36e2_inst.sngfifo36e2_i_3__6_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_4__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I3 => \gf36e2_inst.sngfifo36e2_i_3__6_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_3\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_3\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_7_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_9_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_6_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555755575"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => p_23_in,
      I5 => p_22_in,
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000300F3FFF3FF"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3\,
      I5 => p_18_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0404040445040"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9_n_0\,
      I1 => ful_4,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0\(1),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555755575"
    )
        port map (
      I0 => \^ful_3\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0\(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0\(0),
      I4 => ful_1,
      I5 => ful_0,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_9_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4_n_0\,
      I4 => Q(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => E(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_20_in\,
      I1 => p_21_in,
      I2 => Q(1),
      I3 => p_22_in,
      I4 => Q(0),
      I5 => p_23_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66 is
  port (
    p_19_in : out STD_LOGIC;
    ful_4 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    rd_clk_2 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_4 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_4 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_17_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_1\ : in STD_LOGIC;
    p_16_in : in STD_LOGIC;
    p_21_in : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5_n_0\ : STD_LOGIC;
  signal ov_4 : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^p_19_in\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal pf_4 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  p_19_in <= \^p_19_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(4),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_19_in\,
      FULL => ful_4,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_12_in,
      PROGFULL => pf_4,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_4,
      RDERR => p_3_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_4,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(4),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_4,
      WRERR => ov_4,
      WRRSTBUSY => wr_rst_busy(4)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF0C00"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => p_17_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5_n_0\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^p_19_in\,
      I1 => p_16_in,
      I2 => p_21_in,
      I3 => p_18_in,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\,
      O => rd_clk_1
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF77777577"
    )
        port map (
      I0 => \^p_19_in\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_rst_busy(4),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      O => rd_clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67 is
  port (
    p_18_in : out STD_LOGIC;
    ful_5 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    full_i0_in_6 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_5 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_5 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_6 : in STD_LOGIC;
    ful_7 : in STD_LOGIC;
    ful_0 : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \^ful_5\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5_n_0\ : STD_LOGIC;
  signal ov_5 : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal pf_5 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_5 <= \^ful_5\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(5),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_18_in,
      FULL => \^ful_5\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_13_in,
      PROGFULL => pf_5,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_5,
      RDERR => p_2_in,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_5,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(5),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_5,
      WRERR => ov_5,
      WRRSTBUSY => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550355555500"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\,
      O => full_i0_in_6
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^ful_5\,
      I1 => ful_0,
      I2 => ful_2,
      I3 => ful_7,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5515F7FF7FFFFFFF"
    )
        port map (
      I0 => \^ful_5\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => ful_6,
      I5 => ful_7,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_5_n_0\
    );
rd_rst_busy_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => rd_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68 is
  port (
    p_17_in : out STD_LOGIC;
    ful_6 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_2 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_6 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_6 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ful_1 : in STD_LOGIC;
    ful_4 : in STD_LOGIC;
    ful_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^ful_6\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_6 : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pf_6 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_6 <= \^ful_6\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(6),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_17_in,
      FULL => \^ful_6\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_14_in,
      PROGFULL => pf_6,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_6,
      RDERR => p_1_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_6,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(6),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_6,
      WRERR => ov_6,
      WRRSTBUSY => rd_clk_1(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^ful_6\,
      I1 => ful_1,
      I2 => ful_4,
      I3 => ful_3,
      O => rd_clk_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69 is
  port (
    p_16_in : out STD_LOGIC;
    ful_7 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_clk : in STD_LOGIC;
    re_7 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_7 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_17_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_18_in : in STD_LOGIC;
    p_19_in : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ : in STD_LOGIC;
    ful_6 : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_i_2__62\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ful_5 : in STD_LOGIC;
    ful_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[7]_7\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^ful_7\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal ov_7 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal \^p_16_in\ : STD_LOGIC;
  signal pf_7 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 7 to 7 );
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_7 <= \^ful_7\;
  p_16_in <= \^p_16_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(7),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[7]_7\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_16_in\,
      FULL => \^ful_7\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_15_in,
      PROGFULL => pf_7,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_7,
      RDERR => p_0_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_7,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(7),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_7,
      WRERR => ov_7,
      WRRSTBUSY => wr_rst_busy(7)
    );
\gf36e2_inst.sngfifo36e2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_7\,
      I1 => ful_6,
      I2 => \gf36e2_inst.sngfifo36e2_i_2__62\(1),
      I3 => ful_5,
      I4 => \gf36e2_inst.sngfifo36e2_i_2__62\(0),
      I5 => ful_4,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_7\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_7\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_7\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_7\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_7\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_7\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(2),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_7\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[7]_7\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(3),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^p_16_in\,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => p_17_in,
      I2 => Q(1),
      I3 => p_18_in,
      I4 => Q(0),
      I5 => p_19_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wr_rst_busy(7),
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2),
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1),
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0),
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_7 is
  port (
    p_22_in : out STD_LOGIC;
    ful_1 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    re_1 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_1 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_23_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_21_in : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_0 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ful_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_7 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_7 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^ful_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ : STD_LOGIC;
  signal ov_1 : STD_LOGIC;
  signal \^p_22_in\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pf_1 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_1 <= \^ful_1\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\;
  p_22_in <= \^p_22_in\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(1),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => \^p_22_in\,
      FULL => \^ful_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_9_in,
      PROGFULL => pf_1,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_1,
      RDERR => p_6_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_1,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(1),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_1,
      WRERR => ov_1,
      WRRSTBUSY => wr_rst_busy_0(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888C8A00000000"
    )
        port map (
      I0 => \^p_22_in\,
      I1 => p_23_in,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => p_21_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\,
      I1 => ful_3,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(2),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080C08088"
    )
        port map (
      I0 => \^ful_1\,
      I1 => ful_2,
      I2 => ful_0,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(2),
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_8 is
  port (
    p_21_in : out STD_LOGIC;
    ful_2 : out STD_LOGIC;
    wr_rst_busy_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    re_2 : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    we_2 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    rd_rst_busy_0 : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_8 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_8 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal dbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_8\ : STD_LOGIC;
  signal ov_2 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal pf_2 : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal und_2 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(2),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => DOUT(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_21_in,
      FULL => ful_2,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_10_in,
      PROGFULL => pf_2,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_2,
      RDERR => und_2,
      RDRSTBUSY => \gf36e2_inst.sngfifo36e2_n_8\,
      REGCE => re_2,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(2),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_2,
      WRERR => ov_2,
      WRRSTBUSY => wr_rst_busy_0(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gf36e2_inst.sngfifo36e2_n_8\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => rd_rst_busy_0,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_9 is
  port (
    ful_3 : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    we_1 : out STD_LOGIC;
    we_2 : out STD_LOGIC;
    we_4 : out STD_LOGIC;
    we_5 : out STD_LOGIC;
    we_6 : out STD_LOGIC;
    we_7 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    re_4 : out STD_LOGIC;
    re_0 : out STD_LOGIC;
    re_1 : out STD_LOGIC;
    re_2 : out STD_LOGIC;
    re_5 : out STD_LOGIC;
    re_6 : out STD_LOGIC;
    re_7 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3\ : in STD_LOGIC;
    p_18_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\ : in STD_LOGIC;
    \gf36e2_inst.sngfifo36e2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    rd_rst_busy_0_dly : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_21_in : in STD_LOGIC;
    p_22_in : in STD_LOGIC;
    p_23_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    p_19_in : in STD_LOGIC;
    p_17_in : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : in STD_LOGIC;
    ful_2 : in STD_LOGIC;
    ful_1 : in STD_LOGIC;
    ful_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_9 : entity is "builtin_prim";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_9 is
  signal CASDOUT : STD_LOGIC_VECTOR ( 63 downto 4 );
  signal \d[3]_59\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^ful_3\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_3_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_i_4__6_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_0\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_1\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_100\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_101\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_102\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_103\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_104\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_105\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_106\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_107\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_108\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_109\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_110\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_111\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_112\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_113\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_114\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_115\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_116\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_117\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_118\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_119\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_12\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_120\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_121\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_122\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_123\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_124\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_125\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_126\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_127\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_128\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_129\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_13\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_130\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_131\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_132\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_133\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_134\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_135\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_136\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_137\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_138\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_139\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_14\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_140\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_141\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_142\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_143\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_144\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_145\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_146\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_147\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_148\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_149\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_15\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_150\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_151\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_152\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_153\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_154\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_155\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_156\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_157\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_158\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_159\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_16\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_160\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_161\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_162\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_163\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_17\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_18\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_184\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_185\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_186\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_187\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_188\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_189\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_19\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_190\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_191\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_20\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_21\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_22\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_23\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_24\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_25\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_26\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_27\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_28\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_29\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_30\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_31\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_32\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_33\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_34\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_35\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_36\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_37\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_38\ : STD_LOGIC;
  signal \gf36e2_inst.sngfifo36e2_n_39\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__3_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : STD_LOGIC;
  signal ov_3 : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal pf_3 : STD_LOGIC;
  signal re_3 : STD_LOGIC;
  signal \^re_4\ : STD_LOGIC;
  signal sbe : STD_LOGIC_VECTOR ( 3 to 3 );
  signal we_3 : STD_LOGIC;
  signal \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute box_type : string;
  attribute box_type of \gf36e2_inst.sngfifo36e2\ : label is "PRIMITIVE";
begin
  ful_3 <= \^ful_3\;
  \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ <= \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\;
  re_4 <= \^re_4\;
\gf36e2_inst.sngfifo36e2\: unisim.vcomponents.FIFO36E2
    generic map(
      CASCADE_ORDER => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      FIRST_WORD_FALL_THROUGH => "TRUE",
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      PROG_EMPTY_THRESH => 2,
      PROG_FULL_THRESH => 8191,
      RDCOUNT_TYPE => "EXTENDED_DATACOUNT",
      READ_WIDTH => 4,
      REGISTER_MODE => "UNREGISTERED",
      RSTREG_PRIORITY => "REGCE",
      SLEEP_ASYNC => "FALSE",
      SRVAL => X"000000000000000000",
      WRCOUNT_TYPE => "EXTENDED_DATACOUNT",
      WRITE_WIDTH => 4
    )
        port map (
      CASDIN(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      CASDINP(7 downto 0) => B"00000000",
      CASDOMUX => '0',
      CASDOMUXEN => '1',
      CASDOUT(63 downto 4) => CASDOUT(63 downto 4),
      CASDOUT(3) => \gf36e2_inst.sngfifo36e2_n_100\,
      CASDOUT(2) => \gf36e2_inst.sngfifo36e2_n_101\,
      CASDOUT(1) => \gf36e2_inst.sngfifo36e2_n_102\,
      CASDOUT(0) => \gf36e2_inst.sngfifo36e2_n_103\,
      CASDOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_CASDOUTP_UNCONNECTED\(7 downto 0),
      CASNXTEMPTY => \gf36e2_inst.sngfifo36e2_n_0\,
      CASNXTRDEN => '0',
      CASOREGIMUX => '0',
      CASOREGIMUXEN => '1',
      CASPRVEMPTY => '0',
      CASPRVRDEN => \gf36e2_inst.sngfifo36e2_n_1\,
      DBITERR => dbe(3),
      DIN(63 downto 4) => B"000000000000000000000000000000000000000000000000000000000000",
      DIN(3 downto 0) => din(3 downto 0),
      DINP(7 downto 0) => B"00000000",
      DOUT(63) => \gf36e2_inst.sngfifo36e2_n_104\,
      DOUT(62) => \gf36e2_inst.sngfifo36e2_n_105\,
      DOUT(61) => \gf36e2_inst.sngfifo36e2_n_106\,
      DOUT(60) => \gf36e2_inst.sngfifo36e2_n_107\,
      DOUT(59) => \gf36e2_inst.sngfifo36e2_n_108\,
      DOUT(58) => \gf36e2_inst.sngfifo36e2_n_109\,
      DOUT(57) => \gf36e2_inst.sngfifo36e2_n_110\,
      DOUT(56) => \gf36e2_inst.sngfifo36e2_n_111\,
      DOUT(55) => \gf36e2_inst.sngfifo36e2_n_112\,
      DOUT(54) => \gf36e2_inst.sngfifo36e2_n_113\,
      DOUT(53) => \gf36e2_inst.sngfifo36e2_n_114\,
      DOUT(52) => \gf36e2_inst.sngfifo36e2_n_115\,
      DOUT(51) => \gf36e2_inst.sngfifo36e2_n_116\,
      DOUT(50) => \gf36e2_inst.sngfifo36e2_n_117\,
      DOUT(49) => \gf36e2_inst.sngfifo36e2_n_118\,
      DOUT(48) => \gf36e2_inst.sngfifo36e2_n_119\,
      DOUT(47) => \gf36e2_inst.sngfifo36e2_n_120\,
      DOUT(46) => \gf36e2_inst.sngfifo36e2_n_121\,
      DOUT(45) => \gf36e2_inst.sngfifo36e2_n_122\,
      DOUT(44) => \gf36e2_inst.sngfifo36e2_n_123\,
      DOUT(43) => \gf36e2_inst.sngfifo36e2_n_124\,
      DOUT(42) => \gf36e2_inst.sngfifo36e2_n_125\,
      DOUT(41) => \gf36e2_inst.sngfifo36e2_n_126\,
      DOUT(40) => \gf36e2_inst.sngfifo36e2_n_127\,
      DOUT(39) => \gf36e2_inst.sngfifo36e2_n_128\,
      DOUT(38) => \gf36e2_inst.sngfifo36e2_n_129\,
      DOUT(37) => \gf36e2_inst.sngfifo36e2_n_130\,
      DOUT(36) => \gf36e2_inst.sngfifo36e2_n_131\,
      DOUT(35) => \gf36e2_inst.sngfifo36e2_n_132\,
      DOUT(34) => \gf36e2_inst.sngfifo36e2_n_133\,
      DOUT(33) => \gf36e2_inst.sngfifo36e2_n_134\,
      DOUT(32) => \gf36e2_inst.sngfifo36e2_n_135\,
      DOUT(31) => \gf36e2_inst.sngfifo36e2_n_136\,
      DOUT(30) => \gf36e2_inst.sngfifo36e2_n_137\,
      DOUT(29) => \gf36e2_inst.sngfifo36e2_n_138\,
      DOUT(28) => \gf36e2_inst.sngfifo36e2_n_139\,
      DOUT(27) => \gf36e2_inst.sngfifo36e2_n_140\,
      DOUT(26) => \gf36e2_inst.sngfifo36e2_n_141\,
      DOUT(25) => \gf36e2_inst.sngfifo36e2_n_142\,
      DOUT(24) => \gf36e2_inst.sngfifo36e2_n_143\,
      DOUT(23) => \gf36e2_inst.sngfifo36e2_n_144\,
      DOUT(22) => \gf36e2_inst.sngfifo36e2_n_145\,
      DOUT(21) => \gf36e2_inst.sngfifo36e2_n_146\,
      DOUT(20) => \gf36e2_inst.sngfifo36e2_n_147\,
      DOUT(19) => \gf36e2_inst.sngfifo36e2_n_148\,
      DOUT(18) => \gf36e2_inst.sngfifo36e2_n_149\,
      DOUT(17) => \gf36e2_inst.sngfifo36e2_n_150\,
      DOUT(16) => \gf36e2_inst.sngfifo36e2_n_151\,
      DOUT(15) => \gf36e2_inst.sngfifo36e2_n_152\,
      DOUT(14) => \gf36e2_inst.sngfifo36e2_n_153\,
      DOUT(13) => \gf36e2_inst.sngfifo36e2_n_154\,
      DOUT(12) => \gf36e2_inst.sngfifo36e2_n_155\,
      DOUT(11) => \gf36e2_inst.sngfifo36e2_n_156\,
      DOUT(10) => \gf36e2_inst.sngfifo36e2_n_157\,
      DOUT(9) => \gf36e2_inst.sngfifo36e2_n_158\,
      DOUT(8) => \gf36e2_inst.sngfifo36e2_n_159\,
      DOUT(7) => \gf36e2_inst.sngfifo36e2_n_160\,
      DOUT(6) => \gf36e2_inst.sngfifo36e2_n_161\,
      DOUT(5) => \gf36e2_inst.sngfifo36e2_n_162\,
      DOUT(4) => \gf36e2_inst.sngfifo36e2_n_163\,
      DOUT(3 downto 0) => \d[3]_59\(3 downto 0),
      DOUTP(7 downto 0) => \NLW_gf36e2_inst.sngfifo36e2_DOUTP_UNCONNECTED\(7 downto 0),
      ECCPARITY(7) => \gf36e2_inst.sngfifo36e2_n_184\,
      ECCPARITY(6) => \gf36e2_inst.sngfifo36e2_n_185\,
      ECCPARITY(5) => \gf36e2_inst.sngfifo36e2_n_186\,
      ECCPARITY(4) => \gf36e2_inst.sngfifo36e2_n_187\,
      ECCPARITY(3) => \gf36e2_inst.sngfifo36e2_n_188\,
      ECCPARITY(2) => \gf36e2_inst.sngfifo36e2_n_189\,
      ECCPARITY(1) => \gf36e2_inst.sngfifo36e2_n_190\,
      ECCPARITY(0) => \gf36e2_inst.sngfifo36e2_n_191\,
      EMPTY => p_20_in,
      FULL => \^ful_3\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      PROGEMPTY => p_11_in,
      PROGFULL => pf_3,
      RDCLK => rd_clk,
      RDCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_12\,
      RDCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_13\,
      RDCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_14\,
      RDCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_15\,
      RDCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_16\,
      RDCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_17\,
      RDCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_18\,
      RDCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_19\,
      RDCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_20\,
      RDCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_21\,
      RDCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_22\,
      RDCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_23\,
      RDCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_24\,
      RDCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_25\,
      RDEN => re_3,
      RDERR => p_4_in,
      RDRSTBUSY => rd_clk_0,
      REGCE => re_3,
      RST => srst,
      RSTREG => srst,
      SBITERR => sbe(3),
      SLEEP => '0',
      WRCLK => wr_clk,
      WRCOUNT(13) => \gf36e2_inst.sngfifo36e2_n_26\,
      WRCOUNT(12) => \gf36e2_inst.sngfifo36e2_n_27\,
      WRCOUNT(11) => \gf36e2_inst.sngfifo36e2_n_28\,
      WRCOUNT(10) => \gf36e2_inst.sngfifo36e2_n_29\,
      WRCOUNT(9) => \gf36e2_inst.sngfifo36e2_n_30\,
      WRCOUNT(8) => \gf36e2_inst.sngfifo36e2_n_31\,
      WRCOUNT(7) => \gf36e2_inst.sngfifo36e2_n_32\,
      WRCOUNT(6) => \gf36e2_inst.sngfifo36e2_n_33\,
      WRCOUNT(5) => \gf36e2_inst.sngfifo36e2_n_34\,
      WRCOUNT(4) => \gf36e2_inst.sngfifo36e2_n_35\,
      WRCOUNT(3) => \gf36e2_inst.sngfifo36e2_n_36\,
      WRCOUNT(2) => \gf36e2_inst.sngfifo36e2_n_37\,
      WRCOUNT(1) => \gf36e2_inst.sngfifo36e2_n_38\,
      WRCOUNT(0) => \gf36e2_inst.sngfifo36e2_n_39\,
      WREN => we_3,
      WRERR => ov_3,
      WRRSTBUSY => wr_rst_busy_0(0)
    );
\gf36e2_inst.sngfifo36e2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I1 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      O => re_0
    );
\gf36e2_inst.sngfifo36e2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      I1 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      O => re_1
    );
\gf36e2_inst.sngfifo36e2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      O => re_2
    );
\gf36e2_inst.sngfifo36e2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I1 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      O => re_3
    );
\gf36e2_inst.sngfifo36e2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4),
      I1 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      O => \^re_4\
    );
\gf36e2_inst.sngfifo36e2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      I1 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      O => re_5
    );
\gf36e2_inst.sngfifo36e2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I1 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      O => re_6
    );
\gf36e2_inst.sngfifo36e2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      I1 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      O => re_7
    );
\gf36e2_inst.sngfifo36e2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__6_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(0),
      O => we_0
    );
\gf36e2_inst.sngfifo36e2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__6_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(1),
      O => we_1
    );
\gf36e2_inst.sngfifo36e2_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__6_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(2),
      O => we_2
    );
\gf36e2_inst.sngfifo36e2_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__6_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(3),
      O => we_3
    );
\gf36e2_inst.sngfifo36e2_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__6_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(4),
      O => we_4
    );
\gf36e2_inst.sngfifo36e2_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__6_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(5),
      O => we_5
    );
\gf36e2_inst.sngfifo36e2_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__6_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(6),
      O => we_6
    );
\gf36e2_inst.sngfifo36e2_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      I2 => \gf36e2_inst.sngfifo36e2_i_4__6_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\,
      I5 => \gf36e2_inst.sngfifo36e2_0\(7),
      O => we_7
    );
\gf36e2_inst.sngfifo36e2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFDFDFFFD"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__3_n_0\,
      I4 => Q(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => \gf36e2_inst.sngfifo36e2_i_3_n_0\
    );
\gf36e2_inst.sngfifo36e2_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^ful_3\,
      I1 => ful_2,
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(1),
      I3 => ful_1,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(0),
      I5 => ful_0,
      O => \gf36e2_inst.sngfifo36e2_i_4__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0\,
      I2 => rd_rst_busy_0_dly,
      I3 => \^re_4\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6_n_0\,
      O => D(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_59\(0),
      I1 => DOUT(0),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(0),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_59\(0),
      I1 => DOUT(0),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(0),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1\(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0\,
      I2 => rd_rst_busy_0_dly,
      I3 => \^re_4\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__6_n_0\,
      O => D(1)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_59\(1),
      I1 => DOUT(1),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(1),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_59\(1),
      I1 => DOUT(1),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(1),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0\,
      I2 => rd_rst_busy_0_dly,
      I3 => \^re_4\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__6_n_0\,
      O => D(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_59\(2),
      I1 => DOUT(2),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(2),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_59\(2),
      I1 => DOUT(2),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1\(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_59\(3),
      I1 => DOUT(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(3),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAA8"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0\,
      I2 => rd_rst_busy_0_dly,
      I3 => \^re_4\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0\,
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_7_n_0\,
      O => D(3)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F0E"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6),
      I2 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2),
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0),
      I3 => \gf36e2_inst.sngfifo36e2_i_3_n_0\,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \d[3]_59\(3),
      I1 => DOUT(3),
      I2 => Q(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(3),
      I4 => Q(0),
      I5 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1\(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_4__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_2__6_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[0]_i_6__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_4__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_2__6_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[1]_i_6__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_i_3__6_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_4__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_2__6_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[2]_i_6__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_i_3__6_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_8__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_n_0\,
      S => Q(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_10__6_n_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_7_n_0\,
      S => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2)
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557555755575"
    )
        port map (
      I0 => p_20_in,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => p_23_in,
      I5 => p_22_in,
      O => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => p_20_in,
      I1 => p_19_in,
      I2 => p_18_in,
      I3 => p_17_in,
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      O => rd_clk_1
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000300F3FFF3FF"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3\,
      I5 => p_18_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000202020002"
    )
        port map (
      I0 => rd_en,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\,
      I2 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      I3 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__3_n_0\,
      I4 => Q(2),
      I5 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => E(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_20_in,
      I1 => p_21_in,
      I2 => Q(1),
      I3 => p_22_in,
      I4 => Q(0),
      I5 => p_23_in,
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_5__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth is
  port (
    emp : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : out STD_LOGIC;
    ful : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_i0_in_6 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d[0]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[1]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[2]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[4]_4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[5]_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[6]_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fifo_prim_rd_en0 : STD_LOGIC;
  signal ful_0 : STD_LOGIC;
  signal ful_1 : STD_LOGIC;
  signal ful_2 : STD_LOGIC;
  signal ful_3 : STD_LOGIC;
  signal ful_4 : STD_LOGIC;
  signal ful_5 : STD_LOGIC;
  signal ful_6 : STD_LOGIC;
  signal ful_7 : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_16\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_17\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_18\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__2_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_clk_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_rst_busy_0 : STD_LOGIC;
  signal rd_rst_busy_0_dly : STD_LOGIC;
  signal re_0 : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3\ : label is "soft_lutpair1";
begin
  SR(0) <= \^sr\(0);
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\;
  rd_clk_1(0) <= \^rd_clk_1\(0);
\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_62
     port map (
      DOUT(3 downto 0) => \d[0]_0\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      p_17_in => p_17_in,
      p_20_in => p_20_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_0 => re_0,
      srst => srst,
      we_0 => we_0,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_63
     port map (
      DOUT(3 downto 0) => \d[1]_1\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gf36e2_inst.sngfifo36e2_0\(7) => p_0_in34_in,
      \gf36e2_inst.sngfifo36e2_0\(6) => p_0_in32_in,
      \gf36e2_inst.sngfifo36e2_0\(5) => p_0_in28_in,
      \gf36e2_inst.sngfifo36e2_0\(4) => p_0_in24_in,
      \gf36e2_inst.sngfifo36e2_0\(3) => p_0_in20_in,
      \gf36e2_inst.sngfifo36e2_0\(2) => p_0_in16_in,
      \gf36e2_inst.sngfifo36e2_0\(1) => p_0_in12_in,
      \gf36e2_inst.sngfifo36e2_0\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8\(2 downto 0) => dout_mux_sel(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_16\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_17\,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      re_1 => re_1,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(1)
    );
\gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_64
     port map (
      DOUT(3 downto 0) => \d[2]_2\(3 downto 0),
      SR(0) => \^rd_clk_1\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_2 => ful_2,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      p_21_in => p_21_in,
      rd_clk => rd_clk,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(2)
    );
\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_65
     port map (
      D(3) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7\,
      D(2) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8\,
      D(1) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9\,
      D(0) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10\,
      DOUT(3 downto 0) => \d[2]_2\(3 downto 0),
      E(0) => fifo_prim_rd_en0,
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_3 => ful_3,
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7) => p_0_in6_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6) => p_0_in30_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5) => p_0_in26_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4) => p_0_in22_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3) => p_0_in18_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2) => p_0_in14_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1) => p_0_in10_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2 downto 0) => dout_mux_sel_dly(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(3 downto 0) => \d[1]_1\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_1\(3 downto 0) => \d[0]_0\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_16\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6_0\(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_18\,
      p_18_in => p_18_in,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      rd_en => rd_en,
      rd_rst_busy_0_dly => rd_rst_busy_0_dly,
      re_0 => re_0,
      re_1 => re_1,
      re_2 => re_2,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_3 => we_3,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(3)
    );
\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_66
     port map (
      DOUT(3 downto 0) => \d[4]_4\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__3_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__2_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(6),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(3),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(1),
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_19_in => p_19_in,
      p_21_in => p_21_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => rd_clk_0,
      rd_clk_2 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_67
     port map (
      DOUT(3 downto 0) => \d[5]_5\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_2 => ful_2,
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      full_i0_in_6 => full_i0_in_6,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_17\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_18\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__6_0\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      p_18_in => p_18_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(5)
    );
\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_68
     port map (
      DOUT(3 downto 0) => \d[6]_6\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_1 => ful_1,
      ful_3 => ful_3,
      ful_4 => ful_4,
      ful_6 => ful_6,
      p_17_in => p_17_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      rd_clk_1(0) => wr_rst_busy(6),
      rd_clk_2 => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_69
     port map (
      DOUT(3 downto 0) => \d[6]_6\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      SR(0) => \^sr\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_4 => ful_4,
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gf36e2_inst.sngfifo36e2_i_2__62\(1 downto 0) => dout_mux_sel_wr(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3\(1 downto 0) => dout_mux_sel_dly(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3\(3 downto 0) => \d[5]_5\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3_0\(3 downto 0) => \d[4]_4\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(5),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(2),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(0),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\,
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_19_in => p_19_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_rst_busy_0_dly,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10\,
      Q => dout(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9\,
      Q => dout(1),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8\,
      Q => dout(2),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__6_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7\,
      Q => dout(3),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      Q => ful(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => dout_mux_sel(1),
      I1 => dout_mux_sel(0),
      I2 => dout_mux_sel(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      Q => emp(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\,
      Q => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_busy_0,
      Q => rd_rst_busy_0_dly,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel(2),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__2_n_0\,
      Q => dout_mux_sel(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      I1 => dout_mux_sel_wr(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel_wr(2),
      I1 => dout_mux_sel_wr(1),
      I2 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__5_n_0\,
      Q => dout_mux_sel_wr(0),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1_n_0\,
      Q => dout_mux_sel_wr(1),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3_n_0\,
      Q => dout_mux_sel_wr(2),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in6_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => p_0_in10_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in10_in,
      Q => p_0_in14_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in14_in,
      Q => p_0_in18_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in18_in,
      Q => p_0_in22_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in22_in,
      Q => p_0_in26_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in26_in,
      Q => p_0_in30_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in30_in,
      Q => p_0_in6_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in34_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => p_0_in12_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in12_in,
      Q => p_0_in16_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in16_in,
      Q => p_0_in20_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in20_in,
      Q => p_0_in24_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in24_in,
      Q => p_0_in28_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in28_in,
      Q => p_0_in32_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in32_in,
      Q => p_0_in34_in,
      R => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0 is
  port (
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : out STD_LOGIC;
    ful : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_i0_in_5 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    wr_rst_busy_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d[0]_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[1]_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[2]_10\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[4]_12\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[5]_13\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[6]_14\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fifo_prim_rd_en0 : STD_LOGIC;
  signal ful_0 : STD_LOGIC;
  signal ful_1 : STD_LOGIC;
  signal ful_2 : STD_LOGIC;
  signal ful_3 : STD_LOGIC;
  signal ful_4 : STD_LOGIC;
  signal ful_5 : STD_LOGIC;
  signal ful_6 : STD_LOGIC;
  signal ful_7 : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__0_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rd_clk_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_rst_busy_0 : STD_LOGIC;
  signal rd_rst_busy_0_dly : STD_LOGIC;
  signal re_0 : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__0\ : label is "soft_lutpair5";
begin
  SR(0) <= \^sr\(0);
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\;
  rd_clk_1(0) <= \^rd_clk_1\(0);
\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_54
     port map (
      DOUT(3 downto 0) => \d[0]_8\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_3 => ful_3,
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__1\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__0_0\(2 downto 0) => dout_mux_sel(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\,
      p_20_in => p_20_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_0 => re_0,
      srst => srst,
      we_0 => we_0,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_55
     port map (
      DOUT(3 downto 0) => \d[1]_9\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__0_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__0_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5\(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11\,
      p_19_in => p_19_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      re_1 => re_1,
      srst => srst,
      we_1 => we_1,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(1)
    );
\gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_56
     port map (
      DOUT(3 downto 0) => \d[2]_10\(3 downto 0),
      SR(0) => \^rd_clk_1\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_2 => ful_2,
      ful_3 => ful_3,
      ful_4 => ful_4,
      ful_5 => ful_5,
      full_i0_in_5 => full_i0_in_5,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__5_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      p_21_in => p_21_in,
      rd_clk => rd_clk,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(2)
    );
\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_57
     port map (
      D(3) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12\,
      D(2) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\,
      D(1) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      D(0) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      DOUT(3 downto 0) => \d[2]_10\(3 downto 0),
      E(0) => fifo_prim_rd_en0,
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gf36e2_inst.sngfifo36e2_0\(7) => p_0_in34_in,
      \gf36e2_inst.sngfifo36e2_0\(6) => p_0_in32_in,
      \gf36e2_inst.sngfifo36e2_0\(5) => p_0_in28_in,
      \gf36e2_inst.sngfifo36e2_0\(4) => p_0_in24_in,
      \gf36e2_inst.sngfifo36e2_0\(3) => p_0_in20_in,
      \gf36e2_inst.sngfifo36e2_0\(2) => p_0_in16_in,
      \gf36e2_inst.sngfifo36e2_0\(1) => p_0_in12_in,
      \gf36e2_inst.sngfifo36e2_0\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7) => p_0_in6_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6) => p_0_in30_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5) => p_0_in26_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4) => p_0_in22_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3) => p_0_in18_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2) => p_0_in14_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1) => p_0_in10_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2 downto 0) => dout_mux_sel_dly(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(3 downto 0) => \d[1]_9\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_1\(3 downto 0) => \d[0]_8\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\(2 downto 0) => dout_mux_sel(2 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      rd_en => rd_en,
      rd_rst_busy_0_dly => rd_rst_busy_0_dly,
      re_0 => re_0,
      re_1 => re_1,
      re_2 => re_2,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_1 => we_1,
      we_2 => we_2,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(3)
    );
\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_58
     port map (
      DOUT(3 downto 0) => \d[4]_12\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(6),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(3),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(1),
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_19_in => p_19_in,
      p_21_in => p_21_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7\,
      rd_clk_2 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_59
     port map (
      DOUT(3 downto 0) => \d[5]_13\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_5 => ful_5,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      p_18_in => p_18_in,
      p_20_in => p_20_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_0,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(5)
    );
\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_60
     port map (
      DOUT(3 downto 0) => \d[6]_14\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      p_17_in => p_17_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      rd_clk_1(0) => wr_rst_busy(6),
      re_6 => re_6,
      srst => srst,
      we_6 => we_6,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_61
     port map (
      DOUT(3 downto 0) => \d[6]_14\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      SR(0) => \^sr\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_4 => ful_4,
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gf36e2_inst.sngfifo36e2_i_2__54\(1 downto 0) => dout_mux_sel_wr(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__0\(1 downto 0) => dout_mux_sel_dly(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0\(3 downto 0) => \d[5]_13\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__0_0\(3 downto 0) => \d[4]_12\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(5),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(2),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(0),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\,
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_19_in => p_19_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16\,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7,
      wr_clk => wr_clk,
      wr_rst_busy_0(0) => wr_rst_busy_0(0),
      wr_rst_busy_1(0) => wr_rst_busy_1(0),
      wrst_busy_i(0) => wrst_busy_i(0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_rst_busy_0_dly,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      Q => dout(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      Q => dout(1),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\,
      Q => dout(2),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__5_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12\,
      Q => dout(3),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      Q => ful(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => dout_mux_sel(1),
      I1 => dout_mux_sel(0),
      I2 => dout_mux_sel(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => dout_mux_sel(1),
      I1 => dout_mux_sel(0),
      I2 => dout_mux_sel(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      Q => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\,
      Q => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_busy_0,
      Q => rd_rst_busy_0_dly,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel(2),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(0),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      I1 => dout_mux_sel_wr(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel_wr(2),
      I1 => dout_mux_sel_wr(1),
      I2 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1_n_0\,
      Q => dout_mux_sel_wr(0),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__0_n_0\,
      Q => dout_mux_sel_wr(1),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__0_n_0\,
      Q => dout_mux_sel_wr(2),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in6_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => p_0_in10_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in10_in,
      Q => p_0_in14_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in14_in,
      Q => p_0_in18_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in18_in,
      Q => p_0_in22_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in22_in,
      Q => p_0_in26_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in26_in,
      Q => p_0_in30_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in30_in,
      Q => p_0_in6_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in34_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => p_0_in12_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in12_in,
      Q => p_0_in16_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in16_in,
      Q => p_0_in20_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in20_in,
      Q => p_0_in24_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in24_in,
      Q => p_0_in28_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in28_in,
      Q => p_0_in32_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in32_in,
      Q => p_0_in34_in,
      R => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1 is
  port (
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : out STD_LOGIC;
    ful : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    full_i0_in_4 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_rst_busy : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    empty_0 : in STD_LOGIC;
    empty_1 : in STD_LOGIC;
    empty_2 : in STD_LOGIC;
    rd_rst_busy_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rrst_busy_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_rst_busy_2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d[0]_16\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[1]_17\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[2]_18\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[4]_20\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[5]_21\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[6]_22\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fifo_prim_rd_en0 : STD_LOGIC;
  signal ful_0 : STD_LOGIC;
  signal ful_1 : STD_LOGIC;
  signal ful_2 : STD_LOGIC;
  signal ful_3 : STD_LOGIC;
  signal ful_4 : STD_LOGIC;
  signal ful_5 : STD_LOGIC;
  signal ful_6 : STD_LOGIC;
  signal ful_7 : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_23\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__1_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rd_clk_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_rst_busy_0 : STD_LOGIC;
  signal rd_rst_busy_0_dly : STD_LOGIC;
  signal re_0 : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__1\ : label is "soft_lutpair8";
begin
  SR(0) <= \^sr\(0);
  \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\;
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\;
  rd_clk_1(0) <= \^rd_clk_1\(0);
empty_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      I1 => empty_0,
      I2 => empty_1,
      I3 => empty_2,
      I4 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      O => empty
    );
\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_46
     port map (
      DOUT(3 downto 0) => \d[0]_16\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_3 => ful_3,
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_0 => re_0,
      srst => srst,
      we_0 => we_0,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_47
     port map (
      DOUT(3 downto 0) => \d[1]_17\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      p_22_in => p_22_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      re_1 => re_1,
      srst => srst,
      we_1 => we_1,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(1)
    );
\gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_48
     port map (
      DOUT(3 downto 0) => \d[2]_18\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      SR(0) => \^rd_clk_1\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_2 => ful_2,
      ful_3 => ful_3,
      ful_4 => ful_4,
      ful_5 => ful_5,
      full_i0_in_4 => full_i0_in_4,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__1_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_23\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__1_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__4_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\ => \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim_n_8\,
      p_17_in => p_17_in,
      p_19_in => p_19_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_0,
      rd_rst_busy => rd_rst_busy,
      rd_rst_busy_0 => rd_rst_busy_0,
      rd_rst_busy_1(0) => rd_rst_busy_1(0),
      rd_rst_busy_2 => rd_rst_busy_2,
      re_2 => re_2,
      rrst_busy_i(1 downto 0) => rrst_busy_i(1 downto 0),
      srst => srst,
      we_2 => we_2,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(2)
    );
\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_49
     port map (
      D(3) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12\,
      D(2) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\,
      D(1) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      D(0) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      DOUT(3 downto 0) => \d[2]_18\(3 downto 0),
      E(0) => fifo_prim_rd_en0,
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gf36e2_inst.sngfifo36e2_0\(7) => p_0_in34_in,
      \gf36e2_inst.sngfifo36e2_0\(6) => p_0_in32_in,
      \gf36e2_inst.sngfifo36e2_0\(5) => p_0_in28_in,
      \gf36e2_inst.sngfifo36e2_0\(4) => p_0_in24_in,
      \gf36e2_inst.sngfifo36e2_0\(3) => p_0_in20_in,
      \gf36e2_inst.sngfifo36e2_0\(2) => p_0_in16_in,
      \gf36e2_inst.sngfifo36e2_0\(1) => p_0_in12_in,
      \gf36e2_inst.sngfifo36e2_0\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7) => p_0_in6_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6) => p_0_in30_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5) => p_0_in26_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4) => p_0_in22_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3) => p_0_in18_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2) => p_0_in14_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1) => p_0_in10_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2 downto 0) => dout_mux_sel_dly(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(3 downto 0) => \d[1]_17\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_1\(3 downto 0) => \d[0]_16\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2__0\ => \gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2 downto 0) => dout_mux_sel(2 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_23\,
      rd_en => rd_en,
      rd_rst_busy_0_dly => rd_rst_busy_0_dly,
      re_0 => re_0,
      re_1 => re_1,
      re_2 => re_2,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_1 => we_1,
      we_2 => we_2,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(3)
    );
\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_50
     port map (
      DOUT(3 downto 0) => \d[4]_20\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(6),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(3),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(1),
      p_19_in => p_19_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7\,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_51
     port map (
      DOUT(3 downto 0) => \d[5]_21\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_5 => ful_5,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\,
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(5)
    );
\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_52
     port map (
      DOUT(3 downto 0) => \d[6]_22\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      p_17_in => p_17_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      rd_clk_1(0) => wr_rst_busy(6),
      re_6 => re_6,
      srst => srst,
      we_6 => we_6,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_53
     port map (
      DOUT(3 downto 0) => \d[6]_22\(3 downto 0),
      Q(1 downto 0) => dout_mux_sel(1 downto 0),
      SR(0) => \^sr\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_4 => ful_4,
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gf36e2_inst.sngfifo36e2_i_2__46\(1 downto 0) => dout_mux_sel_wr(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__1\(1 downto 0) => dout_mux_sel_dly(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1\(3 downto 0) => \d[5]_21\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__1_0\(3 downto 0) => \d[4]_20\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(5),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(2),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(0),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7\,
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_19_in => p_19_in,
      p_20_in => p_20_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      rd_clk_2 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15\,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_rst_busy_0_dly,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      Q => dout(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      Q => dout(1),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\,
      Q => dout(2),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__4_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12\,
      Q => dout(3),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      Q => ful(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => dout_mux_sel(1),
      I1 => dout_mux_sel(0),
      I2 => dout_mux_sel(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => dout_mux_sel(1),
      I1 => dout_mux_sel(0),
      I2 => dout_mux_sel(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      Q => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\,
      Q => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_busy_0,
      Q => rd_rst_busy_0_dly,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel(2),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(0),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      I1 => dout_mux_sel_wr(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel_wr(2),
      I1 => dout_mux_sel_wr(1),
      I2 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__0_n_0\,
      Q => dout_mux_sel_wr(0),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__1_n_0\,
      Q => dout_mux_sel_wr(1),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__1_n_0\,
      Q => dout_mux_sel_wr(2),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in6_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => p_0_in10_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in10_in,
      Q => p_0_in14_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in14_in,
      Q => p_0_in18_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in18_in,
      Q => p_0_in22_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in22_in,
      Q => p_0_in26_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in26_in,
      Q => p_0_in30_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in30_in,
      Q => p_0_in6_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in34_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => p_0_in12_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in12_in,
      Q => p_0_in16_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in16_in,
      Q => p_0_in20_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in20_in,
      Q => p_0_in24_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in24_in,
      Q => p_0_in28_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in28_in,
      Q => p_0_in32_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in32_in,
      Q => p_0_in34_in,
      R => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2 is
  port (
    emp : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : out STD_LOGIC;
    ful : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    full_i0_in_3 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d[0]_24\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[1]_25\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[2]_26\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[4]_28\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[5]_29\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[6]_30\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fifo_prim_rd_en0 : STD_LOGIC;
  signal ful_0 : STD_LOGIC;
  signal ful_1 : STD_LOGIC;
  signal ful_2 : STD_LOGIC;
  signal ful_3 : STD_LOGIC;
  signal ful_4 : STD_LOGIC;
  signal ful_5 : STD_LOGIC;
  signal ful_6 : STD_LOGIC;
  signal ful_7 : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__2_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^rd_clk_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_rst_busy_0 : STD_LOGIC;
  signal rd_rst_busy_0_dly : STD_LOGIC;
  signal re_0 : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__2\ : label is "soft_lutpair11";
begin
  SR(0) <= \^sr\(0);
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\;
  rd_clk_1(0) <= \^rd_clk_1\(0);
\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_38
     port map (
      DOUT(3 downto 0) => \d[0]_24\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_3 => ful_3,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_2\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_7__2_0\(2 downto 0) => dout_mux_sel(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\,
      p_20_in => p_20_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_10\,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_0 => re_0,
      srst => srst,
      we_0 => we_0,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_39
     port map (
      DOUT(3 downto 0) => \d[1]_25\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__2_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__2_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__2\(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_11\,
      p_19_in => p_19_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      re_1 => re_1,
      srst => srst,
      we_1 => we_1,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(1)
    );
\gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_40
     port map (
      DOUT(3 downto 0) => \d[2]_26\(3 downto 0),
      SR(0) => \^rd_clk_1\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_2 => ful_2,
      ful_3 => ful_3,
      ful_4 => ful_4,
      ful_5 => ful_5,
      full_i0_in_3 => full_i0_in_3,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__3_0\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      p_21_in => p_21_in,
      rd_clk => rd_clk,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(2)
    );
\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_41
     port map (
      D(3) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12\,
      D(2) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\,
      D(1) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      D(0) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      DOUT(3 downto 0) => \d[2]_26\(3 downto 0),
      E(0) => fifo_prim_rd_en0,
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gf36e2_inst.sngfifo36e2_0\(7) => p_0_in34_in,
      \gf36e2_inst.sngfifo36e2_0\(6) => p_0_in32_in,
      \gf36e2_inst.sngfifo36e2_0\(5) => p_0_in28_in,
      \gf36e2_inst.sngfifo36e2_0\(4) => p_0_in24_in,
      \gf36e2_inst.sngfifo36e2_0\(3) => p_0_in20_in,
      \gf36e2_inst.sngfifo36e2_0\(2) => p_0_in16_in,
      \gf36e2_inst.sngfifo36e2_0\(1) => p_0_in12_in,
      \gf36e2_inst.sngfifo36e2_0\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(7) => p_0_in6_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(6) => p_0_in30_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(5) => p_0_in26_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(4) => p_0_in22_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(3) => p_0_in18_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(2) => p_0_in14_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(1) => p_0_in10_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2 downto 0) => dout_mux_sel_dly(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(3 downto 0) => \d[1]_25\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_1\(3 downto 0) => \d[0]_24\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\(2 downto 0) => dout_mux_sel(2 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      rd_en => rd_en,
      rd_rst_busy_0_dly => rd_rst_busy_0_dly,
      re_0 => re_0,
      re_1 => re_1,
      re_2 => re_2,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_1 => we_1,
      we_2 => we_2,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(3)
    );
\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_42
     port map (
      DOUT(3 downto 0) => \d[4]_28\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(6),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(3),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(1),
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_19_in => p_19_in,
      p_21_in => p_21_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7\,
      rd_clk_2 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_43
     port map (
      DOUT(3 downto 0) => \d[5]_29\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_5 => ful_5,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      p_18_in => p_18_in,
      p_20_in => p_20_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_0,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(5)
    );
\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_44
     port map (
      DOUT(3 downto 0) => \d[6]_30\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      p_17_in => p_17_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      rd_clk_1(0) => wr_rst_busy(6),
      re_6 => re_6,
      srst => srst,
      we_6 => we_6,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_45
     port map (
      DOUT(3 downto 0) => \d[6]_30\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      SR(0) => \^sr\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_4 => ful_4,
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gf36e2_inst.sngfifo36e2_i_2__38\(1 downto 0) => dout_mux_sel_wr(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__2\(1 downto 0) => dout_mux_sel_dly(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2\(3 downto 0) => \d[5]_29\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__2_0\(3 downto 0) => \d[4]_28\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(5),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(2),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(0),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\,
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_19_in => p_19_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_rst_busy_0_dly,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      Q => dout(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      Q => dout(1),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\,
      Q => dout(2),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__3_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_12\,
      Q => dout(3),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      Q => ful(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => dout_mux_sel(1),
      I1 => dout_mux_sel(0),
      I2 => dout_mux_sel(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_5__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => dout_mux_sel(1),
      I1 => dout_mux_sel(0),
      I2 => dout_mux_sel(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      Q => emp(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\,
      Q => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_busy_0,
      Q => rd_rst_busy_0_dly,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel(2),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(0),
      O => plusOp(2)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(2),
      Q => dout_mux_sel(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      I1 => dout_mux_sel_wr(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel_wr(2),
      I1 => dout_mux_sel_wr(1),
      I2 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__1_n_0\,
      Q => dout_mux_sel_wr(0),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__2_n_0\,
      Q => dout_mux_sel_wr(1),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3__2_n_0\,
      Q => dout_mux_sel_wr(2),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in6_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => p_0_in10_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in10_in,
      Q => p_0_in14_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in14_in,
      Q => p_0_in18_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in18_in,
      Q => p_0_in22_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in22_in,
      Q => p_0_in26_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in26_in,
      Q => p_0_in30_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in30_in,
      Q => p_0_in6_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in34_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => p_0_in12_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in12_in,
      Q => p_0_in16_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in16_in,
      Q => p_0_in20_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in20_in,
      Q => p_0_in24_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in24_in,
      Q => p_0_in28_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in28_in,
      Q => p_0_in32_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in32_in,
      Q => p_0_in34_in,
      R => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3 is
  port (
    emp : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : out STD_LOGIC;
    ful : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_i0_in_2 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_3\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_4\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_5\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_6\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d[0]_32\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[1]_33\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[2]_34\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[4]_36\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[5]_37\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[6]_38\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fifo_prim_rd_en0 : STD_LOGIC;
  signal fifo_prim_wr_en0 : STD_LOGIC;
  signal \^ful\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ful_0 : STD_LOGIC;
  signal ful_1 : STD_LOGIC;
  signal ful_2 : STD_LOGIC;
  signal ful_3 : STD_LOGIC;
  signal ful_4 : STD_LOGIC;
  signal ful_5 : STD_LOGIC;
  signal ful_6 : STD_LOGIC;
  signal ful_7 : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__3_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_clk_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_rst_busy_0 : STD_LOGIC;
  signal rd_rst_busy_0_dly : STD_LOGIC;
  signal re_0 : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__3\ : label is "soft_lutpair13";
begin
  SR(0) <= \^sr\(0);
  ful(0) <= \^ful\(0);
  \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\;
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\;
  rd_clk_1(0) <= \^rd_clk_1\(0);
\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_30
     port map (
      DOUT(3 downto 0) => \d[0]_32\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_3 => ful_3,
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\,
      p_17_in => p_17_in,
      p_20_in => p_20_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_0 => re_0,
      srst => srst,
      we_0 => we_0,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_31
     port map (
      DOUT(3 downto 0) => \d[1]_33\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2\(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      re_1 => re_1,
      srst => srst,
      we_1 => we_1,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(1)
    );
\gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_32
     port map (
      DOUT(3 downto 0) => \d[2]_34\(3 downto 0),
      SR(0) => \^rd_clk_1\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_2 => ful_2,
      ful_3 => ful_3,
      ful_4 => ful_4,
      ful_5 => ful_5,
      full_i0_in_2 => full_i0_in_2,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__2_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\,
      p_21_in => p_21_in,
      rd_clk => rd_clk,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(2)
    );
\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_33
     port map (
      D(3) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      D(2) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      D(1) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16\,
      D(0) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17\,
      DOUT(3 downto 0) => \d[2]_34\(3 downto 0),
      E(0) => fifo_prim_rd_en0,
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gf36e2_inst.sngfifo36e2_0\(7) => p_0_in34_in,
      \gf36e2_inst.sngfifo36e2_0\(6) => p_0_in32_in,
      \gf36e2_inst.sngfifo36e2_0\(5) => p_0_in28_in,
      \gf36e2_inst.sngfifo36e2_0\(4) => p_0_in24_in,
      \gf36e2_inst.sngfifo36e2_0\(3) => p_0_in20_in,
      \gf36e2_inst.sngfifo36e2_0\(2) => p_0_in16_in,
      \gf36e2_inst.sngfifo36e2_0\(1) => p_0_in12_in,
      \gf36e2_inst.sngfifo36e2_0\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7) => p_0_in6_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6) => p_0_in30_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5) => p_0_in26_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4) => p_0_in22_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3) => p_0_in18_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2) => p_0_in14_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1) => p_0_in10_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2 downto 0) => dout_mux_sel_dly(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(3 downto 0) => \d[1]_33\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_1\(3 downto 0) => \d[0]_32\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5\,
      p_18_in => p_18_in,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      rd_en => rd_en,
      rd_rst_busy_0_dly => rd_rst_busy_0_dly,
      re_0 => re_0,
      re_1 => re_1,
      re_2 => re_2,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_1 => we_1,
      we_2 => we_2,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(3)
    );
\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_34
     port map (
      DOUT(3 downto 0) => \d[4]_36\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__2_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__3_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(6),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(3),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(1),
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_19_in => p_19_in,
      p_21_in => p_21_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => rd_clk_0,
      rd_clk_2 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_35
     port map (
      DOUT(3 downto 0) => \d[5]_37\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_5 => ful_5,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      p_18_in => p_18_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(5)
    );
\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_36
     port map (
      DOUT(3 downto 0) => \d[6]_38\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      p_17_in => p_17_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      rd_clk_1(0) => wr_rst_busy(6),
      re_6 => re_6,
      srst => srst,
      we_6 => we_6,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_37
     port map (
      DOUT(3 downto 0) => \d[6]_38\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      SR(0) => \^sr\(0),
      din(3 downto 0) => din(3 downto 0),
      ful(0) => \^ful\(0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_4 => ful_4,
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gf36e2_inst.sngfifo36e2_i_2__30\(1 downto 0) => dout_mux_sel_wr(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__3\(1 downto 0) => dout_mux_sel_dly(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3\(3 downto 0) => \d[5]_37\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__3_0\(3 downto 0) => \d[4]_36\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\(6 downto 0) => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_7\(6 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(5),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(2),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(0),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\,
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_19_in => p_19_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17\,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_rst_busy_0_dly,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17\,
      Q => dout(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16\,
      Q => dout(1),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      Q => dout(2),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__2_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      Q => dout(3),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\,
      Q => \^ful\(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => dout_mux_sel(1),
      I1 => dout_mux_sel(0),
      I2 => dout_mux_sel(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      Q => emp(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7\,
      Q => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_busy_0,
      Q => rd_rst_busy_0_dly,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel(2),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__3_n_0\,
      Q => dout_mux_sel(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      I1 => dout_mux_sel_wr(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_0\,
      O => E(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_2\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      I1 => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      O => fifo_prim_wr_en0
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_3\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_4\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_5\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg_0\,
      I1 => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_6\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel_wr(2),
      I1 => dout_mux_sel_wr(1),
      I2 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => fifo_prim_wr_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__2_n_0\,
      Q => dout_mux_sel_wr(0),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => fifo_prim_wr_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__3_n_0\,
      Q => dout_mux_sel_wr(1),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => fifo_prim_wr_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__3_n_0\,
      Q => dout_mux_sel_wr(2),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in6_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => p_0_in10_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in10_in,
      Q => p_0_in14_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in14_in,
      Q => p_0_in18_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in18_in,
      Q => p_0_in22_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in22_in,
      Q => p_0_in26_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in26_in,
      Q => p_0_in30_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in30_in,
      Q => p_0_in6_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => fifo_prim_wr_en0,
      D => p_0_in34_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fifo_prim_wr_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => p_0_in12_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fifo_prim_wr_en0,
      D => p_0_in12_in,
      Q => p_0_in16_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fifo_prim_wr_en0,
      D => p_0_in16_in,
      Q => p_0_in20_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fifo_prim_wr_en0,
      D => p_0_in20_in,
      Q => p_0_in24_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fifo_prim_wr_en0,
      D => p_0_in24_in,
      Q => p_0_in28_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fifo_prim_wr_en0,
      D => p_0_in28_in,
      Q => p_0_in32_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fifo_prim_wr_en0,
      D => p_0_in32_in,
      Q => p_0_in34_in,
      R => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4 is
  port (
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : out STD_LOGIC;
    ful : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    full_i0_in_1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1\ : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    rrst_busy_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d[0]_40\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[1]_41\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[2]_42\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[4]_44\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[5]_45\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[6]_46\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fifo_prim_rd_en0 : STD_LOGIC;
  signal ful_0 : STD_LOGIC;
  signal ful_1 : STD_LOGIC;
  signal ful_2 : STD_LOGIC;
  signal ful_3 : STD_LOGIC;
  signal ful_4 : STD_LOGIC;
  signal ful_5 : STD_LOGIC;
  signal ful_6 : STD_LOGIC;
  signal ful_7 : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__4_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_clk_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_rst_busy_0 : STD_LOGIC;
  signal rd_rst_busy_0_dly : STD_LOGIC;
  signal re_0 : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__4\ : label is "soft_lutpair19";
begin
  SR(0) <= \^sr\(0);
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\;
  rd_clk_1(0) <= \^rd_clk_1\(0);
\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_22
     port map (
      DOUT(3 downto 0) => \d[0]_40\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_3 => ful_3,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_0 => re_0,
      srst => srst,
      we_0 => we_0,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_23
     port map (
      DOUT(3 downto 0) => \d[1]_41\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_6__4\(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      re_1 => re_1,
      srst => srst,
      we_1 => we_1,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(1)
    );
\gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_24
     port map (
      DOUT(3 downto 0) => \d[2]_42\(3 downto 0),
      SR(0) => \^rd_clk_1\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_2 => ful_2,
      ful_3 => ful_3,
      ful_4 => ful_4,
      ful_5 => ful_5,
      full_i0_in_1 => full_i0_in_1,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__1_0\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\,
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_21_in => p_21_in,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_0,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_2 => re_2,
      rrst_busy_i(2 downto 0) => rrst_busy_i(2 downto 0),
      srst => srst,
      we_2 => we_2,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(2)
    );
\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_25
     port map (
      D(3) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      D(2) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      D(1) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16\,
      D(0) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17\,
      DOUT(3 downto 0) => \d[2]_42\(3 downto 0),
      E(0) => fifo_prim_rd_en0,
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gf36e2_inst.sngfifo36e2_0\(7) => p_0_in34_in,
      \gf36e2_inst.sngfifo36e2_0\(6) => p_0_in32_in,
      \gf36e2_inst.sngfifo36e2_0\(5) => p_0_in28_in,
      \gf36e2_inst.sngfifo36e2_0\(4) => p_0_in24_in,
      \gf36e2_inst.sngfifo36e2_0\(3) => p_0_in20_in,
      \gf36e2_inst.sngfifo36e2_0\(2) => p_0_in16_in,
      \gf36e2_inst.sngfifo36e2_0\(1) => p_0_in12_in,
      \gf36e2_inst.sngfifo36e2_0\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7) => p_0_in6_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6) => p_0_in30_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5) => p_0_in26_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4) => p_0_in22_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3) => p_0_in18_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2) => p_0_in14_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1) => p_0_in10_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2 downto 0) => dout_mux_sel_dly(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(3 downto 0) => \d[1]_41\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_1\(3 downto 0) => \d[0]_40\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__4_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\,
      p_18_in => p_18_in,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      rd_en => rd_en,
      rd_rst_busy_0_dly => rd_rst_busy_0_dly,
      re_0 => re_0,
      re_1 => re_1,
      re_2 => re_2,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_1 => we_1,
      we_2 => we_2,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(3)
    );
\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_26
     port map (
      DOUT(3 downto 0) => \d[4]_44\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__1_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(6),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(3),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(1),
      p_17_in => p_17_in,
      p_19_in => p_19_in,
      p_20_in => p_20_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9\,
      rd_clk_2 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_27
     port map (
      DOUT(3 downto 0) => \d[5]_45\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_5 => ful_5,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      p_18_in => p_18_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(5)
    );
\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_28
     port map (
      DOUT(3 downto 0) => \d[6]_46\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      p_17_in => p_17_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      rd_clk_1(0) => wr_rst_busy(6),
      re_6 => re_6,
      srst => srst,
      we_6 => we_6,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_29
     port map (
      DOUT(3 downto 0) => \d[6]_46\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      SR(0) => \^sr\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_4 => ful_4,
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gf36e2_inst.sngfifo36e2_i_2__22\(1 downto 0) => dout_mux_sel_wr(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__4\(1 downto 0) => dout_mux_sel_dly(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4\(3 downto 0) => \d[5]_45\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__4_0\(3 downto 0) => \d[4]_44\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_14\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(5),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(2),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(0),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\,
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_19_in => p_19_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_rst_busy_0_dly,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_17\,
      Q => dout(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16\,
      Q => dout(1),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      Q => dout(2),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__1_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      Q => dout(3),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      Q => ful(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => dout_mux_sel(1),
      I1 => dout_mux_sel(0),
      I2 => dout_mux_sel(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      Q => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\,
      Q => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_busy_0,
      Q => rd_rst_busy_0_dly,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel(2),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__4_n_0\,
      Q => dout_mux_sel(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      I1 => dout_mux_sel_wr(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel_wr(2),
      I1 => dout_mux_sel_wr(1),
      I2 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__3_n_0\,
      Q => dout_mux_sel_wr(0),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__4_n_0\,
      Q => dout_mux_sel_wr(1),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__4_n_0\,
      Q => dout_mux_sel_wr(2),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in6_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => p_0_in10_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in10_in,
      Q => p_0_in14_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in14_in,
      Q => p_0_in18_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in18_in,
      Q => p_0_in22_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in22_in,
      Q => p_0_in26_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in26_in,
      Q => p_0_in30_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in30_in,
      Q => p_0_in6_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in34_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => p_0_in12_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in12_in,
      Q => p_0_in16_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in16_in,
      Q => p_0_in20_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in20_in,
      Q => p_0_in24_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in24_in,
      Q => p_0_in28_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in28_in,
      Q => p_0_in32_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in32_in,
      Q => p_0_in34_in,
      R => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5 is
  port (
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : out STD_LOGIC;
    ful : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    full_i0_in_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\ : in STD_LOGIC;
    emp : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d[0]_48\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[1]_49\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[2]_50\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[4]_52\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[5]_53\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[6]_54\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fifo_prim_rd_en0 : STD_LOGIC;
  signal ful_0 : STD_LOGIC;
  signal ful_1 : STD_LOGIC;
  signal ful_2 : STD_LOGIC;
  signal ful_3 : STD_LOGIC;
  signal ful_4 : STD_LOGIC;
  signal ful_5 : STD_LOGIC;
  signal ful_6 : STD_LOGIC;
  signal ful_7 : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__5_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_10_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_11_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_clk_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_rst_busy_0 : STD_LOGIC;
  signal rd_rst_busy_0_dly : STD_LOGIC;
  signal re_0 : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_3 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_11\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__5\ : label is "soft_lutpair23";
begin
  SR(0) <= \^sr\(0);
  \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\;
  \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ <= \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\;
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\;
  rd_clk_1(0) <= \^rd_clk_1\(0);
\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_14
     port map (
      DOUT(3 downto 0) => \d[0]_48\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_5 => ful_5,
      ful_6 => ful_6,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_0 => re_0,
      srst => srst,
      we_0 => we_0,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(0)
    );
\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_15
     port map (
      DOUT(3 downto 0) => \d[1]_49\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gf36e2_inst.sngfifo36e2_0\(7) => p_0_in34_in,
      \gf36e2_inst.sngfifo36e2_0\(6) => p_0_in32_in,
      \gf36e2_inst.sngfifo36e2_0\(5) => p_0_in28_in,
      \gf36e2_inst.sngfifo36e2_0\(4) => p_0_in24_in,
      \gf36e2_inst.sngfifo36e2_0\(3) => p_0_in20_in,
      \gf36e2_inst.sngfifo36e2_0\(2) => p_0_in16_in,
      \gf36e2_inst.sngfifo36e2_0\(1) => p_0_in12_in,
      \gf36e2_inst.sngfifo36e2_0\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__5\(2 downto 0) => dout_mux_sel(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15\,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      re_1 => re_1,
      srst => srst,
      we_0 => we_0,
      we_2 => we_2,
      we_3 => we_3,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(1)
    );
\gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_16
     port map (
      DOUT(3 downto 0) => \d[2]_50\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      SR(0) => \^rd_clk_1\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      ful_4 => ful_4,
      ful_7 => ful_7,
      full_i0_in_0 => full_i0_in_0,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_0\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_10_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_1\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_11_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2__0_2\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_21_in => p_21_in,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_0,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(2)
    );
\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_17
     port map (
      D(3) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7\,
      D(2) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8\,
      D(1) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9\,
      D(0) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10\,
      DOUT(3 downto 0) => \d[2]_50\(3 downto 0),
      E(0) => fifo_prim_rd_en0,
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_3 => ful_3,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7) => p_0_in6_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6) => p_0_in30_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5) => p_0_in26_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4) => p_0_in22_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3) => p_0_in18_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2) => p_0_in14_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1) => p_0_in10_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2 downto 0) => dout_mux_sel_dly(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(3 downto 0) => \d[1]_49\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_1\(3 downto 0) => \d[0]_48\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__5_n_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\,
      p_18_in => p_18_in,
      p_20_in => p_20_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_2\,
      rd_en => rd_en,
      rd_rst_busy_0_dly => rd_rst_busy_0_dly,
      re_0 => re_0,
      re_1 => re_1,
      re_2 => re_2,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_3 => we_3,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(3)
    );
\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_18
     port map (
      DOUT(3 downto 0) => \d[4]_52\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_15\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3__0_0\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(6),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(3),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(1),
      p_17_in => p_17_in,
      p_19_in => p_19_in,
      p_20_in => p_20_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9\,
      rd_clk_2 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_19
     port map (
      DOUT(3 downto 0) => \d[5]_53\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_7\,
      p_18_in => p_18_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5,
      wr_clk => wr_clk,
      wr_rst_busy(0) => wr_rst_busy(5)
    );
\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_20
     port map (
      DOUT(3 downto 0) => \d[6]_54\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_6 => ful_6,
      p_17_in => p_17_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      rd_clk_1(0) => wr_rst_busy(6),
      re_6 => re_6,
      srst => srst,
      we_6 => we_6,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_21
     port map (
      DOUT(3 downto 0) => \d[6]_54\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      SR(0) => \^sr\(0),
      din(3 downto 0) => din(3 downto 0),
      emp(0) => emp(0),
      ful_4 => ful_4,
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gf36e2_inst.sngfifo36e2_i_2__14\(1 downto 0) => dout_mux_sel_wr(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__5\(1 downto 0) => dout_mux_sel_dly(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5\(3 downto 0) => \d[5]_53\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_3__5_0\(3 downto 0) => \d[4]_52\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_15\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy(5),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy(2),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy(0),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_10\,
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_19_in => p_19_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_rst_busy_0_dly,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_10\,
      Q => dout(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_9\,
      Q => dout(1),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_8\,
      Q => dout(2),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1__0_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_7\,
      Q => dout(3),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      Q => ful(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => dout_mux_sel(1),
      I1 => dout_mux_sel(0),
      I2 => dout_mux_sel(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_8__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\,
      Q => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => dout_mux_sel_wr(2),
      I1 => dout_mux_sel_wr(1),
      I2 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_10_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => dout_mux_sel_wr(2),
      I1 => dout_mux_sel_wr(1),
      I2 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_11_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\,
      Q => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_busy_0,
      Q => rd_rst_busy_0_dly,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel(2),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__5_n_0\,
      Q => dout_mux_sel(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      I1 => dout_mux_sel_wr(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel_wr(2),
      I1 => dout_mux_sel_wr(1),
      I2 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__6_n_0\,
      Q => dout_mux_sel_wr(0),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__5_n_0\,
      Q => dout_mux_sel_wr(1),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__5_n_0\,
      Q => dout_mux_sel_wr(2),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in6_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => p_0_in10_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in10_in,
      Q => p_0_in14_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in14_in,
      Q => p_0_in18_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in18_in,
      Q => p_0_in22_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in22_in,
      Q => p_0_in26_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in26_in,
      Q => p_0_in30_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in30_in,
      Q => p_0_in6_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in34_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => p_0_in12_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in12_in,
      Q => p_0_in16_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in16_in,
      Q => p_0_in20_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in20_in,
      Q => p_0_in24_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in24_in,
      Q => p_0_in28_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in28_in,
      Q => p_0_in32_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in32_in,
      Q => p_0_in34_in,
      R => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6 is
  port (
    emp : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : out STD_LOGIC;
    ful : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_i0_in : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wrst_busy_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_rst_busy_1 : in STD_LOGIC;
    full_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6 : entity is "builtin_extdepth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d[0]_56\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[1]_57\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[2]_58\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[4]_60\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[5]_61\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \d[6]_62\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dout_mux_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_dly : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout_mux_sel_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^emp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_prim_rd_en0 : STD_LOGIC;
  signal \^ful\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ful_0 : STD_LOGIC;
  signal ful_1 : STD_LOGIC;
  signal ful_2 : STD_LOGIC;
  signal ful_3 : STD_LOGIC;
  signal ful_4 : STD_LOGIC;
  signal ful_5 : STD_LOGIC;
  signal ful_6 : STD_LOGIC;
  signal ful_7 : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_1\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_3\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__6_n_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in22_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in26_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in34_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rd_clk_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_rst_busy_0 : STD_LOGIC;
  signal rd_rst_busy_0_dly : STD_LOGIC;
  signal re_0 : STD_LOGIC;
  signal re_1 : STD_LOGIC;
  signal re_2 : STD_LOGIC;
  signal re_4 : STD_LOGIC;
  signal re_5 : STD_LOGIC;
  signal re_6 : STD_LOGIC;
  signal re_7 : STD_LOGIC;
  signal srst_qr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_qr : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_qr : signal is "true";
  signal we_0 : STD_LOGIC;
  signal we_1 : STD_LOGIC;
  signal we_2 : STD_LOGIC;
  signal we_4 : STD_LOGIC;
  signal we_5 : STD_LOGIC;
  signal we_6 : STD_LOGIC;
  signal we_7 : STD_LOGIC;
  signal wr_rst_busy_0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__6\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__6\ : label is "soft_lutpair26";
begin
  SR(0) <= \^sr\(0);
  emp(0) <= \^emp\(0);
  ful(0) <= \^ful\(0);
  \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\;
  \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ <= \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\;
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\;
  rd_clk_1(0) <= \^rd_clk_1\(0);
full_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^ful\(0),
      I1 => full_0(2),
      I2 => full_0(1),
      I3 => full_0(0),
      I4 => full_1,
      O => full
    );
\gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim
     port map (
      DOUT(3 downto 0) => \d[0]_56\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_3 => ful_3,
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\,
      p_16_in => p_16_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_0 => re_0,
      srst => srst,
      we_0 => we_0,
      wr_clk => wr_clk,
      wr_rst_busy_0(0) => wr_rst_busy_0(0)
    );
\gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_7
     port map (
      DOUT(3 downto 0) => \d[1]_57\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      re_1 => re_1,
      srst => srst,
      we_1 => we_1,
      wr_clk => wr_clk,
      wr_rst_busy_0(0) => wr_rst_busy_0(1)
    );
\gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_8
     port map (
      DOUT(3 downto 0) => \d[2]_58\(3 downto 0),
      SR(0) => \^rd_clk_1\(0),
      din(3 downto 0) => din(3 downto 0),
      ful_2 => ful_2,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      p_21_in => p_21_in,
      rd_clk => rd_clk,
      rd_rst_busy_0 => rd_rst_busy_0,
      re_2 => re_2,
      srst => srst,
      we_2 => we_2,
      wr_clk => wr_clk,
      wr_rst_busy_0(0) => wr_rst_busy_0(2)
    );
\gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_9
     port map (
      D(3) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\,
      D(2) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      D(1) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      D(0) => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16\,
      DOUT(3 downto 0) => \d[2]_58\(3 downto 0),
      E(0) => fifo_prim_rd_en0,
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_1 => ful_1,
      ful_2 => ful_2,
      ful_3 => ful_3,
      \gf36e2_inst.sngfifo36e2_0\(7) => p_0_in34_in,
      \gf36e2_inst.sngfifo36e2_0\(6) => p_0_in32_in,
      \gf36e2_inst.sngfifo36e2_0\(5) => p_0_in28_in,
      \gf36e2_inst.sngfifo36e2_0\(4) => p_0_in24_in,
      \gf36e2_inst.sngfifo36e2_0\(3) => p_0_in20_in,
      \gf36e2_inst.sngfifo36e2_0\(2) => p_0_in16_in,
      \gf36e2_inst.sngfifo36e2_0\(1) => p_0_in12_in,
      \gf36e2_inst.sngfifo36e2_0\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(7) => p_0_in6_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(6) => p_0_in30_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(5) => p_0_in26_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(4) => p_0_in22_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(3) => p_0_in18_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(2) => p_0_in14_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(1) => p_0_in10_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\(0) => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_0\(2 downto 0) => dout_mux_sel_dly(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(3 downto 0) => \d[1]_57\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_1\(3 downto 0) => \d[0]_56\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_1\(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_19_in => p_19_in,
      p_21_in => p_21_in,
      p_22_in => p_22_in,
      p_23_in => p_23_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_1\,
      rd_clk_1 => rd_clk_0,
      rd_en => rd_en,
      rd_rst_busy_0_dly => rd_rst_busy_0_dly,
      re_0 => re_0,
      re_1 => re_1,
      re_2 => re_2,
      re_4 => re_4,
      re_5 => re_5,
      re_6 => re_6,
      re_7 => re_7,
      srst => srst,
      we_0 => we_0,
      we_1 => we_1,
      we_2 => we_2,
      we_4 => we_4,
      we_5 => we_5,
      we_6 => we_6,
      we_7 => we_7,
      wr_clk => wr_clk,
      wr_rst_busy_0(0) => wr_rst_busy_0(3)
    );
\gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_10
     port map (
      DOUT(3 downto 0) => \d[4]_60\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_4 => ful_4,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_0\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_3_1\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__6_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy_0(6),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy_0(3),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy_0(1),
      p_17_in => p_17_in,
      p_19_in => p_19_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      rd_clk_1 => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9\,
      re_4 => re_4,
      srst => srst,
      we_4 => we_4,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_11
     port map (
      DOUT(3 downto 0) => \d[5]_61\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_0 => ful_0,
      ful_2 => ful_2,
      ful_5 => ful_5,
      ful_7 => ful_7,
      full_i0_in => full_i0_in,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ => \gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ => \gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2_0\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      p_18_in => p_18_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim_n_8\,
      re_5 => re_5,
      srst => srst,
      we_5 => we_5,
      wr_clk => wr_clk,
      wr_rst_busy_0(0) => wr_rst_busy_0(5)
    );
\gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_12
     port map (
      DOUT(3 downto 0) => \d[6]_62\(3 downto 0),
      din(3 downto 0) => din(3 downto 0),
      ful_1 => ful_1,
      ful_3 => ful_3,
      ful_4 => ful_4,
      ful_6 => ful_6,
      p_17_in => p_17_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_2\,
      rd_clk_1(0) => wr_rst_busy_0(6),
      rd_clk_2 => \gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim_n_8\,
      re_6 => re_6,
      srst => srst,
      we_6 => we_6,
      wr_clk => wr_clk
    );
\gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_prim_13
     port map (
      DOUT(3 downto 0) => \d[6]_62\(3 downto 0),
      Q(2 downto 0) => dout_mux_sel(2 downto 0),
      SR(0) => \^sr\(0),
      din(3 downto 0) => din(3 downto 0),
      emp(0) => \^emp\(0),
      ful_4 => ful_4,
      ful_5 => ful_5,
      ful_6 => ful_6,
      ful_7 => ful_7,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_i_3__6\(1 downto 0) => dout_mux_sel_dly(1 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4\(3 downto 0) => \d[5]_61\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]_i_4_0\(3 downto 0) => \d[4]_60\(3 downto 0),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_2\(2 downto 0) => dout_mux_sel_wr(2 downto 0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\(2 downto 1) => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\(4 downto 3),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\(0) => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\(0),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_5\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_7\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_9\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_11\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_6\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_10\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_12\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_13\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_16\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\ => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_17\,
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(2) => wr_rst_busy_0(5),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(1) => wr_rst_busy_0(2),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\(0) => wr_rst_busy_0(0),
      \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]_0\ => \gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim_n_9\,
      p_16_in => p_16_in,
      p_17_in => p_17_in,
      p_18_in => p_18_in,
      p_19_in => p_19_in,
      rd_clk => rd_clk,
      rd_clk_0 => \gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim_n_2\,
      re_7 => re_7,
      srst => srst,
      we_7 => we_7,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy,
      wr_rst_busy_1 => wr_rst_busy_1,
      wrst_busy_i(2 downto 0) => wrst_busy_i(2 downto 0)
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rd_rst_busy_0_dly,
      I1 => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      O => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      I1 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\(6),
      I2 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\(1),
      I3 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\(5),
      I4 => \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\(2),
      I5 => rd_en,
      O => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_16\,
      Q => dout(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_15\,
      Q => dout(1),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_14\,
      Q => dout(2),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gmult_prim.gll_chain.std_fifo.goreg.DOUT[3]_i_1_n_0\,
      D => \gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim_n_13\,
      Q => dout(3),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      Q => \^ful\(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => dout_mux_sel(1),
      I1 => dout_mux_sel(0),
      I2 => dout_mux_sel(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_6__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\,
      Q => \^emp\(0),
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\,
      Q => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => rd_rst_busy_0,
      Q => rd_rst_busy_0_dly,
      R => '0'
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel(0),
      O => plusOp(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel(0),
      I1 => dout_mux_sel(1),
      O => plusOp(1)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel(2),
      I1 => dout_mux_sel(1),
      I2 => dout_mux_sel(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(0),
      Q => dout_mux_sel_dly(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(1),
      Q => dout_mux_sel_dly(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => dout_mux_sel(2),
      Q => dout_mux_sel_dly(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(0),
      Q => dout_mux_sel(0),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => plusOp(1),
      Q => dout_mux_sel(1),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__6_n_0\,
      Q => dout_mux_sel(2),
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_mux_sel_wr(0),
      I1 => dout_mux_sel_wr(1),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dout_mux_sel_wr(2),
      I1 => dout_mux_sel_wr(1),
      I2 => dout_mux_sel_wr(0),
      O => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[0]_i_1__4_n_0\,
      Q => dout_mux_sel_wr(0),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[1]_i_1__6_n_0\,
      Q => dout_mux_sel_wr(1),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__6_n_0\,
      Q => dout_mux_sel_wr(2),
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in6_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      S => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg_n_0_[0]\,
      Q => p_0_in10_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in10_in,
      Q => p_0_in14_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in14_in,
      Q => p_0_in18_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in18_in,
      Q => p_0_in22_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in22_in,
      Q => p_0_in26_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in26_in,
      Q => p_0_in30_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_rd_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => fifo_prim_rd_en0,
      D => p_0_in30_in,
      Q => p_0_in6_in,
      R => \^rd_clk_1\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in34_in,
      Q => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => \gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg_n_0_[0]\,
      Q => p_0_in12_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in12_in,
      Q => p_0_in16_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in16_in,
      Q => p_0_in20_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in20_in,
      Q => p_0_in24_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in24_in,
      Q => p_0_in28_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in28_in,
      Q => p_0_in32_in,
      R => \^sr\(0)
    );
\gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => E(0),
      D => p_0_in32_in,
      Q => p_0_in34_in,
      R => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_qr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_top is
  port (
    emp : out STD_LOGIC_VECTOR ( 8 downto 1 );
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\ : out STD_LOGIC;
    ful : out STD_LOGIC_VECTOR ( 8 downto 1 );
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ : out STD_LOGIC;
    rrst_busy_i : out STD_LOGIC_VECTOR ( 8 downto 1 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wrst_busy_i : out STD_LOGIC_VECTOR ( 8 downto 1 );
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_1\ : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ : out STD_LOGIC;
    rd_clk_0 : out STD_LOGIC;
    rd_clk_1 : out STD_LOGIC;
    rd_clk_2 : out STD_LOGIC;
    rd_clk_3 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ : out STD_LOGIC;
    rd_clk_4 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_4\ : out STD_LOGIC;
    rd_clk_5 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_5\ : out STD_LOGIC;
    rd_clk_6 : out STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_6\ : out STD_LOGIC;
    rd_clk_7 : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    full_i0_in : out STD_LOGIC;
    full_i0_in_0 : out STD_LOGIC;
    full_i0_in_1 : out STD_LOGIC;
    full_i0_in_2 : out STD_LOGIC;
    full_i0_in_3 : out STD_LOGIC;
    full_i0_in_4 : out STD_LOGIC;
    full_i0_in_5 : out STD_LOGIC;
    full_i0_in_6 : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_8\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_9\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_10\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_11\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_4\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_5\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_12\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_5\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_6\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_13\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_6\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_7\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_14\ : in STD_LOGIC;
    \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_7\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_top is
  signal \^emp\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal fifo_prim_wr_en0 : STD_LOGIC;
  signal fifo_prim_wr_en0_0 : STD_LOGIC;
  signal fifo_prim_wr_en0_1 : STD_LOGIC;
  signal fifo_prim_wr_en0_2 : STD_LOGIC;
  signal fifo_prim_wr_en0_3 : STD_LOGIC;
  signal fifo_prim_wr_en0_4 : STD_LOGIC;
  signal fifo_prim_wr_en0_5 : STD_LOGIC;
  signal \^ful\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_reg\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5\ : STD_LOGIC;
  signal \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6\ : STD_LOGIC;
  signal \^rrst_busy_i\ : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \rst_val_sym.gextw_sym[2].inst_extd_n_5\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[5].inst_extd_n_15\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[6].inst_extd_n_8\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[7].inst_extd_n_3\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[8].inst_extd_n_3\ : STD_LOGIC;
  signal \^wrst_busy_i\ : STD_LOGIC_VECTOR ( 8 downto 1 );
begin
  emp(8 downto 1) <= \^emp\(8 downto 1);
  ful(8 downto 1) <= \^ful\(8 downto 1);
  \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_reg\;
  \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ <= \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\;
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\;
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\;
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\;
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2\;
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4\;
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5\;
  \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6\ <= \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6\;
  rrst_busy_i(8 downto 1) <= \^rrst_busy_i\(8 downto 1);
  wrst_busy_i(8 downto 1) <= \^wrst_busy_i\(8 downto 1);
\rst_val_sym.gextw_sym[1].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth
     port map (
      E(0) => fifo_prim_wr_en0,
      SR(0) => \^wrst_busy_i\(1),
      din(3 downto 0) => din(3 downto 0),
      dout(3 downto 0) => dout(3 downto 0),
      emp(0) => \^emp\(1),
      ful(0) => \^ful\(1),
      full_i0_in_6 => full_i0_in_6,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \rst_val_sym.gextw_sym[7].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \rst_val_sym.gextw_sym[8].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_0,
      rd_clk_1(0) => \^rrst_busy_i\(1),
      rd_en => rd_en,
      srst => srst,
      wr_clk => wr_clk
    );
\rst_val_sym.gextw_sym[2].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_0
     port map (
      E(0) => fifo_prim_wr_en0_0,
      SR(0) => \^wrst_busy_i\(2),
      din(3 downto 0) => din(7 downto 4),
      dout(3 downto 0) => dout(7 downto 4),
      ful(0) => \^ful\(2),
      full_i0_in_5 => full_i0_in_5,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \^emp\(2),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \rst_val_sym.gextw_sym[8].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \rst_val_sym.gextw_sym[7].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_1\ => \rst_val_sym.gextw_sym[2].inst_extd_n_5\,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_1,
      rd_clk_1(0) => \^rrst_busy_i\(2),
      rd_en => rd_en,
      srst => srst,
      wr_clk => wr_clk,
      wr_rst_busy_0(0) => \^wrst_busy_i\(4),
      wr_rst_busy_1(0) => \^wrst_busy_i\(3),
      wrst_busy_i(0) => \^wrst_busy_i\(1)
    );
\rst_val_sym.gextw_sym[3].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_1
     port map (
      E(0) => fifo_prim_wr_en0_1,
      SR(0) => \^wrst_busy_i\(3),
      din(3 downto 0) => din(11 downto 8),
      dout(3 downto 0) => dout(11 downto 8),
      empty => empty,
      empty_0 => \^emp\(6),
      empty_1 => \^emp\(2),
      empty_2 => \^emp\(7),
      ful(0) => \^ful\(3),
      full_i0_in_4 => full_i0_in_4,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \^emp\(3),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_9\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \rst_val_sym.gextw_sym[7].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \rst_val_sym.gextw_sym[8].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_2,
      rd_clk_1(0) => \^rrst_busy_i\(3),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rd_rst_busy_1(0) => \^rrst_busy_i\(4),
      rd_rst_busy_2 => \rst_val_sym.gextw_sym[6].inst_extd_n_8\,
      rrst_busy_i(1 downto 0) => \^rrst_busy_i\(2 downto 1),
      srst => srst,
      wr_clk => wr_clk
    );
\rst_val_sym.gextw_sym[4].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_2
     port map (
      E(0) => fifo_prim_wr_en0_2,
      SR(0) => \^wrst_busy_i\(4),
      din(3 downto 0) => din(15 downto 12),
      dout(3 downto 0) => dout(15 downto 12),
      emp(0) => \^emp\(4),
      ful(0) => \^ful\(4),
      full_i0_in_3 => full_i0_in_3,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_10\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \rst_val_sym.gextw_sym[7].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \rst_val_sym.gextw_sym[8].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_3,
      rd_clk_1(0) => \^rrst_busy_i\(4),
      rd_en => rd_en,
      srst => srst,
      wr_clk => wr_clk
    );
\rst_val_sym.gextw_sym[5].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_3
     port map (
      E(0) => fifo_prim_wr_en0_5,
      SR(0) => \^wrst_busy_i\(5),
      din(3 downto 0) => din(19 downto 16),
      dout(3 downto 0) => dout(19 downto 16),
      emp(0) => \^emp\(5),
      ful(0) => \^ful\(5),
      full_i0_in_2 => full_i0_in_2,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \rst_val_sym.gextw_sym[5].inst_extd_n_15\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\(0) => fifo_prim_wr_en0_4,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2\(0) => fifo_prim_wr_en0_3,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3\(0) => fifo_prim_wr_en0_2,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4\(0) => fifo_prim_wr_en0_1,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5\(0) => fifo_prim_wr_en0_0,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6\(0) => fifo_prim_wr_en0,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_11\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \rst_val_sym.gextw_sym[7].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \rst_val_sym.gextw_sym[8].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_1\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_2\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_3\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_4\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_5\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_6\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_7\(6 downto 4) => \^ful\(8 downto 6),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]_7\(3 downto 0) => \^ful\(4 downto 1),
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_4,
      rd_clk_1(0) => \^rrst_busy_i\(5),
      rd_en => rd_en,
      srst => srst,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\rst_val_sym.gextw_sym[6].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_4
     port map (
      E(0) => fifo_prim_wr_en0_3,
      SR(0) => \^wrst_busy_i\(6),
      din(3 downto 0) => din(23 downto 20),
      dout(3 downto 0) => dout(23 downto 20),
      ful(0) => \^ful\(6),
      full_i0_in_1 => full_i0_in_1,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \^emp\(6),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_12\,
      \gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_1__1\ => \rst_val_sym.gextw_sym[6].inst_extd_n_8\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \rst_val_sym.gextw_sym[7].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \rst_val_sym.gextw_sym[8].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_4\,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_5,
      rd_clk_1(0) => \^rrst_busy_i\(6),
      rd_en => rd_en,
      rrst_busy_i(2 downto 1) => \^rrst_busy_i\(8 downto 7),
      rrst_busy_i(0) => \^rrst_busy_i\(5),
      srst => srst,
      wr_clk => wr_clk
    );
\rst_val_sym.gextw_sym[7].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_5
     port map (
      E(0) => fifo_prim_wr_en0_4,
      SR(0) => \^wrst_busy_i\(7),
      din(3 downto 0) => din(27 downto 24),
      dout(3 downto 0) => dout(27 downto 24),
      emp(0) => \^emp\(3),
      ful(0) => \^ful\(7),
      full_i0_in_0 => full_i0_in_0,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_6\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \^emp\(7),
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \rst_val_sym.gextw_sym[7].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_6\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_13\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \rst_val_sym.gextw_sym[8].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1\ => \^emp\(2),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2\ => \^emp\(6),
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_5\,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_6,
      rd_clk_1(0) => \^rrst_busy_i\(7),
      rd_en => rd_en,
      srst => srst,
      wr_clk => wr_clk
    );
\rst_val_sym.gextw_sym[8].inst_extd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_extdepth_6
     port map (
      E(0) => fifo_prim_wr_en0_5,
      SR(0) => \^wrst_busy_i\(8),
      din(3 downto 0) => din(31 downto 28),
      dout(3 downto 0) => dout(31 downto 28),
      emp(0) => \^emp\(8),
      ful(0) => \^ful\(8),
      full => full,
      full_0(2) => \^ful\(6),
      full_0(1) => \^ful\(3),
      full_0(0) => \^ful\(1),
      full_1 => \rst_val_sym.gextw_sym[5].inst_extd_n_15\,
      full_i0_in => full_i0_in,
      \gmult_prim.gll_chain.std_fifo.goreg.DOUT_reg[0]_0\(6 downto 0) => \^emp\(7 downto 1),
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \rst_val_sym.gextw_sym[8].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \^gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_7\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ => \^gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_14\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_0\ => \rst_val_sym.gextw_sym[7].inst_extd_n_3\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_6\,
      rd_clk => rd_clk,
      rd_clk_0 => rd_clk_7,
      rd_clk_1(0) => \^rrst_busy_i\(8),
      rd_en => rd_en,
      srst => srst,
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy,
      wr_rst_busy_1 => \rst_val_sym.gextw_sym[2].inst_extd_n_5\,
      wrst_busy_i(2 downto 0) => \^wrst_busy_i\(7 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_builtin is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_builtin;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_builtin is
  signal emp : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ful : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__1_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__2_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__3_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__4_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__5_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__6_n_0\ : STD_LOGIC;
  signal \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1_n_0\ : STD_LOGIC;
  signal rrst_busy_i : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \rst_val_sym.gextw_sym[1].inst_extd/full_i0_in\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[2].inst_extd/full_i0_in\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[3].inst_extd/full_i0_in\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[4].inst_extd/full_i0_in\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[5].inst_extd/full_i0_in\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[6].inst_extd/full_i0_in\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[7].inst_extd/full_i0_in\ : STD_LOGIC;
  signal \rst_val_sym.gextw_sym[8].inst_extd/full_i0_in\ : STD_LOGIC;
  signal srst_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of srst_q : signal is "true";
  attribute msgon : string;
  attribute msgon of srst_q : signal is "true";
  signal \v8_fifo.fblk_n_17\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_18\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_19\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_20\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_21\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_22\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_23\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_24\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_73\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_74\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_75\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_76\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_77\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_78\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_79\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_8\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_80\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_81\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_83\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_84\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_85\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_86\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_87\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_88\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_89\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_90\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_91\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_92\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_93\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_94\ : STD_LOGIC;
  signal \v8_fifo.fblk_n_95\ : STD_LOGIC;
  signal wrst_busy_i : STD_LOGIC_VECTOR ( 8 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__6\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__6\ : label is "soft_lutpair32";
begin
\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => ful(1),
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_8\,
      I3 => \rst_val_sym.gextw_sym[1].inst_extd/full_i0_in\,
      I4 => wrst_busy_i(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => ful(2),
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_17\,
      I3 => \rst_val_sym.gextw_sym[2].inst_extd/full_i0_in\,
      I4 => wrst_busy_i(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => ful(3),
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_18\,
      I3 => \rst_val_sym.gextw_sym[3].inst_extd/full_i0_in\,
      I4 => wrst_busy_i(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => ful(4),
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_19\,
      I3 => \rst_val_sym.gextw_sym[4].inst_extd/full_i0_in\,
      I4 => wrst_busy_i(4),
      O => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => ful(5),
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_20\,
      I3 => \rst_val_sym.gextw_sym[5].inst_extd/full_i0_in\,
      I4 => wrst_busy_i(5),
      O => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => ful(6),
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_21\,
      I3 => \rst_val_sym.gextw_sym[6].inst_extd/full_i0_in\,
      I4 => wrst_busy_i(6),
      O => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => ful(7),
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_22\,
      I3 => \rst_val_sym.gextw_sym[7].inst_extd/full_i0_in\,
      I4 => wrst_busy_i(7),
      O => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB08"
    )
        port map (
      I0 => ful(8),
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_23\,
      I3 => \rst_val_sym.gextw_sym[8].inst_extd/full_i0_in\,
      I4 => wrst_busy_i(8),
      O => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00D088D8"
    )
        port map (
      I0 => \v8_fifo.fblk_n_74\,
      I1 => emp(1),
      I2 => \v8_fifo.fblk_n_83\,
      I3 => \v8_fifo.fblk_n_81\,
      I4 => \v8_fifo.fblk_n_84\,
      I5 => rrst_busy_i(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0D8"
    )
        port map (
      I0 => \v8_fifo.fblk_n_74\,
      I1 => emp(2),
      I2 => \v8_fifo.fblk_n_80\,
      I3 => \v8_fifo.fblk_n_85\,
      I4 => rrst_busy_i(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0D8"
    )
        port map (
      I0 => \v8_fifo.fblk_n_74\,
      I1 => emp(3),
      I2 => \v8_fifo.fblk_n_79\,
      I3 => \v8_fifo.fblk_n_86\,
      I4 => rrst_busy_i(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0D8"
    )
        port map (
      I0 => \v8_fifo.fblk_n_74\,
      I1 => emp(4),
      I2 => \v8_fifo.fblk_n_78\,
      I3 => \v8_fifo.fblk_n_87\,
      I4 => rrst_busy_i(4),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00D088D8"
    )
        port map (
      I0 => \v8_fifo.fblk_n_74\,
      I1 => emp(5),
      I2 => \v8_fifo.fblk_n_88\,
      I3 => \v8_fifo.fblk_n_77\,
      I4 => \v8_fifo.fblk_n_89\,
      I5 => rrst_busy_i(5),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00D088D8"
    )
        port map (
      I0 => \v8_fifo.fblk_n_74\,
      I1 => emp(6),
      I2 => \v8_fifo.fblk_n_90\,
      I3 => \v8_fifo.fblk_n_76\,
      I4 => \v8_fifo.fblk_n_91\,
      I5 => rrst_busy_i(6),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00D088D8"
    )
        port map (
      I0 => \v8_fifo.fblk_n_74\,
      I1 => emp(7),
      I2 => \v8_fifo.fblk_n_92\,
      I3 => \v8_fifo.fblk_n_75\,
      I4 => \v8_fifo.fblk_n_93\,
      I5 => rrst_busy_i(7),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00D088D8"
    )
        port map (
      I0 => \v8_fifo.fblk_n_74\,
      I1 => emp(8),
      I2 => \v8_fifo.fblk_n_94\,
      I3 => \v8_fifo.fblk_n_73\,
      I4 => \v8_fifo.fblk_n_95\,
      I5 => rrst_busy_i(8),
      O => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__6_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0A2"
    )
        port map (
      I0 => \rst_val_sym.gextw_sym[1].inst_extd/full_i0_in\,
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_8\,
      I3 => wrst_busy_i(1),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0A2"
    )
        port map (
      I0 => \rst_val_sym.gextw_sym[2].inst_extd/full_i0_in\,
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_17\,
      I3 => wrst_busy_i(2),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__0_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0A2"
    )
        port map (
      I0 => \rst_val_sym.gextw_sym[3].inst_extd/full_i0_in\,
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_18\,
      I3 => wrst_busy_i(3),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__1_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0A2"
    )
        port map (
      I0 => \rst_val_sym.gextw_sym[4].inst_extd/full_i0_in\,
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_19\,
      I3 => wrst_busy_i(4),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__2_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0A2"
    )
        port map (
      I0 => \rst_val_sym.gextw_sym[5].inst_extd/full_i0_in\,
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_20\,
      I3 => wrst_busy_i(5),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__3_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0A2"
    )
        port map (
      I0 => \rst_val_sym.gextw_sym[6].inst_extd/full_i0_in\,
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_21\,
      I3 => wrst_busy_i(6),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__4_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0A2"
    )
        port map (
      I0 => \rst_val_sym.gextw_sym[7].inst_extd/full_i0_in\,
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_22\,
      I3 => wrst_busy_i(7),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__5_n_0\
    );
\gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0A2"
    )
        port map (
      I0 => \rst_val_sym.gextw_sym[8].inst_extd/full_i0_in\,
      I1 => \v8_fifo.fblk_n_24\,
      I2 => \v8_fifo.fblk_n_23\,
      I3 => wrst_busy_i(8),
      O => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__6_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_q(1)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => srst_q(0)
    );
\v8_fifo.fblk\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_builtin_top
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      emp(8 downto 1) => emp(8 downto 1),
      empty => empty,
      ful(8 downto 1) => ful(8 downto 1),
      full => full,
      full_i0_in => \rst_val_sym.gextw_sym[8].inst_extd/full_i0_in\,
      full_i0_in_0 => \rst_val_sym.gextw_sym[7].inst_extd/full_i0_in\,
      full_i0_in_1 => \rst_val_sym.gextw_sym[6].inst_extd/full_i0_in\,
      full_i0_in_2 => \rst_val_sym.gextw_sym[5].inst_extd/full_i0_in\,
      full_i0_in_3 => \rst_val_sym.gextw_sym[4].inst_extd/full_i0_in\,
      full_i0_in_4 => \rst_val_sym.gextw_sym[3].inst_extd/full_i0_in\,
      full_i0_in_5 => \rst_val_sym.gextw_sym[2].inst_extd/full_i0_in\,
      full_i0_in_6 => \rst_val_sym.gextw_sym[1].inst_extd/full_i0_in\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg\ => \v8_fifo.fblk_n_24\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__0_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__1_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_3\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__2_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_4\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__3_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_5\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__4_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_6\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__5_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.FULL_reg_7\ => \gmult_prim.gll_chain.std_fifo.goreg.FULL_i_1__6_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg\ => \v8_fifo.fblk_n_74\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_0\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_1\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__0_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_2\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__1_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_3\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__2_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_4\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__3_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_5\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__4_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_6\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__5_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg_7\ => \gmult_prim.gll_chain.std_fifo.goreg.empty_i_i_1__6_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg\ => \v8_fifo.fblk_n_8\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_0\ => \v8_fifo.fblk_n_17\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_1\ => \v8_fifo.fblk_n_18\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_10\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__2_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_11\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__3_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_12\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__4_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_13\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__5_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_14\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__6_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_2\ => \v8_fifo.fblk_n_19\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_3\ => \v8_fifo.fblk_n_20\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_4\ => \v8_fifo.fblk_n_21\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_5\ => \v8_fifo.fblk_n_22\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_6\ => \v8_fifo.fblk_n_23\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_7\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_8\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__0_n_0\,
      \gmult_prim.gll_chain.std_fifo.goreg.full_i_reg_9\ => \gmult_prim.gll_chain.std_fifo.goreg.full_i_i_1__1_n_0\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]\ => \v8_fifo.fblk_n_75\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[0]_0\ => \v8_fifo.fblk_n_76\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]\ => \v8_fifo.fblk_n_73\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_0\ => \v8_fifo.fblk_n_77\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_1\ => \v8_fifo.fblk_n_81\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_2\ => \v8_fifo.fblk_n_83\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_3\ => \v8_fifo.fblk_n_88\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_4\ => \v8_fifo.fblk_n_90\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_5\ => \v8_fifo.fblk_n_92\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[1]_6\ => \v8_fifo.fblk_n_94\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]\ => \v8_fifo.fblk_n_78\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_0\ => \v8_fifo.fblk_n_79\,
      \gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_reg[2]_1\ => \v8_fifo.fblk_n_80\,
      rd_clk => rd_clk,
      rd_clk_0 => \v8_fifo.fblk_n_84\,
      rd_clk_1 => \v8_fifo.fblk_n_85\,
      rd_clk_2 => \v8_fifo.fblk_n_86\,
      rd_clk_3 => \v8_fifo.fblk_n_87\,
      rd_clk_4 => \v8_fifo.fblk_n_89\,
      rd_clk_5 => \v8_fifo.fblk_n_91\,
      rd_clk_6 => \v8_fifo.fblk_n_93\,
      rd_clk_7 => \v8_fifo.fblk_n_95\,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rrst_busy_i(8 downto 1) => rrst_busy_i(8 downto 1),
      srst => srst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy_i(8 downto 1) => wrst_busy_i(8 downto 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\gbi.bi\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_builtin
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 15 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 9;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "8kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 17;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 65528;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 65526;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 65536;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 320;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 65536;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 160;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 16;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(15) <= \<const0>\;
  data_count(14) <= \<const0>\;
  data_count(13) <= \<const0>\;
  data_count(12) <= \<const0>\;
  data_count(11) <= \<const0>\;
  data_count(10) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(15) <= \<const0>\;
  rd_data_count(14) <= \<const0>\;
  rd_data_count(13) <= \<const0>\;
  rd_data_count(12) <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(15) <= \<const0>\;
  wr_data_count(14) <= \<const0>\;
  wr_data_count(13) <= \<const0>\;
  wr_data_count(12) <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5_synth
     port map (
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      srst => srst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "FIFO_10,fifo_generator_v13_2_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "fifo_generator_v13_2_5,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 16;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 9;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "8kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 16;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 17;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 65528;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 65526;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 16;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 65536;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 320;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 16;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 16;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 65536;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 160;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 16;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 320000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_parameter of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 160000000, PHASE 0.000, INSERT_VIP 0";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_5
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(15 downto 0) => NLW_U0_data_count_UNCONNECTED(15 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(15 downto 0) => B"0000000000000000",
      prog_empty_thresh_assert(15 downto 0) => B"0000000000000000",
      prog_empty_thresh_negate(15 downto 0) => B"0000000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(15 downto 0) => B"0000000000000000",
      prog_full_thresh_assert(15 downto 0) => B"0000000000000000",
      prog_full_thresh_negate(15 downto 0) => B"0000000000000000",
      rd_clk => rd_clk,
      rd_data_count(15 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(15 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(15 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(15 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
