// Seed: 753732319
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    input wand id_3,
    output supply0 id_4
);
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input wire id_3
    , id_17,
    input uwire id_4,
    output uwire id_5,
    input wand id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    output uwire id_10,
    output wire id_11,
    input wand id_12,
    input supply1 id_13,
    input supply1 id_14,
    input supply1 id_15
);
  id_18(
      id_3
  );
  uwire id_19 = id_15;
  wire id_20, id_21;
  wire id_22;
  wire id_23;
  wire id_24;
  module_0(
      id_7, id_19, id_11, id_13, id_11
  );
endmodule
