#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Aug 15 13:52:35 2025
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/temp_projects/Main_Flow/Main_Flow.pds' (TEXT Parser)
File "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v" has been added to project successfully. 
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc" has been added to project successfully. 
Parse module hierarchy of project 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v". 
C: Flow-2004: Constraint file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc". 


Process "Compile" started.
Current time: Fri Aug 15 13:53:22 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 1)] Analyzing module waterled_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v successfully.
I: Module "waterled_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.690s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 1)] Elaborating module waterled_top
I: Module instance {waterled_top} parameter value:
    CNT_MAX = 32'b00000000010100111110110001011111
Executing : rtl-elaborate successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[31] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[30] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[29] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[28] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[27] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[26] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[25] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[24] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[23] that is stuck at constant 0.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.017s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N54 (bmsWIDEMUX).
I: Constant propagation done on N51 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Aug 15 13:53:25 2025
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Aug 15 13:53:26 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:sysclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sysclk
Executing : get_ports sysclk successfully.
Executing : create_clock -name waterled_top|sysclk [get_ports sysclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name waterled_top|sysclk [get_ports sysclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group waterled_top|sysclk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group waterled_top|sysclk successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.031s wall, 0.000s user + 0.016s system = 0.016s CPU (50.0%)

Start mod-gen.
I: Constant propagation done on N3_eq0 (bmsREDXOR).
I: Constant propagation done on N3_mux0 (bmsWIDEMUX).
I: Constant propagation done on N3_eq1 (bmsREDXOR).
I: Constant propagation done on N3_eq2 (bmsREDXOR).
I: Constant propagation done on N3_mux2 (bmsWIDEMUX).
I: Constant propagation done on N3_eq3 (bmsREDXOR).
I: Constant propagation done on N3_eq4 (bmsREDXOR).
I: Constant propagation done on N3_mux4 (bmsWIDEMUX).
I: Constant propagation done on N3_eq5 (bmsREDXOR).
I: Constant propagation done on N3_eq6 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.038s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.025s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.079s wall, 0.031s user + 0.016s system = 0.047s CPU (59.3%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_R                    23 uses
GTP_DFF_RE                    7 uses
GTP_DFF_SE                    1 use
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      4 uses
GTP_LUT6                      7 uses
GTP_LUT6CARRY                22 uses
GTP_LUT6D                     1 use

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 37 of 66600 (0.06%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 37
Total Registers: 31 of 133200 (0.02%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 10 of 300 (3.33%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 1                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 23
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 23
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 8
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'waterled_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to waterled_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:9s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Fri Aug 15 13:53:34 2025
Action synthesize: Peak memory pool usage is 311 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:13s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:4s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:4s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Aug 15 13:53:34 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'waterled_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sysclk in design, driver pin O(instance sysclk_ibuf) -> load pin CLK(instance cnt[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N5_0_1/gateop, insts:22.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 31       | 133200        | 1                  
| LUT                   | 37       | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 10       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'waterled_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:5s
Action dev_map: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Aug 15 13:53:44 2025
Action dev_map: Peak memory pool usage is 327 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:24s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:9s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:9s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Aug 15 13:53:45 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[0]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[1]} LOC=W24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[1]} LOC=W24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[2]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[2]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[3]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[3]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[4]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[5]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[5]} LOC=AA24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[6]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[6]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led[7]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led[7]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {rst_n} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {rst_n} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
Executing : def_port {sysclk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sysclk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.22 sec
Worst slack after clock region global placement is 994443
Wirelength after clock region global placement is 730 and checksum is 195E6E76513C8AC9.
1st GP placement takes 1.58 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Clock placement takes 0.08 sec.

Wirelength after Pre Global Placement is 730 and checksum is 195E6E76513C8AC9.
Pre global placement takes 2.06 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_228.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_72.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_16_222.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst sysclk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 991488.
	8 iterations finished.
	Final slack 995190.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 996733
2nd GP placement takes 0.19 sec.

Wirelength after global placement is 589 and checksum is BB5446B8B88A5DC0.
Global placement takes 0.19 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 14 LUT6 in collection, pack success:2
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 588 and checksum is B1E023030A61BA5E.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 991386.
	7 iterations finished.
	Final slack 996169.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 996993
3rd GP placement takes 0.23 sec.

Wirelength after post global placement is 609 and checksum is 6B221E104FCA9554.
Packing LUT6D started.
I: LUT6D pack result: There are 10 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.23 sec.

Phase 4 Legalization started.
The average distance in LP is 0.000000.
Wirelength after legalization is 626 and checksum is 7210FC2C312170FC.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 995898.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 626 and checksum is 7210FC2C312170FC.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 995898, TNS before detailed placement is 0. 
Worst slack after detailed placement is 995898, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 626 and checksum is 7210FC2C312170FC.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 995898, TNS after placement is 0.
Placement done.
Total placement takes 2.50 sec.
Finished placement.

Routing started.
Building routing graph takes 2.11 sec.
Worst slack is 995898, TNS before global route is 0.
Processing design graph takes 0.59 sec.
Total memory for routing:
	215.878528 M.
Total nets for routing : 93.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 4 processed 7 nets, it takes 0.00 sec.
Global routing takes 0.03 sec.
Total 101 subnets.
    forward max bucket size 101 , backward 12.
        Unrouted nets 36 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 32 , backward 11.
        Unrouted nets 30 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 25.
        Unrouted nets 22 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 37 , backward 12.
        Unrouted nets 19 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 15.
        Unrouted nets 14 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 18.
        Unrouted nets 7 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 5.
        Unrouted nets 2 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 2.
        Unrouted nets 2 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 4.
        Unrouted nets 3 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 12.
        Unrouted nets 4 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 12.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
Detailed routing takes 0.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.03 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 398.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 3.39 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 13       | 11675         | 1                  
|   FF                        | 31       | 93400         | 1                  
|   LUT                       | 35       | 46700         | 1                  
|   LUT-FF pairs              | 23       | 46700         | 1                  
| Use of CLMS                 | 0        | 4975          | 0                  
|   FF                        | 0        | 39800         | 0                  
|   LUT                       | 0        | 19900         | 0                  
|   LUT-FF pairs              | 0        | 19900         | 0                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 10       | 10550         | 1                  
| Use of HCKB                 | 2        | 96            | 3                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 10       | 300           | 4                  
|   IOBD                      | 6        | 144           | 5                  
|   IOBS                      | 4        | 156           | 3                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 10       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'waterled_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:29s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:15s
Current time: Fri Aug 15 13:54:13 2025
Action pnr: Peak memory pool usage is 1,115 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:53s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:24s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:24s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Aug 15 13:54:14 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:17s
Action report_timing: CPU time elapsed is 0h:0m:8s
Action report_timing: Process CPU time elapsed is 0h:0m:8s
Current time: Fri Aug 15 13:54:30 2025
Action report_timing: Peak memory pool usage is 1,058 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:10s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:32s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:32s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Aug 15 13:54:30 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.031250 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/generate_bitstream/waterled_top.sbit"
Generate programming file takes 3.312500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:20s
Action gen_bit_stream: CPU time elapsed is 0h:0m:11s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:11s
Current time: Fri Aug 15 13:54:49 2025
Action gen_bit_stream: Peak memory pool usage is 1,073 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:30s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:43s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:43s
Process "Generate Bitstream" done.
Process exit normally.
C: Flow-2004: Constraint file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc". 


Process "Compile" started.
Current time: Fri Aug 15 14:25:41 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 1)] Analyzing module waterled_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v successfully.
I: Module "waterled_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.710s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 1)] Elaborating module waterled_top
I: Module instance {waterled_top} parameter value:
    CNT_MAX = 32'b00000000010100111110110001011111
Executing : rtl-elaborate successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[31] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[30] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[29] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[28] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[27] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[26] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[25] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[24] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[23] that is stuck at constant 0.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N54 (bmsWIDEMUX).
I: Constant propagation done on N51 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Aug 15 14:25:44 2025
Action compile: Peak memory pool usage is 131 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Aug 15 14:25:44 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc(line number: 58)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc(line number: 59)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc(line number: 60)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc(line number: 61)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc(line number: 62)] Object 'p:clk' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc(line number: 65)] Object 'p:rstn' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc(line number: 66)] Object 'p:rstn' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc(line number: 67)] Object 'p:rstn' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc(line number: 68)] Object 'p:rstn' can not be found in current view.
E: ConstraintEditor-0046: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc(line number: 69)] Object 'p:rstn' can not be found in current view.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sysclk' unspecified I/O constraint.
Constraint check end.

Action synthesize: Real time elapsed is 0h:0m:9s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Fri Aug 15 14:25:52 2025
Action synthesize: Peak memory pool usage is 264 MB
C: Flow-2004: Constraint file modified: "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/IO.fdc". 


Process "Compile" started.
Current time: Fri Aug 15 15:20:45 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 1)] Analyzing module waterled_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v successfully.
I: Module "waterled_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.740s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 1)] Elaborating module waterled_top
I: Module instance {waterled_top} parameter value:
    CNT_MAX = 32'b00000000010100111110110001011111
Executing : rtl-elaborate successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[31] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[30] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[29] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[28] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[27] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[26] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[25] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[24] that is stuck at constant 0.
W: Sdm-2000: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/rtl/waterled_top.v(line number: 12)] Removed register node cnt[23] that is stuck at constant 0.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N54 (bmsWIDEMUX).
I: Constant propagation done on N51 (bmsREDAND).
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (319.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Aug 15 15:20:48 2025
Action compile: Peak memory pool usage is 132 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Fri Aug 15 15:20:48 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check end.

C: SDC-2025: Clock source 'n:sysclk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sysclk
Executing : get_ports sysclk successfully.
Executing : create_clock -name waterled_top|sysclk [get_ports sysclk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name waterled_top|sysclk [get_ports sysclk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group waterled_top|sysclk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group waterled_top|sysclk successfully.
Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.029s wall, 0.000s user + 0.016s system = 0.016s CPU (54.0%)

Start mod-gen.
I: Constant propagation done on N3_eq0 (bmsREDXOR).
I: Constant propagation done on N3_mux0 (bmsWIDEMUX).
I: Constant propagation done on N3_eq1 (bmsREDXOR).
I: Constant propagation done on N3_eq2 (bmsREDXOR).
I: Constant propagation done on N3_mux2 (bmsWIDEMUX).
I: Constant propagation done on N3_eq3 (bmsREDXOR).
I: Constant propagation done on N3_eq4 (bmsREDXOR).
I: Constant propagation done on N3_mux4 (bmsWIDEMUX).
I: Constant propagation done on N3_eq5 (bmsREDXOR).
I: Constant propagation done on N3_eq6 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.036s wall, 0.016s user + 0.000s system = 0.016s CPU (42.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.025s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.075s wall, 0.016s user + 0.000s system = 0.016s CPU (20.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_R                    23 uses
GTP_DFF_RE                    7 uses
GTP_DFF_SE                    1 use
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      1 use
GTP_LUT3                      1 use
GTP_LUT4                      4 uses
GTP_LUT6                      7 uses
GTP_LUT6CARRY                22 uses
GTP_LUT6D                     1 use

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 37 of 66600 (0.06%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 37
Total Registers: 31 of 133200 (0.02%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 10 of 300 (3.33%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 1                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 1                 0
--------------------------------------------------------------
  The maximum fanout: 23
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 23
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 8
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'waterled_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to waterled_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Fri Aug 15 15:20:57 2025
Action synthesize: Peak memory pool usage is 311 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:14s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Fri Aug 15 15:20:57 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Flattening design 'waterled_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sysclk in design, driver pin O(instance sysclk_ibuf) -> load pin CLK(instance cnt[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: N5_0_1/gateop, insts:22.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 31       | 133200        | 1                  
| LUT                   | 37       | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 10       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'waterled_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/device_map/waterled_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Fri Aug 15 15:21:07 2025
Action dev_map: Peak memory pool usage is 325 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:25s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:11s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:11s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Fri Aug 15 15:21:07 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=A20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=C19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=E18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=A17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=C17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=B17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {rst_n} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rst_n} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sysclk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sysclk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.33 sec
Worst slack after clock region global placement is 996137
Wirelength after clock region global placement is 1919 and checksum is 7DE0503D4918CAAA.
1st GP placement takes 1.91 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Clock placement takes 0.11 sec.

Wirelength after Pre Global Placement is 1919 and checksum is 7DE0503D4918CAAA.
Pre global placement takes 2.36 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_16_1032.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_16_1074.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_16_1056.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_16_1086.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_16_1116.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_16_1110.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_16_1140.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_16_1134.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOLHR_16_990.
Placed fixed group with base inst sysclk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 991488.
	8 iterations finished.
	Final slack 995190.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 996855
2nd GP placement takes 0.28 sec.

Wirelength after global placement is 380 and checksum is C3F9DB6DEF42AB06.
Global placement takes 0.28 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 14 LUT6 in collection, pack success:2
Packing LUT6D takes 0.00 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 379 and checksum is BF1362E3F84C7CA0.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 991386.
	7 iterations finished.
	Final slack 996169.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 996995
3rd GP placement takes 0.33 sec.

Wirelength after post global placement is 398 and checksum is 815679098344ADB1.
Packing LUT6D started.
I: LUT6D pack result: There are 10 LUT6 in collection, pack success:0
Packing LUT6D takes 0.00 sec.
Post global placement takes 0.33 sec.

Phase 4 Legalization started.
The average distance in LP is 0.028169.
Wirelength after legalization is 426 and checksum is D65B7DF90D7976A4.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 996566.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 426 and checksum is D65B7DF90D7976A4.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 996566, TNS before detailed placement is 0. 
Worst slack after detailed placement is 996566, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 426 and checksum is D65B7DF90D7976A4.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 996566, TNS after placement is 0.
Placement done.
Total placement takes 3.02 sec.
Finished placement.

Routing started.
Building routing graph takes 2.48 sec.
Worst slack is 996566, TNS before global route is 0.
Processing design graph takes 0.62 sec.
Total memory for routing:
	215.878528 M.
Total nets for routing : 93.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 1 nets, it takes 0.00 sec.
Global routing takes 0.09 sec.
Total 94 subnets.
    forward max bucket size 99 , backward 14.
        Unrouted nets 42 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
    forward max bucket size 32 , backward 13.
        Unrouted nets 36 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 42 , backward 16.
        Unrouted nets 25 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 13.
        Unrouted nets 23 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 40 , backward 12.
        Unrouted nets 19 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 10.
        Unrouted nets 14 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 13.
        Unrouted nets 11 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 13.
        Unrouted nets 7 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 13.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 10.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 5.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
Detailed routing takes 0.05 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.06 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used SRB routing arc is 376.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 3.91 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 1        | 6             | 17                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 12       | 11675         | 1                  
|   FF                        | 31       | 93400         | 1                  
|   LUT                       | 35       | 46700         | 1                  
|   LUT-FF pairs              | 23       | 46700         | 1                  
| Use of CLMS                 | 0        | 4975          | 0                  
|   FF                        | 0        | 39800         | 0                  
|   LUT                       | 0        | 19900         | 0                  
|   LUT-FF pairs              | 0        | 19900         | 0                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 10       | 10550         | 1                  
| Use of HCKB                 | 1        | 96            | 2                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 10       | 300           | 4                  
|   IOBD                      | 4        | 144           | 3                  
|   IOBS                      | 6        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 10       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'waterled_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:30s
Action pnr: CPU time elapsed is 0h:0m:17s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Fri Aug 15 15:21:36 2025
Action pnr: Peak memory pool usage is 1,115 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:55s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:28s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:28s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Fri Aug 15 15:21:38 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:10s
Action report_timing: Process CPU time elapsed is 0h:0m:10s
Current time: Fri Aug 15 15:21:53 2025
Action report_timing: Peak memory pool usage is 1,057 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:11s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:38s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:38s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Fri Aug 15 15:21:54 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/waterled.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.031250 sec.
Generating architecture configuration.
C: Bitstream-2001: SCBV has not been set. Please set SCBV value based on PCB board, where is in configuration tab of bit stream options.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/01_water_led/prj/waterled/generate_bitstream/waterled_top.sbit"
Generate programming file takes 3.000000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:19s
Action gen_bit_stream: CPU time elapsed is 0h:0m:12s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:12s
Current time: Fri Aug 15 15:22:12 2025
Action gen_bit_stream: Peak memory pool usage is 1,072 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:30s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:50s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:50s
Process "Generate Bitstream" done.
Process exit normally.
