INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srisa/OneDrive/Desktop/projects/Building a Processor/processor_verilog/processor_verilog.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srisa/OneDrive/Desktop/projects/Building a Processor/processor_verilog/processor_verilog.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'top' [C:/Users/srisa/OneDrive/Desktop/projects/Building a Processor/processor_verilog/processor_verilog.srcs/sources_1/new/top.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/srisa/OneDrive/Desktop/projects/Building a Processor/processor_verilog/processor_verilog.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
