{
    "DESIGN_NAME": "openlane_full_adder",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": true,
    "CLOCK_PORT": "",
    "RUN_CTS": false,
    "DIE_AREA": "0 0 50 50",
    "FP_SIZING": "absolute"
}