<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Mar 21 20:08:55 2023" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:basys3:part0:1.1" DEVICE="7a35t" NAME="Controller" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vcount_0" PORT="pxclock"/>
        <CONNECTION INSTANCE="hcount_0" PORT="pxclock"/>
        <CONNECTION INSTANCE="color_0" PORT="pxclock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="vgaRed" RIGHT="0" SIGIS="undef" SIGNAME="color_0_vgaRed">
      <CONNECTIONS>
        <CONNECTION INSTANCE="color_0" PORT="vgaRed"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="vgaGreen" RIGHT="0" SIGIS="undef" SIGNAME="color_0_vgaGreen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="color_0" PORT="vgaGreen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="vgaBlue" RIGHT="0" SIGIS="undef" SIGNAME="color_0_vgaBlue">
      <CONNECTIONS>
        <CONNECTION INSTANCE="color_0" PORT="vgaBlue"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Hsync" SIGIS="undef" SIGNAME="hcount_0_hsync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hcount_0" PORT="hsync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Vsync" SIGIS="undef" SIGNAME="vcount_0_vsync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="vcount_0" PORT="vsync"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/color_0" HWVERSION="1.0" INSTANCE="color_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="color" VLNV="xilinx.com:module_ref:color:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Controller_color_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="datamem_0_ext_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="datamem_0" PORT="ext_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="memaddr" RIGHT="0" SIGIS="undef" SIGNAME="color_0_memaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="datamem_0" PORT="ext_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vgaRed" RIGHT="0" SIGIS="undef" SIGNAME="color_0_vgaRed">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vgaRed"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vgaGreen" RIGHT="0" SIGIS="undef" SIGNAME="color_0_vgaGreen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vgaGreen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vgaBlue" RIGHT="0" SIGIS="undef" SIGNAME="color_0_vgaBlue">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vgaBlue"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pxclock" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="displaytoggle" SIGIS="undef" SIGNAME="comparator_0_displaytoggle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparator_0" PORT="displaytoggle"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hsync" SIGIS="undef" SIGNAME="hcount_0_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hcount_0" PORT="hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vsync" SIGIS="undef" SIGNAME="vcount_0_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vcount_0" PORT="vsync"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/comparator_0" HWVERSION="1.0" INSTANCE="comparator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="comparator" VLNV="xilinx.com:module_ref:comparator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Controller_comparator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="19" NAME="vcount" RIGHT="0" SIGIS="undef" SIGNAME="vcount_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vcount_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="hcount" RIGHT="0" SIGIS="undef" SIGNAME="hcount_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="hcount_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="displaytoggle" SIGIS="undef" SIGNAME="comparator_0_displaytoggle">
          <CONNECTIONS>
            <CONNECTION INSTANCE="color_0" PORT="displaytoggle"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/datamem_0" HWVERSION="1.0" INSTANCE="datamem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="datamem" VLNV="xilinx.com:module_ref:datamem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Controller_datamem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="ext_addr" RIGHT="0" SIGIS="undef" SIGNAME="color_0_memaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="color_0" PORT="memaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ext_read" RIGHT="0" SIGIS="undef" SIGNAME="datamem_0_ext_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="color_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/hcount_0" HWVERSION="1.0" INSTANCE="hcount_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="hcount" VLNV="xilinx.com:module_ref:hcount:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Controller_hcount_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="9" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="hcount_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparator_0" PORT="hcount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hsync" SIGIS="undef" SIGNAME="hcount_0_hsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Hsync"/>
            <CONNECTION INSTANCE="color_0" PORT="hsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pxclock" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/vcount_0" HWVERSION="1.0" INSTANCE="vcount_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="vcount" VLNV="xilinx.com:module_ref:vcount:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Controller_vcount_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="19" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="vcount_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="comparator_0" PORT="vcount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vsync" SIGIS="undef" SIGNAME="vcount_0_vsync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Vsync"/>
            <CONNECTION INSTANCE="color_0" PORT="vsync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pxclock" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
