Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7f10a4dc3bad4b3ebfc65ccb431c1ce5 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_memoria_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_memoria xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_memoria_time_impl.sdf", for root module "tb_memoria/memoria__1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_memoria_time_impl.sdf", for root module "tb_memoria/memoria__1".
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pkg_bits
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.module_memoria
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top_module_memoria
Compiling module xil_defaultlib.tb_memoria
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_memoria_time_impl
