$date
  Mon Apr 08 16:28:15 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # o $end
$scope module sklopandnot $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
X%
X&
#1000000
0!
0"
1#
0$
0%
1&
#2000000
1"
1%
#3000000
1!
0"
1$
0%
#4000000
1"
0#
1%
0&
#5000000
