Timing Summary
==============

   PLACER-ESTIMATED-TIMING TSMC 40nm ULP tt1p1v25c_Typical

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints  WHS(ps)  THS(ps)  THS Endpoints
   -----------  ----------  ---------------  -------  -------  -------------  -------  -------  -------------
    <UDEF_clk>           1                1    -7253  -304105            102     2516        0              0




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                   9252                    108.085 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          102       -7253    -304105            102        2516          0              0




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints     WHS(ps)    THS(ps)  THS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          102       -7253    -304105            102        2516          0              0

Path 3:
   Slack (not met):                         -7253ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            969ps
   - Clock uncertainty:                       150ps
   = Required time:                          2819ps
   - Propagation time:                       9050ps (49.6% logic, 50.4% route, logic stage 7)
   - Delay of the launching clock:           1022ps
   = Slack:                                 -7253ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                                          Clock net    27           (fanout=351)       1022                     -                                                                              
   RBB_7/CLK                                                                    RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            1022                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/DQ                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]        800     r            1822     {inst41: $auto$ff.cc:266:slice$2125 (FDR,site=dff)}                      
   counter[7]                                                                   Net           9             (fanout=1)       1444                     -                                                                              
   RBB_7/D1                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            3266                                                                              
   RBB_7/DMUX                                                                   RBB_6L        7  [TILE 0 0, RBB 22 28]        863     r            4129     {inst17: $abc$3602$lut$aiger3601$69 (LUT,site=dluto)}                    
   $techmap3609$abc$3602$lut$aiger3601$73.A[4]                                  Net          53             (fanout=1)       1093                     -                                                                              
   RBB_11/D5                                                                    RBB_6L       11  [TILE 0 0, RBB 19 26]          -     r            5222                                                                              
   RBB_11/D                                                                     RBB_6L       11  [TILE 0 0, RBB 19 26]        632     r            5854     {inst18: $abc$3602$lut$aiger3601$73 (LUT,site=dlut)}                     
   $techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3]  Net          64             (fanout=6)       1116                     -                                                                              
   RBB_6/D3                                                                     RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r            6970                                                                              
   RBB_6/DMUX                                                                   RBB_6L        6  [TILE 0 0, RBB 19 28]        863     r            7833     {inst23: $abc$3602$lut$auto$rtlil.cc:2660:NotGate$2558 (LUT,site=dluto)} 
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)        912                     -                                                                              
   RBB_6/A6                                                                     RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r            8745                                                                              
   RBB_6/SRout                                                                  RBB_6L        6  [TILE 0 0, RBB 19 28]          2     r            8747                                                                              
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)          0                     -                                                                              
   RBB_7/SRin                                                                   RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            8747                                                                              
   RBB_7/SRout                                                                  RBB_6L        7  [TILE 0 0, RBB 22 28]          2     r            8749                                                                              
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)          0                     -                                                                              
   RBB_8/SRin                                                                   RBB_6L        8  [TILE 0 0, RBB 25 28]          -     r            8749                                                                              
   RBB_8/SRout                                                                  RBB_6L        8  [TILE 0 0, RBB 25 28]          2     r            8751                                                                              
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)          0                     -                                                                              
   RBB_9/SRin                                                                   RBB_6L        9  [TILE 0 0, RBB 28 28]          -     r            8751     {<SR>inst49: $auto$ff.cc:266:slice$2133 (FDR,site=dff)}                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_9/CLK                                                                    RBB_6L        9  [TILE 0 0, RBB 28 28]       1321     r           10072                                                                              
   clk                                                                          Clock net    27           (fanout=351)       -969                     -                                                                              
   clk                                                                          CLOCK-PORT    -                      -    capture     r            9103                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -7235ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            985ps
   - Clock uncertainty:                       150ps
   = Required time:                          2835ps
   - Propagation time:                       9048ps (49.5% logic, 50.5% route, logic stage 6)
   - Delay of the launching clock:           1022ps
   = Slack:                                 -7235ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                                          Clock net    27           (fanout=351)       1022                     -                                                                              
   RBB_7/CLK                                                                    RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            1022                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/DQ                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]        800     r            1822     {inst41: $auto$ff.cc:266:slice$2125 (FDR,site=dff)}                      
   counter[7]                                                                   Net           9             (fanout=1)       1444                     -                                                                              
   RBB_7/D1                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            3266                                                                              
   RBB_7/DMUX                                                                   RBB_6L        7  [TILE 0 0, RBB 22 28]        863     r            4129     {inst17: $abc$3602$lut$aiger3601$69 (LUT,site=dluto)}                    
   $techmap3609$abc$3602$lut$aiger3601$73.A[4]                                  Net          53             (fanout=1)       1093                     -                                                                              
   RBB_11/D5                                                                    RBB_6L       11  [TILE 0 0, RBB 19 26]          -     r            5222                                                                              
   RBB_11/D                                                                     RBB_6L       11  [TILE 0 0, RBB 19 26]        632     r            5854     {inst18: $abc$3602$lut$aiger3601$73 (LUT,site=dlut)}                     
   $techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3]  Net          64             (fanout=6)       1116                     -                                                                              
   RBB_6/D3                                                                     RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r            6970                                                                              
   RBB_6/DMUX                                                                   RBB_6L        6  [TILE 0 0, RBB 19 28]        863     r            7833     {inst23: $abc$3602$lut$auto$rtlil.cc:2660:NotGate$2558 (LUT,site=dluto)} 
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)        912                     -                                                                              
   RBB_6/A6                                                                     RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r            8745                                                                              
   RBB_6/SRout                                                                  RBB_6L        6  [TILE 0 0, RBB 19 28]          2     r            8747                                                                              
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)          0                     -                                                                              
   RBB_7/SRin                                                                   RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            8747                                                                              
   RBB_7/SRout                                                                  RBB_6L        7  [TILE 0 0, RBB 22 28]          2     r            8749                                                                              
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)          0                     -                                                                              
   RBB_8/SRin                                                                   RBB_6L        8  [TILE 0 0, RBB 25 28]          -     r            8749     {<SR>inst45: $auto$ff.cc:266:slice$2129 (FDR,site=dff)}                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_8/CLK                                                                    RBB_6L        8  [TILE 0 0, RBB 25 28]       1321     r           10070                                                                              
   clk                                                                          Clock net    27           (fanout=351)       -985                     -                                                                              
   clk                                                                          CLOCK-PORT    -                      -    capture     r            9085                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 5:
   Slack (not met):                         -7229ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:            989ps
   - Clock uncertainty:                       150ps
   = Required time:                          2839ps
   - Propagation time:                       9046ps (49.5% logic, 50.5% route, logic stage 5)
   - Delay of the launching clock:           1022ps
   = Slack:                                 -7229ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                        
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                              
   clk                                                                          Clock net    27           (fanout=351)       1022                     -                                                                              
   RBB_7/CLK                                                                    RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            1022                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/DQ                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]        800     r            1822     {inst41: $auto$ff.cc:266:slice$2125 (FDR,site=dff)}                      
   counter[7]                                                                   Net           9             (fanout=1)       1444                     -                                                                              
   RBB_7/D1                                                                     RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            3266                                                                              
   RBB_7/DMUX                                                                   RBB_6L        7  [TILE 0 0, RBB 22 28]        863     r            4129     {inst17: $abc$3602$lut$aiger3601$69 (LUT,site=dluto)}                    
   $techmap3609$abc$3602$lut$aiger3601$73.A[4]                                  Net          53             (fanout=1)       1093                     -                                                                              
   RBB_11/D5                                                                    RBB_6L       11  [TILE 0 0, RBB 19 26]          -     r            5222                                                                              
   RBB_11/D                                                                     RBB_6L       11  [TILE 0 0, RBB 19 26]        632     r            5854     {inst18: $abc$3602$lut$aiger3601$73 (LUT,site=dlut)}                     
   $techmap3613$abc$3602$lut$auto$opt_dff.cc:219:make_patterns_logic$1361.A[3]  Net          64             (fanout=6)       1116                     -                                                                              
   RBB_6/D3                                                                     RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r            6970                                                                              
   RBB_6/DMUX                                                                   RBB_6L        6  [TILE 0 0, RBB 19 28]        863     r            7833     {inst23: $abc$3602$lut$auto$rtlil.cc:2660:NotGate$2558 (LUT,site=dluto)} 
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)        912                     -                                                                              
   RBB_6/A6                                                                     RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r            8745                                                                              
   RBB_6/SRout                                                                  RBB_6L        6  [TILE 0 0, RBB 19 28]          2     r            8747                                                                              
   $abc$3602$auto$rtlil.cc:2660:NotGate$2558                                    Net          55             (fanout=1)          0                     -                                                                              
   RBB_7/SRin                                                                   RBB_6L        7  [TILE 0 0, RBB 22 28]          -     r            8747     {<SR>inst41: $auto$ff.cc:266:slice$2125 (FDR,site=dff)}                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_7/CLK                                                                    RBB_6L        7  [TILE 0 0, RBB 22 28]       1321     r           10068                                                                              
   clk                                                                          Clock net    27           (fanout=351)       -989                     -                                                                              
   clk                                                                          CLOCK-PORT    -                      -    capture     r            9079                                                                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 6:
   Slack (met):                              2516ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            989ps
   + Propagation time:                       2702ps (66.9% logic, 33.1% route, logic stage 1)
   - Delay of the capturing clock:           1025ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2516ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                        Clock net    27           (fanout=351)        989                     -                                                                                                                                                  
   RBB_6/CLK                  RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r             989                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/CQ                   RBB_6L        6  [TILE 0 0, RBB 19 28]        800     r            1789     {inst36: $auto$ff.cc:266:slice$2120 (FDR,site=cff)}                                                                                          
   counter[2]                 Net           4             (fanout=2)        894                     -                                                                                                                                                  
   RBB_6/C1                   RBB_6L        6  [TILE 0 0, RBB 19 28]          -     r            2683     {inst29: $auto$alumacc.cc:485:replace_alu$1369.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst36: $auto$ff.cc:266:slice$2120 (FDR,site=cff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_6/CLK                  RBB_6L        6  [TILE 0 0, RBB 19 28]       1008     r            3691                                                                                                                                                  
   clk                        Clock net    27           (fanout=351)      -1025                     -                                                                                                                                                  
   clk                        CLOCK-PORT    -                      -    capture     r            2666                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 7:
   Slack (met):                              2550ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:            981ps
   + Propagation time:                       2736ps (58.1% logic, 41.9% route, logic stage 1)
   - Delay of the capturing clock:           1017ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2550ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                
   clk                        Clock net    27           (fanout=351)        981                     -                                                                                                                                
   RBB_13/CLK                 RBB_6L       13  [TILE 0 0, RBB 22 24]          -     r             981                                                                                                                                
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_13/DQ                  RBB_6L       13  [TILE 0 0, RBB 22 24]        800     r            1781     {inst55: $auto$ff.cc:266:slice$2155 (FD,site=dff)}                                                                         
   digit_select[0]            Net          25             (fanout=3)       1146                     -                                                                                                                                
   RBB_14/D6                  RBB_6L       14  [TILE 0 0, RBB 25 24]          -     r            2927     {inst61: $auto$xilinx_dffopt.cc:341:execute$3629 (LUT,site=dlut,dluto)} {inst56: $auto$ff.cc:266:slice$2156 (FD,site=dff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_14/CLK                 RBB_6L       14  [TILE 0 0, RBB 25 24]        790     r            3717                                                                                                                                
   clk                        Clock net    27           (fanout=351)      -1017                     -                                                                                                                                
   clk                        CLOCK-PORT    -                      -    capture     r            2700                                                                                                                                
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 8:
   Slack (met):                              2562ps
     Path type:                                HOLD
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

   + Delay of the launching clock:           1010ps
   + Propagation time:                       2755ps (65.6% logic, 34.4% route, logic stage 1)
   - Delay of the capturing clock:           1053ps
   - Clock uncertainty:                       150ps
   - Requested period:                          0ps
   = Slack:                                  2562ps

   Instance/Pin or Net Name   Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                            
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                        CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                  
   clk                        Clock net    27           (fanout=351)       1010                     -                                                                                                                                                  
   RBB_10/CLK                 RBB_6L       10  [TILE 0 0, RBB 19 24]          -     r            1010                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_10/CQ                  RBB_6L       10  [TILE 0 0, RBB 19 24]        800     r            1810     {inst53: $auto$ff.cc:266:slice$2153 (FDE,site=cff)}                                                                                          
   counter_16bit[2]           Net          23             (fanout=3)        947                     -                                                                                                                                                  
   RBB_10/C1                  RBB_6L       10  [TILE 0 0, RBB 19 24]          -     r            2757     {inst33: $auto$alumacc.cc:485:replace_alu$1372.genblk1.slice[0].genblk1.carry4 (CARRY4)} {inst53: $auto$ff.cc:266:slice$2153 (FDE,site=cff)} 
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_10/CLK                 RBB_6L       10  [TILE 0 0, RBB 19 24]       1008     r            3765                                                                                                                                                  
   clk                        Clock net    27           (fanout=351)      -1053                     -                                                                                                                                                  
   clk                        CLOCK-PORT    -                      -    capture     r            2712                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













