module Lab1(
    input wire addend,
    input wire augend,
    input wire carry_in,
    output reg carry_out,
    output reg sum
);
    always @(*) begin
        sum = addend ^ augend ^ carry_in;
        carry_out = (addend & augend) | (augend & carry_in) | (addend & carry_in);
    end
endmodule
