Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 075c6cb9fca44755931b91b0ee412172 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_tb_top_func_synth xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'data_input' [C:/FPGA/AP_5v_1clk/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/sim_tb_top.v:361]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'data_print' [C:/FPGA/AP_5v_1clk/AP_5v.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/sim_tb_top.v:366]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.AP_controller
Compiling module xil_defaultlib.cell_A
Compiling module xil_defaultlib.cell_B
Compiling module xil_defaultlib.cell_C
Compiling module xil_defaultlib.cell_F
Compiling module xil_defaultlib.cell_R
Compiling module xil_defaultlib.tag_cell
Compiling module xil_defaultlib.CAM
Compiling module xil_defaultlib.ALU_data_cache
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.sm_data_cache
Compiling module xil_defaultlib.data_cache
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.DDR_cache_interface
Compiling module xil_defaultlib.ddr_controller
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_DCIEN_default
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_DCIEN(DQS_BIAS=...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.IDELAYE2_FINEDELAY(FINEDELAY="AD...
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.PHASER_REF
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_v4_2_...
Compiling module xil_defaultlib.mig_7series_0__mig_7series_0_mig
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.ddr3_interface_top
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.fifo_generator_1_xpm_cdc_gray
Compiling module xil_defaultlib.fifo_generator_1_xpm_cdc_gray__2
Compiling module xil_defaultlib.fifo_generator_1_clk_x_pntrs
Compiling module xil_defaultlib.fifo_generator_1_rd_status_flags...
Compiling module xil_defaultlib.fifo_generator_1_rd_bin_cntr
Compiling module xil_defaultlib.fifo_generator_1_rd_logic
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.fifo_generator_1_wr_status_flags...
Compiling module xil_defaultlib.fifo_generator_1_wr_bin_cntr
Compiling module xil_defaultlib.fifo_generator_1_wr_logic
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB36E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.fifo_generator_1_blk_mem_gen_pri...
Compiling module xil_defaultlib.fifo_generator_1_blk_mem_gen_pri...
Compiling module xil_defaultlib.fifo_generator_1_blk_mem_gen_gen...
Compiling module xil_defaultlib.fifo_generator_1_blk_mem_gen_top
Compiling module xil_defaultlib.fifo_generator_1_blk_mem_gen_v8_...
Compiling module xil_defaultlib.fifo_generator_1_blk_mem_gen_v8_...
Compiling module xil_defaultlib.fifo_generator_1_memory
Compiling module xil_defaultlib.fifo_generator_1_xpm_cdc_single
Compiling module xil_defaultlib.fifo_generator_1_xpm_cdc_single_...
Compiling module xil_defaultlib.fifo_generator_1_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_1_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_1_reset_blk_ramfi...
Compiling module xil_defaultlib.fifo_generator_1_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_1_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_1_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_1_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_gray
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_gray__2
Compiling module xil_defaultlib.fifo_generator_0_clk_x_pntrs
Compiling module xil_defaultlib.fifo_generator_0_rd_status_flags...
Compiling module xil_defaultlib.fifo_generator_0_rd_bin_cntr
Compiling module xil_defaultlib.fifo_generator_0_rd_logic
Compiling module xil_defaultlib.fifo_generator_0_wr_status_flags...
Compiling module xil_defaultlib.fifo_generator_0_wr_bin_cntr
Compiling module xil_defaultlib.fifo_generator_0_wr_logic
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_pri...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_pri...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_gen...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_top
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_...
Compiling module xil_defaultlib.fifo_generator_0_blk_mem_gen_v8_...
Compiling module xil_defaultlib.fifo_generator_0_memory
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_single
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_single_...
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0_xpm_cdc_sync_rs...
Compiling module xil_defaultlib.fifo_generator_0_reset_blk_ramfi...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.ALU_ins_cache
Compiling module xil_defaultlib.sm_ins_cache
Compiling module xil_defaultlib.ins_cache
Compiling module xil_defaultlib.int_stack
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.AP_top
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.sim_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_tb_top_func_synth
