I 000046 55 1781          1558349551295 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558349550247 2019.05.20 13:52:30)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558349550247)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_model . $root 1 -1)

)
I 000049 55 51679         1558349551356 PIC16C5x
(_unit VERILOG 6.1016.6.537 (PIC16C5x 0 126 (PIC16C5x 0 126 ))
	(_version v41)
	(_time 1558349550247 2019.05.20 13:52:30)
	(_source (\./src/mos65c02.v\ VERILOG (\./src/mos65c02.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558349550247)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(141)(128)(127))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(150)(129)(128)(127))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(137)(152)(153)(142)(147))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(63)(64)(20)(65)(66)(73)(146)(157)(149))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(7)(167)(168)(11)(3)(13)(169)(10)(29)(26)(5)(8)(30)(31))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(59)(37))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . PIC16C5x 167 -1)

)
I 000054 55 7256          1558349551360 tb_PIC16C5x_v
(_unit VERILOG 6.1016.6.537 (tb_PIC16C5x_v 0 66 (tb_PIC16C5x_v 0 66 ))
	(_version v41)
	(_time 1558349550247 2019.05.20 13:52:30)
	(_source (\./src/testbench/tb_mos65c02.v\ VERILOG (\./src/testbench/tb_mos65c02.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558349550247)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
	)
	(_model . tb_PIC16C5x_v 4 -1)

)
I 000046 55 1781          1558349563407 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558349562970 2019.05.20 13:52:42)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558349562970)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_model . $root 1 -1)

)
I 000054 55 7279          1558349563411 tb_PIC16C5x_v
(_unit VERILOG 6.1016.6.537 (tb_PIC16C5x_v 0 66 (tb_PIC16C5x_v 0 66 ))
	(_version v41)
	(_time 1558349562970 2019.05.20 13:52:42)
	(_source (\./src/testbench/tb_mos65c02.v\ VERILOG (\./src/testbench/tb_mos65c02.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558349562970)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_PIC16C5x_v 4 -1)

)
I 000046 55 1781          1558349789012 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558349788527 2019.05.20 13:56:28)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558349788527)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_model . $root 1 -1)

)
I 000049 55 51679         1558349789016 PIC16C5x
(_unit VERILOG 6.1016.6.537 (PIC16C5x 0 126 (PIC16C5x 0 126 ))
	(_version v41)
	(_time 1558349788527 2019.05.20 13:56:28)
	(_source (\./src/80486dx2.v\ VERILOG (\./src/80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558349788527)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(127)(141)(128))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(127)(129)(128)(150))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(137)(153)(142)(152)(147))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(157)(66)(64)(65)(63)(73)(146)(149)(20))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(31)(30)(168)(29)(169)(11)(26)(13)(5)(8)(3)(10)(7)(167))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(37)(59))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . PIC16C5x 167 -1)

)
I 000054 55 7256          1558349789020 tb_PIC16C5x_v
(_unit VERILOG 6.1016.6.537 (tb_PIC16C5x_v 0 66 (tb_PIC16C5x_v 0 66 ))
	(_version v41)
	(_time 1558349788527 2019.05.20 13:56:28)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558349788527)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
	)
	(_model . tb_PIC16C5x_v 4 -1)

)
I 000046 55 1781          1558349862644 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558349862143 2019.05.20 13:57:42)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558349862143)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_model . $root 1 -1)

)
I 000049 55 51679         1558349862648 PIC16C5x
(_unit VERILOG 6.1016.6.537 (PIC16C5x 0 126 (PIC16C5x 0 126 ))
	(_version v41)
	(_time 1558349862143 2019.05.20 13:57:42)
	(_source (\./src/80486dx2.v\ VERILOG (\./src/80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558349862143)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(127)(141)(128))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(127)(150)(128)(129))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(142)(152)(137)(147)(153))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(157)(146)(149)(65)(63)(66)(73)(20)(64))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(26)(8)(29)(10)(168)(30)(169)(11)(5)(167)(13)(3)(7)(31))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(59)(37))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . PIC16C5x 167 -1)

)
I 000054 55 7256          1558349862652 tb_PIC16C5x_v
(_unit VERILOG 6.1016.6.537 (tb_PIC16C5x_v 0 66 (tb_PIC16C5x_v 0 66 ))
	(_version v41)
	(_time 1558349862143 2019.05.20 13:57:42)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558349862143)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
	)
	(_model . tb_PIC16C5x_v 4 -1)

)
I 000046 55 1781          1558349918208 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558349917770 2019.05.20 13:58:37)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558349917770)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_model . $root 1 -1)

)
I 000049 55 51679         1558349918212 PIC16C5x
(_unit VERILOG 6.1016.6.537 (PIC16C5x 0 126 (PIC16C5x 0 126 ))
	(_version v41)
	(_time 1558349917770 2019.05.20 13:58:37)
	(_source (\./src/80486dx2.v\ VERILOG (\./src/80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558349917770)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(128)(141)(127))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(150)(129)(128)(127))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(153)(152)(147)(142)(137))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(64)(157)(20)(73)(146)(149)(63)(65)(66))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(30)(5)(10)(26)(167)(11)(7)(8)(169)(13)(168)(3)(29)(31))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(59)(37))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . PIC16C5x 167 -1)

)
I 000054 55 7256          1558349918216 tb_PIC16C5x_v
(_unit VERILOG 6.1016.6.537 (tb_PIC16C5x_v 0 66 (tb_PIC16C5x_v 0 66 ))
	(_version v41)
	(_time 1558349917770 2019.05.20 13:58:37)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558349917770)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
	)
	(_model . tb_PIC16C5x_v 4 -1)

)
I 000046 55 1781          1558349926756 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558349926411 2019.05.20 13:58:46)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558349926411)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_model . $root 1 -1)

)
V 000054 55 7279          1558349926760 tb_PIC16C5x_v
(_unit VERILOG 6.1016.6.537 (tb_PIC16C5x_v 0 66 (tb_PIC16C5x_v 0 66 ))
	(_version v41)
	(_time 1558349926411 2019.05.20 13:58:46)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558349926411)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_PIC16C5x_v 4 -1)

)
I 000046 55 1848          1558350031617 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350031178 2019.05.20 14:00:31)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350031178)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_model . $root 1 -1)

)
V 000049 55 51679         1558350031621 PIC16C5x
(_unit VERILOG 6.1016.6.537 (PIC16C5x 0 126 (PIC16C5x 0 126 ))
	(_version v41)
	(_time 1558350031178 2019.05.20 14:00:31)
	(_source (\./src/80486dx2.v\ VERILOG (\./src/80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558350031178)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(141)(127)(128))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(129)(127)(128)(150))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(153)(137)(142)(152)(147))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(157)(64)(73)(20)(65)(66)(63)(149)(146))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(26)(167)(11)(168)(3)(169)(5)(31)(29)(10)(8)(7)(30)(13))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(37)(59))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . PIC16C5x 167 -1)

)
I 000055 55 7259          1558350031625 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350031178 2019.05.20 14:00:31)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350031178)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1848          1558350044930 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350044648 2019.05.20 14:00:44)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350044648)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_model . $root 1 -1)

)
I 000055 55 7282          1558350044934 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350044648 2019.05.20 14:00:44)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350044648)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558350235444 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350234834 2019.05.20 14:03:54)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350234834)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000050 55 51682         1558350235448 m80486DX2
(_unit VERILOG 6.1016.6.537 (m80486DX2 0 126 (m80486DX2 0 126 ))
	(_version v41)
	(_time 1558350234834 2019.05.20 14:03:54)
	(_source (\./src/80486dx2.v\ VERILOG (\./src/80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558350234834)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(141)(128)(127))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(150)(128)(129)(127))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(147)(153)(137)(142)(152))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(63)(146)(64)(65)(66)(20)(149)(73)(157))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(8)(30)(29)(168)(11)(31)(7)(10)(3)(5)(13)(167)(26)(169))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(37)(59))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . m80486DX2 167 -1)

)
I 000055 55 7282          1558350235452 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350234834 2019.05.20 14:03:54)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350234834)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558350246928 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350246491 2019.05.20 14:04:06)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350246491)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000050 55 51682         1558350246932 m80486DX2
(_unit VERILOG 6.1016.6.537 (m80486DX2 0 126 (m80486DX2 0 126 ))
	(_version v41)
	(_time 1558350246491 2019.05.20 14:04:06)
	(_source (\./src/80486dx2.v\ VERILOG (\./src/80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558350246491)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(128)(127)(141))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(129)(150)(128)(127))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(147)(142)(152)(153)(137))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(65)(63)(66)(157)(64)(73)(146)(20)(149))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(168)(26)(11)(10)(8)(29)(30)(13)(5)(167)(169)(31)(7)(3))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(59)(37))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . m80486DX2 167 -1)

)
I 000055 55 7282          1558350246936 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350246491 2019.05.20 14:04:06)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350246491)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558350264602 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350264304 2019.05.20 14:04:24)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350264304)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000055 55 7282          1558350264606 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350264304 2019.05.20 14:04:24)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350264304)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558350387545 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350387044 2019.05.20 14:06:27)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350387044)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000050 55 51682         1558350387560 m80486DX2
(_unit VERILOG 6.1016.6.537 (m80486DX2 0 126 (m80486DX2 0 126 ))
	(_version v41)
	(_time 1558350387044 2019.05.20 14:06:27)
	(_source (\./src/80486dx2.v\ VERILOG (\./src/80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558350387044)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(141)(127)(128))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(127)(150)(129)(128))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(142)(147)(153)(152)(137))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(157)(73)(20)(64)(146)(63)(149)(65)(66))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(31)(30)(3)(13)(10)(169)(29)(5)(8)(11)(26)(7)(167)(168))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(59)(37))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . m80486DX2 167 -1)

)
I 000055 55 7282          1558350387564 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350387044 2019.05.20 14:06:27)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350387044)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558350395249 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350394826 2019.05.20 14:06:34)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350394826)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000055 55 7282          1558350395266 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350394826 2019.05.20 14:06:34)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350394826)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558350415967 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350415514 2019.05.20 14:06:55)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350415514)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000050 55 51682         1558350415971 m80486DX2
(_unit VERILOG 6.1016.6.537 (m80486DX2 0 126 (m80486DX2 0 126 ))
	(_version v41)
	(_time 1558350415514 2019.05.20 14:06:55)
	(_source (\./src/80486dx2.v\ VERILOG (\./src/80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558350415514)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(127)(128)(141))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(150)(127)(129)(128))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(153)(152)(137)(142)(147))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(66)(149)(64)(146)(157)(20)(73)(63)(65))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(167)(5)(168)(3)(11)(169)(10)(31)(8)(26)(29)(7)(30)(13))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(37)(59))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . m80486DX2 167 -1)

)
I 000055 55 7282          1558350415975 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350415514 2019.05.20 14:06:55)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350415514)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558350427875 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350427124 2019.05.20 14:07:07)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350427124)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000055 55 7282          1558350427893 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350427124 2019.05.20 14:07:07)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350427124)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558350695637 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350695105 2019.05.20 14:11:35)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350695105)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000050 55 51682         1558350695641 m80486DX2
(_unit VERILOG 6.1016.6.537 (m80486DX2 0 126 (m80486DX2 0 126 ))
	(_version v41)
	(_time 1558350695105 2019.05.20 14:11:35)
	(_source (\./src/80486dx2.v\ VERILOG (\./src/80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558350695105)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(127)(128)(141))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(150)(129)(127)(128))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(142)(137)(152)(147)(153))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(64)(65)(20)(146)(63)(73)(157)(66)(149))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(8)(169)(26)(3)(31)(5)(30)(29)(7)(10)(11)(13)(167)(168))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(37)(59))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . m80486DX2 167 -1)

)
I 000055 55 7282          1558350695645 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350695105 2019.05.20 14:11:35)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350695105)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558350701746 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350701246 2019.05.20 14:11:41)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350701246)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000050 55 51682         1558350701750 m80486DX2
(_unit VERILOG 6.1016.6.537 (m80486DX2 0 126 (m80486DX2 0 126 ))
	(_version v41)
	(_time 1558350701246 2019.05.20 14:11:41)
	(_source (\./src/80486dx2.v\ VERILOG (\./src/80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558350701246)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(128)(141)(127))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(128)(150)(129)(127))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(152)(142)(147)(153)(137))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(73)(64)(66)(157)(63)(20)(65)(149)(146))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(26)(10)(167)(13)(168)(29)(31)(30)(7)(8)(5)(11)(169)(3))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(37)(59))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . m80486DX2 167 -1)

)
I 000055 55 7282          1558350701754 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350701246 2019.05.20 14:11:41)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350701246)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558350716138 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558350715825 2019.05.20 14:11:55)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558350715825)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000055 55 7282          1558350716142 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558350715825 2019.05.20 14:11:55)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558350715825)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558353236411 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558353235910 2019.05.20 14:53:55)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558353235910)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
V 000050 55 51682         1558353236429 m80486DX2
(_unit VERILOG 6.1016.6.537 (m80486DX2 0 126 (m80486DX2 0 126 ))
	(_version v41)
	(_time 1558353235910 2019.05.20 14:53:55)
	(_source (\./src/80486dx2.v\ VERILOG (\./src/80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 165))
	(_entity
		(_time 1558353235910)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 128 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WDT_Size ~vector~0 0 128 \20\ (_entity -1 (_code  165))))
		(_type (_internal ~vector~1 0 258 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_NOP ~vector~1 0 258 \12'b0000_0000_0000\ (_entity -1 (_constant \12'b0_0000_0000\)))(_constant))
		(_type (_internal ~vector~2 0 259 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_OPTION ~vector~2 0 259 \12'b0000_0000_0010\ (_entity -1 (_constant \12'b0_0000_0010\)))(_constant))
		(_type (_internal ~vector~3 0 260 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SLEEP ~vector~3 0 260 \12'b0000_0000_0011\ (_entity -1 (_constant \12'b0_0000_0011\)))(_constant))
		(_type (_internal ~vector~4 0 261 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRWDT ~vector~4 0 261 \12'b0000_0000_0100\ (_entity -1 (_constant \12'b0_0000_0100\)))(_constant))
		(_type (_internal ~vector~5 0 262 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISA ~vector~5 0 262 \12'b0000_0000_0101\ (_entity -1 (_constant \12'b0_0000_0101\)))(_constant))
		(_type (_internal ~vector~6 0 263 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISB ~vector~6 0 263 \12'b0000_0000_0110\ (_entity -1 (_constant \12'b0_0000_0110\)))(_constant))
		(_type (_internal ~vector~7 0 264 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_TRISC ~vector~7 0 264 \12'b0000_0000_0111\ (_entity -1 (_constant \12'b0_0000_0111\)))(_constant))
		(_type (_internal ~vector~8 0 265 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVWF ~vector~8 0 265 \7'b0000_001\ (_entity -1 (_constant \7'b0_001\)))(_constant))
		(_type (_internal ~vector~9 0 266 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRW ~vector~9 0 266 \12'b0000_0100_0000\ (_entity -1 (_constant \12'b0_0100_0000\)))(_constant))
		(_type (_internal ~vector~10 0 267 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CLRF ~vector~10 0 267 \7'b0000_011\ (_entity -1 (_constant \7'b0_011\)))(_constant))
		(_type (_internal ~vector~11 0 268 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SUBWF ~vector~11 0 268 \6'b0000_10\ (_entity -1 (_constant \6'b0_10\)))(_constant))
		(_type (_internal ~vector~12 0 269 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECF ~vector~12 0 269 \6'b0000_11\ (_entity -1 (_constant \6'b0_11\)))(_constant))
		(_type (_internal ~vector~13 0 271 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORWF ~vector~13 0 271 \6'b0001_00\ (_entity -1 (_constant \6'b01_00\)))(_constant))
		(_type (_internal ~vector~14 0 272 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDWF ~vector~14 0 272 \6'b0001_01\ (_entity -1 (_constant \6'b01_01\)))(_constant))
		(_type (_internal ~vector~15 0 273 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORWF ~vector~15 0 273 \6'b0001_10\ (_entity -1 (_constant \6'b01_10\)))(_constant))
		(_type (_internal ~vector~16 0 274 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ADDWF ~vector~16 0 274 \6'b0001_11\ (_entity -1 (_constant \6'b01_11\)))(_constant))
		(_type (_internal ~vector~17 0 276 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVF ~vector~17 0 276 \6'b0010_00\ (_entity -1 (_constant \6'b010_00\)))(_constant))
		(_type (_internal ~vector~18 0 277 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_COMF ~vector~18 0 277 \6'b0010_01\ (_entity -1 (_constant \6'b010_01\)))(_constant))
		(_type (_internal ~vector~19 0 278 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCF ~vector~19 0 278 \6'b0010_10\ (_entity -1 (_constant \6'b010_10\)))(_constant))
		(_type (_internal ~vector~20 0 279 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_DECFSZ ~vector~20 0 279 \6'b0010_11\ (_entity -1 (_constant \6'b010_11\)))(_constant))
		(_type (_internal ~vector~21 0 281 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RRF ~vector~21 0 281 \6'b0011_00\ (_entity -1 (_constant \6'b011_00\)))(_constant))
		(_type (_internal ~vector~22 0 282 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RLF ~vector~22 0 282 \6'b0011_01\ (_entity -1 (_constant \6'b011_01\)))(_constant))
		(_type (_internal ~vector~23 0 283 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_SWAPF ~vector~23 0 283 \6'b0011_10\ (_entity -1 (_constant \6'b011_10\)))(_constant))
		(_type (_internal ~vector~24 0 284 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_INCFSZ ~vector~24 0 284 \6'b0011_11\ (_entity -1 (_constant \6'b011_11\)))(_constant))
		(_type (_internal ~vector~25 0 286 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BCF ~vector~25 0 286 \4'b0100\ (_entity -1 (_constant \4'b0100\)))(_constant))
		(_type (_internal ~vector~26 0 287 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BSF ~vector~26 0 287 \4'b0101\ (_entity -1 (_constant \4'b0101\)))(_constant))
		(_type (_internal ~vector~27 0 288 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSC ~vector~27 0 288 \4'b0110\ (_entity -1 (_constant \4'b0110\)))(_constant))
		(_type (_internal ~vector~28 0 289 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_BTFSS ~vector~28 0 289 \4'b0111\ (_entity -1 (_constant \4'b0111\)))(_constant))
		(_type (_internal ~vector~29 0 290 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_RETLW ~vector~29 0 290 \4'b1000\ (_entity -1 (_constant \4'b1000\)))(_constant))
		(_type (_internal ~vector~30 0 291 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_CALL ~vector~30 0 291 \4'b1001\ (_entity -1 (_constant \4'b1001\)))(_constant))
		(_type (_internal ~vector~31 0 292 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_GOTO ~vector~31 0 292 \3'b101\ (_entity -1 (_constant \3'b101\)))(_constant))
		(_type (_internal ~vector~32 0 293 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_MOVLW ~vector~32 0 293 \4'b1100\ (_entity -1 (_constant \4'b1100\)))(_constant))
		(_type (_internal ~vector~33 0 294 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_IORLW ~vector~33 0 294 \4'b1101\ (_entity -1 (_constant \4'b1101\)))(_constant))
		(_type (_internal ~vector~34 0 295 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_ANDLW ~vector~34 0 295 \4'b1110\ (_entity -1 (_constant \4'b1110\)))(_constant))
		(_type (_internal ~vector~35 0 296 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal OP_XORLW ~vector~35 0 296 \4'b1111\ (_entity -1 (_constant \4'b1111\)))(_constant))
		(_type (_internal ~vector~36 0 300 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pINDF ~vector~36 0 300 \5'b0_0000\ (_entity -1 (_constant \5'b0_0000\)))(_constant))
		(_type (_internal ~vector~37 0 301 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pTMR0 ~vector~37 0 301 \5'b0_0001\ (_entity -1 (_constant \5'b0_0001\)))(_constant))
		(_type (_internal ~vector~38 0 302 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPCL ~vector~38 0 302 \5'b0_0010\ (_entity -1 (_constant \5'b0_0010\)))(_constant))
		(_type (_internal ~vector~39 0 303 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pSTATUS ~vector~39 0 303 \5'b0_0011\ (_entity -1 (_constant \5'b0_0011\)))(_constant))
		(_type (_internal ~vector~40 0 304 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pFSR ~vector~40 0 304 \5'b0_0100\ (_entity -1 (_constant \5'b0_0100\)))(_constant))
		(_type (_internal ~vector~41 0 305 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTA ~vector~41 0 305 \5'b0_0101\ (_entity -1 (_constant \5'b0_0101\)))(_constant))
		(_type (_internal ~vector~42 0 306 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTB ~vector~42 0 306 \5'b0_0110\ (_entity -1 (_constant \5'b0_0110\)))(_constant))
		(_type (_internal ~vector~43 0 307 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal pPORTC ~vector~43 0 307 \5'b0_0111\ (_entity -1 (_constant \5'b0_0111\)))(_constant))
		(_port (_internal POR ~wire 0 129 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal Clk ~wire 0 131 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal ClkEn ~wire 0 132 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 134 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal PC ~[11:0]reg~ 0 134 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 135 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal IR ~[11:0]wire~ 0 135 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 137 (_array ~reg ((_downto (i 3) (i 0))))))
		(_port (_internal TRISA ~[3:0]reg~ 0 137 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTA ~[3:0]reg~ 0 138 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 139 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal PA_DI ~[3:0]wire~ 0 139 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 141 (_array ~reg ((_downto (i 7) (i 0))))))
		(_port (_internal TRISB ~[7:0]reg~ 0 141 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTB ~[7:0]reg~ 0 142 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 143 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal PB_DI ~[7:0]wire~ 0 143 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TRISC ~[7:0]reg~ 0 145 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PORTC ~[7:0]reg~ 0 146 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PC_DI ~[7:0]wire~ 0 147 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal MCLR ~wire 0 149 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI ~wire 0 150 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal WDTE ~wire 0 152 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal Err ~reg 0 156 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[5:0]reg~ 0 158 (_array ~reg ((_downto (i 5) (i 0))))))
		(_port (_internal OPTION ~[5:0]reg~ 0 158 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[8:0]reg~ 0 160 (_array ~reg ((_downto (i 8) (i 0))))))
		(_port (_internal dIR ~[8:0]reg~ 0 160 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal ALU_Op ~[11:0]reg~ 0 161 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal KI ~[8:0]reg~ 0 162 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal Skip ~reg 0 163 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal TOS ~[11:0]reg~ 0 165 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal NOS ~[11:0]reg~ 0 166 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal W ~[7:0]reg~ 0 168 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 170 (_array ~wire ((_downto (i 6) (i 0))))))
		(_port (_internal FA ~[6:0]wire~ 0 170 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal DO ~[7:0]reg~ 0 171 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal DI ~[7:0]wire~ 0 172 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal TMR0 ~[7:0]reg~ 0 174 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal FSR ~[7:0]reg~ 0 175 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal STATUS ~[7:0]wire~ 0 176 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal T0CKI_Pls ~wire 0 178 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal WDTClr ~reg 0 180 (_architecture (_out ))) (_reg ) (_flags1))
		(_type (_internal ~[WDT_Size-1:0]reg~ 0 181 (_array ~reg ((_range  166)))))
		(_port (_internal WDT ~[WDT_Size-1:0]reg~ 0 181 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_port (_internal WDT_TC ~reg 0 182 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal WDT_TO ~wire 0 183 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal PSCntr ~[7:0]reg~ 0 185 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal PSC_Pls ~wire 0 186 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal Rst ~wire 0 315 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CE ~wire 0 317 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 319 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal PA ~[2:0]reg~ 0 319 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal SFR ~[7:0]reg~ 0 320 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal XDO ~[7:0]reg~ 0 321 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_TO ~wire 0 323 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal TO ~reg 0 324 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Rst_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Set_PD ~wire 0 325 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PD ~reg 0 326 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PwrDn ~reg 0 327 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Addrs ~[3:0]wire~ 0 329 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~[15:0]~ 0 330 (_array ~reg ((_downto (i 15) (i 0)) (_downto (i 7) (i 0))))))
		(_signal (_internal RAMA ~[7:0]reg~[15:0]~ 0 330 (_architecture (_uni ))) (_reg memory) (_flags1))
		(_signal (_internal RAMB ~[7:0]reg~[15:0]~ 0 331 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMC ~[7:0]reg~[15:0]~ 0 332 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAMD ~[7:0]reg~[15:0]~ 0 333 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal RAME ~[7:0]reg~[15:0]~ 0 334 (_architecture (_uni ))) (_reg memory) (_simple) (_flags1))
		(_signal (_internal T0CS ~wire 0 336 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0SE ~wire 0 337 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal PSA ~wire 0 338 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[2:0]wire~ 0 339 (_array ~wire ((_downto (i 2) (i 0))))))
		(_signal (_internal PS ~[2:0]wire~ 0 339 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dT0CKI ~[2:0]reg~ 0 341 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal PSC_Out ~reg 0 342 (_architecture (_uni ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 343 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal dPSC_Out ~[1:0]reg~ 0 343 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal GOTO ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal CALL ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal RETLW ~wire 0 345 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_SLEEP ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_WDTCLR ~wire 0 346 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_TRISA ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISB ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TRISC ~wire 0 347 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_OPTION ~wire 0 348 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_TMR0 ~wire 0 350 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_PCL ~wire 0 351 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_STATUS ~wire 0 352 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_FSR ~wire 0 353 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTA ~wire 0 354 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTB ~wire 0 355 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PORTC ~wire 0 356 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_PSW ~wire 0 358 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dNOP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dOPTION ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSLEEP ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRWDT ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISA ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISB ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTRISC ~wire 0 365 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRW ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCLRF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSUBWF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECF ~wire 0 366 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dADDWF ~wire 0 367 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCOMF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCF ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dDECFSZ ~wire 0 368 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRRF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRLF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSWAPF ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINCFSZ ~wire 0 369 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBCF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBSF ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSC ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBTFSS ~wire 0 370 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dRETLW ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dCALL ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dGOTO ~wire 0 371 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dMOVLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dIORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dANDLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dXORLW ~wire 0 372 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dErr ~wire 0 373 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal dAU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dSU_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dLW_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dBP_Op ~wire 0 375 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dFile_En ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dTst ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dINDF ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_W ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dWE_F ~wire 0 376 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal dALU_Op ~[11:0]wire~ 0 377 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal A ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B ~[7:0]wire~ 0 384 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal DC ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Z ~reg 0 388 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal A_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Sel ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal B_Inv ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_In ~wire 0 390 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Y ~[7:0]wire~ 0 391 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal X ~[7:0]wire~ 0 392 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Out ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Drv ~wire 0 393 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_In ~wire 0 393 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[1:0]wire~ 0 395 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal LU_Op ~[1:0]wire~ 0 395 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal V ~[7:0]reg~ 0 396 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Bit ~[2:0]wire~ 0 398 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Msk ~[7:0]reg~ 0 399 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Set ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Tst ~wire 0 400 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal U ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T ~[7:0]wire~ 0 401 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal g ~wire 0 402 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Sel ~[1:0]wire~ 0 404 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S_Dir ~wire 0 405 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal S ~[7:0]reg~ 0 406 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal D_Sel ~[1:0]wire~ 0 408 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal C_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal DC_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Sel ~wire 0 410 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal Z_Tst ~wire 0 410 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal INDF ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WE_W ~wire 0 412 (_architecture (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal WE_F ~wire 0 412 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Ld_PCL ~wire 0 820 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMA ~wire 0 927 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMB ~wire 0 928 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMC ~wire 0 929 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAMD ~wire 0 930 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal WE_RAME ~wire 0 931 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal PA_DO ~wire 0 975 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PB_DO ~wire 0 976 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal PC_DO ~wire 0 977 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal WDT_Rst ~wire 0 1017 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal Tmr0_CS ~wire 0 1072 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_signal (_internal Rst_PSC ~wire 0 1078 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_PSCntr ~wire 0 1079 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_signal (_internal CE_Tmr0 ~wire 0 1123 (_architecture (_uni ))) (_net  (_implicit) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#421_0 (_architecture 0 0 421 (_process (_alias ((Rst)(POR)(MCLR)(WDT_TO)))(_simple)
				(_target(39))
				(_sensitivity(0)(14)(36))
			)))
			(#ASSIGN#422_1 (_architecture 1 0 422 (_process (_alias ((CE)(ClkEn)(PwrDn)))(_simple)
				(_target(40))
				(_sensitivity(2)(49))
			)))
			(#ASSIGN#431_2 (_architecture 2 0 431 (_process (_simple)
				(_target(80))
				(_sensitivity(4))
			)))
			(#ASSIGN#432_3 (_architecture 3 0 432 (_process (_simple)
				(_target(81))
				(_sensitivity(4))
			)))
			(#ASSIGN#433_4 (_architecture 4 0 433 (_process (_simple)
				(_target(82))
				(_sensitivity(4))
			)))
			(#ASSIGN#434_5 (_architecture 5 0 434 (_process (_simple)
				(_target(83))
				(_sensitivity(4))
			)))
			(#ASSIGN#435_6 (_architecture 6 0 435 (_process (_simple)
				(_target(84))
				(_sensitivity(4))
			)))
			(#ASSIGN#436_7 (_architecture 7 0 436 (_process (_simple)
				(_target(85))
				(_sensitivity(4))
			)))
			(#ASSIGN#437_8 (_architecture 8 0 437 (_process (_simple)
				(_target(86))
				(_sensitivity(4))
			)))
			(#ASSIGN#438_9 (_architecture 9 0 438 (_process (_simple)
				(_target(87))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#439_10 (_architecture 10 0 439 (_process (_simple)
				(_target(88))
				(_sensitivity(4))
			)))
			(#ASSIGN#440_11 (_architecture 11 0 440 (_process (_simple)
				(_target(89))
				(_sensitivity(4(d_11_5)))
			)))
			(#ASSIGN#441_12 (_architecture 12 0 441 (_process (_simple)
				(_target(90))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#442_13 (_architecture 13 0 442 (_process (_simple)
				(_target(91))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#443_14 (_architecture 14 0 443 (_process (_simple)
				(_target(92))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#444_15 (_architecture 15 0 444 (_process (_simple)
				(_target(93))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#445_16 (_architecture 16 0 445 (_process (_simple)
				(_target(94))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#446_17 (_architecture 17 0 446 (_process (_simple)
				(_target(95))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#447_18 (_architecture 18 0 447 (_process (_simple)
				(_target(96))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#448_19 (_architecture 19 0 448 (_process (_simple)
				(_target(97))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#449_20 (_architecture 20 0 449 (_process (_simple)
				(_target(98))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#450_21 (_architecture 21 0 450 (_process (_simple)
				(_target(99))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#451_22 (_architecture 22 0 451 (_process (_simple)
				(_target(100))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#452_23 (_architecture 23 0 452 (_process (_simple)
				(_target(101))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#453_24 (_architecture 24 0 453 (_process (_simple)
				(_target(102))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#454_25 (_architecture 25 0 454 (_process (_simple)
				(_target(103))
				(_sensitivity(4(d_11_6)))
			)))
			(#ASSIGN#455_26 (_architecture 26 0 455 (_process (_simple)
				(_target(104))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#456_27 (_architecture 27 0 456 (_process (_simple)
				(_target(105))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#457_28 (_architecture 28 0 457 (_process (_simple)
				(_target(106))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#458_29 (_architecture 29 0 458 (_process (_simple)
				(_target(107))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#459_30 (_architecture 30 0 459 (_process (_simple)
				(_target(108))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#460_31 (_architecture 31 0 460 (_process (_simple)
				(_target(109))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#461_32 (_architecture 32 0 461 (_process (_simple)
				(_target(110))
				(_sensitivity(4(d_11_9)))
			)))
			(#ASSIGN#462_33 (_architecture 33 0 462 (_process (_simple)
				(_target(111))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#463_34 (_architecture 34 0 463 (_process (_simple)
				(_target(112))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#464_35 (_architecture 35 0 464 (_process (_simple)
				(_target(113))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#465_36 (_architecture 36 0 465 (_process (_simple)
				(_target(114))
				(_sensitivity(4(d_11_8)))
			)))
			(#ASSIGN#473_37 (_architecture 37 0 473 (_process (_alias ((dErr)(dNOP)(dOPTION)(dSLEEP)(dCLRWDT)(dTRISA)(dTRISB)(dTRISC)(dMOVWF)(dCLRW)(dCLRF)(dSUBWF)(dDECF)(dIORWF)(dANDWF)(dXORWF)(dADDWF)(dMOVF)(dCOMF)(dINCF)(dDECFSZ)(dRRF)(dRLF)(dSWAPF)(dINCFSZ)(dBCF)(dBSF)(dBTFSC)(dBTFSS)(dRETLW)(dCALL)(dGOTO)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(115))
				(_sensitivity(80)(81)(82)(83)(84)(85)(86)(87)(88)(89)(90)(91)(92)(93)(94)(95)(96)(97)(98)(99)(100)(101)(102)(103)(104)(105)(106)(107)(108)(109)(110)(111)(112)(113)(114))
			)))
			(#ASSIGN#477_38 (_architecture 38 0 477 (_process (_alias ((dAU_Op)(dSUBWF)(dDECF)(dADDWF)(dMOVF)(dINCF)(dDECFSZ)(dINCFSZ)))(_simple)
				(_target(116))
				(_sensitivity(90)(91)(95)(96)(98)(99)(103))
			)))
			(#ASSIGN#478_39 (_architecture 39 0 478 (_process (_alias ((dLU_Op)(dCOMF)(dIORWF)(dANDWF)(dXORWF)))(_simple)
				(_target(117))
				(_sensitivity(97)(92)(93)(94))
			)))
			(#ASSIGN#479_40 (_architecture 40 0 479 (_process (_alias ((dSU_Op)(dRRF)(dRLF)(dSWAPF)))(_simple)
				(_target(118))
				(_sensitivity(100)(101)(102))
			)))
			(#ASSIGN#480_41 (_architecture 41 0 480 (_process (_alias ((dBP_Op)(dBCF)(dBSF)(dBTFSC)(dBTFSS)))(_simple)
				(_target(120))
				(_sensitivity(104)(105)(106)(107))
			)))
			(#ASSIGN#481_42 (_architecture 42 0 481 (_process (_alias ((dLW_Op)(dCLRW)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(119))
				(_sensitivity(88)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#482_43 (_architecture 43 0 482 (_process (_alias ((dFile_En)(dMOVWF)(dCLRF)(dAU_Op)(dLU_Op)(dSU_Op)(dBP_Op)))(_simple)
				(_target(121))
				(_sensitivity(87)(89)(116)(117)(118)(120))
			)))
			(#ASSIGN#483_44 (_architecture 44 0 483 (_process (_simple)
				(_target(123))
				(_sensitivity(121)(4(d_4_0)))
			)))
			(#ASSIGN#485_45 (_architecture 45 0 485 (_process (_alias ((dTst)(dDECFSZ)(dINCFSZ)(dBTFSC)(dBTFSS)))(_simple)
				(_target(122))
				(_sensitivity(99)(103)(106)(107))
			)))
			(#ASSIGN#486_46 (_architecture 46 0 486 (_process (_alias ((dWE_F)(dBP_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))(dMOVWF)(dCLRF)))(_simple)
				(_target(125))
				(_sensitivity(120)(116)(117)(118)(4(5))(87)(89))
			)))
			(#ASSIGN#487_47 (_architecture 47 0 487 (_process (_alias ((dWE_W)(dLW_Op)(dAU_Op)(dLU_Op)(dSU_Op)(IR(5))))(_simple)
				(_target(124))
				(_sensitivity(119)(116)(117)(118)(4(5)))
			)))
			(#ASSIGN#493_48 (_architecture 48 0 493 (_process (_alias ((dALU_Op(0))(dBP_Op)(IR(5))(dSUBWF)(dINCF)(dINCFSZ)(dIORLW)(dXORLW)(dIORWF)(dXORWF)(dRLF)(dSWAPF)))(_simple)
				(_target(126(0)))
				(_sensitivity(120)(4(5))(90)(98)(103)(112)(114)(92)(94)(101)(102))
			)))
			(#ASSIGN#496_49 (_architecture 49 0 496 (_process (_alias ((dALU_Op(1))(dBP_Op)(IR(6))(dSUBWF)(dDECF)(dDECFSZ)(dANDWF)(dXORWF)(dANDLW)(dXORLW)(dRRF)(dRLF)))(_simple)
				(_target(126(1)))
				(_sensitivity(120)(4(6))(90)(91)(99)(93)(94)(113)(114)(100)(101))
			)))
			(#ASSIGN#499_50 (_architecture 50 0 499 (_process (_alias ((dALU_Op(2))(dBP_Op)(IR(7))(dSUBWF)(dADDWF)(dMOVWF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(2)))
				(_sensitivity(120)(4(7))(90)(95)(87)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#501_51 (_architecture 51 0 501 (_process (_alias ((dALU_Op(3))(dBSF)(dBTFSS)(dCALL)(dRETLW)(dMOVLW)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(3)))
				(_sensitivity(105)(107)(109)(108)(111)(112)(113)(114))
			)))
			(#ASSIGN#502_52 (_architecture 52 0 502 (_process (_alias ((dALU_Op(4))(dSUBWF)(dADDWF)(dRRF)(dRLF)))(_simple)
				(_target(126(4)))
				(_sensitivity(90)(95)(100)(101))
			)))
			(#ASSIGN#504_53 (_architecture 53 0 504 (_process (_alias ((dALU_Op(5))(dSUBWF)(dDECF)(dADDWF)(dINCF)(dMOVF)(dIORWF)(dANDWF)(dXORWF)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(5)))
				(_sensitivity(90)(91)(95)(98)(96)(92)(93)(94)(112)(113)(114))
			)))
			(#ASSIGN#505_54 (_architecture 54 0 505 (_process (_alias ((dALU_Op(6))(dBP_Op)(dLU_Op)(dIORLW)(dANDLW)(dXORLW)))(_simple)
				(_target(126(6)))
				(_sensitivity(120)(117)(112)(113)(114))
			)))
			(#ASSIGN#506_55 (_architecture 55 0 506 (_process (_alias ((dALU_Op(7))(dBP_Op)(dSU_Op)(dMOVWF)(dCLRW)(dCLRF)))(_simple)
				(_target(126(7)))
				(_sensitivity(120)(118)(87)(88)(89))
			)))
			(#ASSIGN#507_56 (_architecture 56 0 507 (_process (_alias ((dALU_Op(8))(dTst)))(_simple)
				(_target(126(8)))
				(_sensitivity(122))
			)))
			(#ASSIGN#508_57 (_architecture 57 0 508 (_process (_alias ((dALU_Op(9))(dINDF)))(_simple)
				(_target(126(9)))
				(_sensitivity(123))
			)))
			(#ASSIGN#509_58 (_architecture 58 0 509 (_process (_alias ((dALU_Op(10))(dWE_W)))(_simple)
				(_target(126(10)))
				(_sensitivity(124))
			)))
			(#ASSIGN#510_59 (_architecture 59 0 510 (_process (_alias ((dALU_Op(11))(dWE_F)))(_simple)
				(_target(126(11)))
				(_sensitivity(125))
			)))
			(#ALWAYS#514_60 (_architecture 60 0 514 (_process 
				(_target(19))
				(_read(1)(39)(40)(22)(81)(86)(85)(84)(83)(82)(108)(109)(110))
				(_need_init)
			)))
			(#ALWAYS#528_61 (_architecture 61 0 528 (_process 
				(_target(20))
				(_read(1)(39)(40)(22)(126))
				(_need_init)
			)))
			(#ALWAYS#538_62 (_architecture 62 0 538 (_process 
				(_target(21))
				(_read(1)(39)(40)(22)(21)(4(d_8_0)))
				(_need_init)
			)))
			(#ALWAYS#548_63 (_architecture 63 0 548 (_process 
				(_target(17))
				(_read(1)(39)(40)(115))
				(_need_init)
			)))
			(#ASSIGN#627_64 (_architecture 64 0 627 (_process (_alias ((C_In)(ALU_Op(0))))(_simple)
				(_target(135))
				(_sensitivity(20(0)))
			)))
			(#ASSIGN#628_65 (_architecture 65 0 628 (_process (_alias ((B_Inv)(ALU_Op(1))))(_simple)
				(_target(134))
				(_sensitivity(20(1)))
			)))
			(#ASSIGN#629_66 (_architecture 66 0 629 (_process (_alias ((B_Sel)(ALU_Op(2))))(_simple)
				(_target(133))
				(_sensitivity(20(2)))
			)))
			(#ASSIGN#630_67 (_architecture 67 0 630 (_process (_alias ((A_Sel)(ALU_Op(3))))(_simple)
				(_target(132))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#634_68 (_architecture 68 0 634 (_process (_simple)
				(_target(127))
				(_sensitivity(132)(21)(28))
			)))
			(#ASSIGN#635_69 (_architecture 69 0 635 (_process (_simple)
				(_target(128))
				(_sensitivity(133)(25))
			)))
			(#ASSIGN#636_70 (_architecture 70 0 636 (_process (_alias ((Y)(B_Inv)(B)(B)))(_simple)
				(_target(136))
				(_sensitivity(134)(128))
			)))
			(#ASSIGN#640_71 (_architecture 71 0 640 (_process (_simple)
				(_target(140)(137(d_3_0)))
				(_sensitivity(127(d_3_0))(136(d_3_0))(135))
			)))
			(#ASSIGN#641_72 (_architecture 72 0 641 (_process (_simple)
				(_target(138)(137(d_7_4)))
				(_sensitivity(127(d_7_4))(136(d_7_4))(140))
			)))
			(#ASSIGN#645_73 (_architecture 73 0 645 (_process (_alias ((LU_Op)(ALU_Op(d_1_0))))(_simple)
				(_target(141))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#647_74 (_architecture 74 0 647 (_process 
				(_target(142))
				(_read)
				(_sensitivity(141)(128)(127))
				(_need_init)
			)))
			(#ASSIGN#659_75 (_architecture 75 0 659 (_process (_alias ((S_Sel)(ALU_Op(d_1_0))))(_simple)
				(_target(150))
				(_sensitivity(20(d_1_0)))
			)))
			(#ALWAYS#661_76 (_architecture 76 0 661 (_process 
				(_target(152))
				(_read(127(d_3_0))(127(d_7_4))(127(d_7_1))(127(d_6_0)))
				(_sensitivity(129)(150)(128)(127))
				(_need_init)
			)))
			(#ASSIGN#673_77 (_architecture 77 0 673 (_process (_alias ((Bit)(ALU_Op(d_2_0))))(_simple)
				(_target(143))
				(_sensitivity(20(d_2_0)))
			)))
			(#ASSIGN#674_78 (_architecture 78 0 674 (_process (_alias ((Set)(ALU_Op(3))))(_simple)
				(_target(145))
				(_sensitivity(20(3)))
			)))
			(#ASSIGN#675_79 (_architecture 79 0 675 (_process (_alias ((Tst)(ALU_Op(8))))(_simple)
				(_target(146))
				(_sensitivity(20(8)))
			)))
			(#ALWAYS#677_80 (_architecture 80 0 677 (_process 
				(_target(144))
				(_read)
				(_sensitivity(143))
				(_need_init)
			)))
			(#ASSIGN#691_81 (_architecture 81 0 691 (_process (_alias ((U)(Set)(DI)(Msk)(DI)(Msk)))(_simple)
				(_target(147))
				(_sensitivity(145)(28)(144))
			)))
			(#ASSIGN#693_82 (_architecture 82 0 693 (_process (_alias ((T)(DI)(Msk)))(_simple)
				(_target(148))
				(_sensitivity(28)(144))
			)))
			(#ASSIGN#694_83 (_architecture 83 0 694 (_process (_simple)
				(_target(149))
				(_sensitivity(146)(145)(148))
			)))
			(#ASSIGN#698_84 (_architecture 84 0 698 (_process (_alias ((D_Sel)(ALU_Op(d_7_6))))(_simple)
				(_target(153))
				(_sensitivity(20(d_7_6)))
			)))
			(#ALWAYS#700_85 (_architecture 85 0 700 (_process 
				(_target(27))
				(_read)
				(_sensitivity(153)(137)(147)(142)(152))
				(_need_init)
			)))
			(#ASSIGN#712_86 (_architecture 86 0 712 (_process (_alias ((WE_W)(CE)(ALU_Op(10))))(_simple)
				(_target(159))
				(_sensitivity(40)(20(10)))
			)))
			(#ALWAYS#714_87 (_architecture 87 0 714 (_process 
				(_target(25))
				(_read(1)(0)(40)(159)(27)(25))
				(_need_init)
			)))
			(#ASSIGN#724_88 (_architecture 88 0 724 (_process (_alias ((Z_Sel)(ALU_Op(5))))(_simple)
				(_target(156))
				(_sensitivity(20(5)))
			)))
			(#ASSIGN#725_89 (_architecture 89 0 725 (_process (_alias ((Z_Tst)(DO)))(_simple)
				(_target(157))
				(_sensitivity(27))
			)))
			(#ALWAYS#727_90 (_architecture 90 0 727 (_process 
				(_target(131))
				(_read(1)(0)(40)(156)(157)(79)(27(2))(131))
				(_need_init)
			)))
			(#ASSIGN#737_91 (_architecture 91 0 737 (_process (_alias ((DC_Sel)(ALU_Op(5))(ALU_Op(4))))(_simple)
				(_target(155))
				(_sensitivity(20(5))(20(4)))
			)))
			(#ALWAYS#739_92 (_architecture 92 0 739 (_process 
				(_target(130))
				(_read(1)(0)(40)(155)(140)(79)(27(1))(130))
				(_need_init)
			)))
			(#ASSIGN#749_93 (_architecture 93 0 749 (_process (_alias ((C_Sel)(ALU_Op(4))))(_simple)
				(_target(154))
				(_sensitivity(20(4)))
			)))
			(#ASSIGN#750_94 (_architecture 94 0 750 (_process (_alias ((S_Dir)(ALU_Op(1))(ALU_Op(0))))(_simple)
				(_target(151))
				(_sensitivity(20(1))(20(0)))
			)))
			(#ASSIGN#751_95 (_architecture 95 0 751 (_process (_alias ((C_Drv)(ALU_Op(7))(ALU_Op(6))(C_Out)(S_Dir)(A(7))(A(0))))(_simple)
				(_target(139))
				(_sensitivity(20(7))(20(6))(138)(151)(127(7))(127(0)))
			)))
			(#ALWAYS#753_96 (_architecture 96 0 753 (_process 
				(_target(129))
				(_read(1)(0)(40)(154)(139)(79)(27(0))(129))
				(_need_init)
			)))
			(#ASSIGN#768_97 (_architecture 97 0 768 (_process (_alias ((GOTO)(dIR(0))))(_simple)
				(_target(63))
				(_sensitivity(19(0)))
			)))
			(#ASSIGN#769_98 (_architecture 98 0 769 (_process (_alias ((CALL)(dIR(1))))(_simple)
				(_target(64))
				(_sensitivity(19(1)))
			)))
			(#ASSIGN#770_99 (_architecture 99 0 770 (_process (_alias ((RETLW)(dIR(2))))(_simple)
				(_target(65))
				(_sensitivity(19(2)))
			)))
			(#ASSIGN#771_100 (_architecture 100 0 771 (_process (_alias ((WE_SLEEP)(dIR(3))))(_simple)
				(_target(66))
				(_sensitivity(19(3)))
			)))
			(#ASSIGN#772_101 (_architecture 101 0 772 (_process (_alias ((WE_WDTCLR)(dIR(4))))(_simple)
				(_target(67))
				(_sensitivity(19(4)))
			)))
			(#ASSIGN#773_102 (_architecture 102 0 773 (_process (_alias ((WE_TRISA)(dIR(5))))(_simple)
				(_target(68))
				(_sensitivity(19(5)))
			)))
			(#ASSIGN#774_103 (_architecture 103 0 774 (_process (_alias ((WE_TRISB)(dIR(6))))(_simple)
				(_target(69))
				(_sensitivity(19(6)))
			)))
			(#ASSIGN#775_104 (_architecture 104 0 775 (_process (_alias ((WE_TRISC)(dIR(7))))(_simple)
				(_target(70))
				(_sensitivity(19(7)))
			)))
			(#ASSIGN#776_105 (_architecture 105 0 776 (_process (_alias ((WE_OPTION)(dIR(8))))(_simple)
				(_target(71))
				(_sensitivity(19(8)))
			)))
			(#ALWAYS#780_106 (_architecture 106 0 780 (_process 
				(_target(22))
				(_read(20(7))(20(6)))
				(_sensitivity(64)(149)(20)(73)(157)(65)(63)(66)(146))
				(_need_init)
			)))
			(#ASSIGN#789_107 (_architecture 107 0 789 (_process (_alias ((INDF)(ALU_Op(9))))(_simple)
				(_target(158))
				(_sensitivity(20(9)))
			)))
			(#ASSIGN#790_108 (_architecture 108 0 790 (_process (_simple)
				(_target(26))
				(_sensitivity(158)(30)(21(4))(30(d_6_5))(21(d_4_0)))
			)))
			(#ASSIGN#794_109 (_architecture 109 0 794 (_process (_alias ((WE_F)(ALU_Op(11))))(_simple)
				(_target(160))
				(_sensitivity(20(11)))
			)))
			(#ASSIGN#798_110 (_architecture 110 0 798 (_process (_simple)
				(_target(72))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#799_111 (_architecture 111 0 799 (_process (_simple)
				(_target(73))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#800_112 (_architecture 112 0 800 (_process (_simple)
				(_target(74))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#801_113 (_architecture 113 0 801 (_process (_simple)
				(_target(75))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#802_114 (_architecture 114 0 802 (_process (_simple)
				(_target(76))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#803_115 (_architecture 115 0 803 (_process (_simple)
				(_target(77))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#804_116 (_architecture 116 0 804 (_process (_simple)
				(_target(78))
				(_sensitivity(160)(26(d_4_0)))
			)))
			(#ASSIGN#810_117 (_architecture 117 0 810 (_process (_simple)
				(_target(79))
				(_sensitivity(74)(20(d_5_4))(20(8)))
			)))
			(#ASSIGN#820_118 (_architecture 118 0 820 (_process (_alias ((Ld_PCL)(CALL)(WE_PCL)))(_simple)
				(_target(161))
				(_sensitivity(64)(73))
			)))
			(#ALWAYS#822_119 (_architecture 119 0 822 (_process 
				(_target(3))
				(_read(1)(39)(40)(63)(41)(21)(161)(27)(65)(23)(3))
				(_need_init)
			)))
			(#ALWAYS#834_120 (_architecture 120 0 834 (_process 
				(_target(23))
				(_read(1)(0)(40)(64)(3)(65)(24)(23))
				(_need_init)
			)))
			(#ALWAYS#842_121 (_architecture 121 0 842 (_process 
				(_target(24))
				(_read(1)(0)(40)(64)(23)(24))
				(_need_init)
			)))
			(#ALWAYS#854_122 (_architecture 122 0 854 (_process 
				(_target(18)(5)(8)(11))
				(_read(1)(0)(40)(71)(25)(68)(69)(70))
				(_need_init)
			)))
			(#ALWAYS#873_123 (_architecture 123 0 873 (_process 
				(_target(33))
				(_read(1)(39)(67)(66)(49))
				(_need_init)
			)))
			(#ASSIGN#885_124 (_architecture 124 0 885 (_process (_alias ((Rst_TO)(POR)(MCLR)(PD)(WE_WDTCLR)))(_simple)
				(_target(44))
				(_sensitivity(0)(14)(48)(67))
			)))
			(#ALWAYS#887_125 (_architecture 125 0 887 (_process 
				(_target(45))
				(_read(1)(44)(36))
				(_need_init)
			)))
			(#ASSIGN#899_126 (_architecture 126 0 899 (_process (_alias ((Rst_PD)(POR)(WE_WDTCLR)(PwrDn)))(_simple)
				(_target(46))
				(_sensitivity(0)(67)(49))
			)))
			(#ASSIGN#900_127 (_architecture 127 0 900 (_process (_alias ((Set_PD)(WE_SLEEP)))(_simple)
				(_target(47))
				(_sensitivity(66))
			)))
			(#ALWAYS#902_128 (_architecture 128 0 902 (_process 
				(_target(48))
				(_read(1)(46)(47))
				(_need_init)
			)))
			(#ALWAYS#914_129 (_architecture 129 0 914 (_process 
				(_target(49))
				(_read(1)(39)(66))
				(_need_init)
			)))
			(#ASSIGN#926_130 (_architecture 130 0 926 (_process (_alias ((Addrs)(FA(d_3_0))))(_simple)
				(_target(50))
				(_sensitivity(26(d_3_0)))
			)))
			(#ASSIGN#927_131 (_architecture 131 0 927 (_process (_alias ((WE_RAMA)(WE_F)(FA(4))(FA(3))))(_simple)
				(_target(162))
				(_sensitivity(160)(26(4))(26(3)))
			)))
			(#ASSIGN#928_132 (_architecture 132 0 928 (_process (_alias ((WE_RAMB)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(163))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#929_133 (_architecture 133 0 929 (_process (_alias ((WE_RAMC)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(164))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#930_134 (_architecture 134 0 930 (_process (_alias ((WE_RAMD)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(165))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ASSIGN#931_135 (_architecture 135 0 931 (_process (_alias ((WE_RAME)(WE_F)(FA(4))(FA(6))(FA(5))))(_simple)
				(_target(166))
				(_sensitivity(160)(26(4))(26(6))(26(5)))
			)))
			(#ALWAYS#933_136 (_architecture 136 0 933 (_process 
				(_target(51)(52)(53)(54)(55))
				(_read(1)(40)(162)(50)(27)(163)(164)(165)(166))
				(_need_init)
			)))
			(#ALWAYS#944_137 (_architecture 137 0 944 (_process 
				(_target(43))
				(_read(52)(50)(53)(54)(55))
				(_sensitivity(26(d_6_5)))
				(_need_init)
			)))
			(#ALWAYS#958_138 (_architecture 138 0 958 (_process 
				(_target(41)(30)(6)(9)(12))
				(_read(1)(0)(40)(74)(27(d_7_5))(75)(27)(76)(77)(78))
				(_need_init)
			)))
			(#ASSIGN#975_139 (_architecture 139 0 975 (_process (_simple)
				(_target(167))
				(_sensitivity(6)(5))
			)))
			(#ASSIGN#976_140 (_architecture 140 0 976 (_process (_simple)
				(_target(168))
				(_sensitivity(9)(8))
			)))
			(#ASSIGN#977_141 (_architecture 141 0 977 (_process (_simple)
				(_target(169))
				(_sensitivity(12)(11))
			)))
			(#ASSIGN#981_142 (_architecture 142 0 981 (_process (_alias ((STATUS)(PA)(TO)(PD)(Z)(DC)(C)))(_simple)
				(_target(31))
				(_sensitivity(41)(45)(48)(131)(130)(129))
			)))
			(#ALWAYS#985_143 (_architecture 143 0 985 (_process 
				(_target(42))
				(_read(26(d_2_0))(3(d_7_0)))
				(_sensitivity(31)(30)(26)(10)(8)(3)(11)(167)(5)(169)(29)(13)(7)(168))
				(_need_init)
			)))
			(#ASSIGN#1001_144 (_architecture 144 0 1001 (_process (_simple)
				(_target(28))
				(_sensitivity(26(4))(43)(26(3))(51)(50)(42))
			)))
			(#ASSIGN#1010_145 (_architecture 145 0 1010 (_process (_alias ((T0CS)(OPTION(5))))(_simple)
				(_target(56))
				(_sensitivity(18(5)))
			)))
			(#ASSIGN#1011_146 (_architecture 146 0 1011 (_process (_alias ((T0SE)(OPTION(4))))(_simple)
				(_target(57))
				(_sensitivity(18(4)))
			)))
			(#ASSIGN#1012_147 (_architecture 147 0 1012 (_process (_alias ((PSA)(OPTION(3))))(_simple)
				(_target(58))
				(_sensitivity(18(3)))
			)))
			(#ASSIGN#1013_148 (_architecture 148 0 1013 (_process (_alias ((PS)(OPTION(d_2_0))))(_simple)
				(_target(59))
				(_sensitivity(18(d_2_0)))
			)))
			(#ASSIGN#1017_149 (_architecture 149 0 1017 (_process (_alias ((WDT_Rst)(Rst)(WDTClr)))(_simple)
				(_target(170))
				(_sensitivity(39)(33))
			)))
			(#ALWAYS#1019_150 (_architecture 150 0 1019 (_process 
				(_target(34))
				(_read(1)(170)(16)(34))
				(_need_init)
			)))
			(#ALWAYS#1029_151 (_architecture 151 0 1029 (_process 
				(_target(35))
				(_read(1)(170)(34))
				(_need_init)
			)))
			(#ASSIGN#1039_152 (_architecture 152 0 1039 (_process (_alias ((WDT_TO)(PSA)(PSC_Pls)(WDT_TC)))(_simple)
				(_target(36))
				(_sensitivity(58)(38)(35))
			)))
			(#ALWAYS#1056_153 (_architecture 153 0 1056 (_process 
				(_target(60)(60(0))(60(1))(60(2)))
				(_read(1)(39)(15)(60(0))(57)(60(1)))
				(_need_init)
			)))
			(#ASSIGN#1068_154 (_architecture 154 0 1068 (_process (_alias ((T0CKI_Pls)(dT0CKI(2))))(_simple)
				(_target(32))
				(_sensitivity(60(2)))
			)))
			(#ASSIGN#1072_155 (_architecture 155 0 1072 (_process (_alias ((Tmr0_CS)(T0CS)(T0CKI_Pls)(CE)))(_simple)
				(_target(171))
				(_sensitivity(56)(32)(40))
			)))
			(#ASSIGN#1078_156 (_architecture 156 0 1078 (_process (_alias ((Rst_PSC)(PSA)(WDTClr)(WE_TMR0)(Rst)))(_simple)
				(_target(172))
				(_sensitivity(58)(33)(72)(39))
			)))
			(#ASSIGN#1079_157 (_architecture 157 0 1079 (_process (_alias ((CE_PSCntr)(PSA)(WDT_TC)(Tmr0_CS)))(_simple)
				(_target(173))
				(_sensitivity(58)(35)(171))
			)))
			(#ALWAYS#1081_158 (_architecture 158 0 1081 (_process 
				(_target(37))
				(_read(1)(172)(173)(37))
				(_need_init)
			)))
			(#ALWAYS#1091_159 (_architecture 159 0 1091 (_process 
				(_target(61))
				(_read(37(0))(37(1))(37(2))(37(3))(37(4))(37(5))(37(6))(37(7)))
				(_sensitivity(59)(37))
				(_need_init)
			)))
			(#ALWAYS#1107_160 (_architecture 160 0 1107 (_process 
				(_target(62)(62(0))(62(1)))
				(_read(1)(0)(61)(62(0)))
				(_need_init)
			)))
			(#ASSIGN#1117_161 (_architecture 161 0 1117 (_process (_alias ((PSC_Pls)(dPSC_Out(1))))(_simple)
				(_target(38))
				(_sensitivity(62(1)))
			)))
			(#ASSIGN#1123_162 (_architecture 162 0 1123 (_process (_alias ((CE_Tmr0)(PSA)(Tmr0_CS)(PSC_Pls)))(_simple)
				(_target(174))
				(_sensitivity(58)(171)(38))
			)))
			(#ALWAYS#1125_163 (_architecture 163 0 1125 (_process 
				(_target(29))
				(_read(1)(0)(72)(27)(174)(29))
				(_need_init)
			)))
			(#INTERNAL#0_164 (_internal 164 0 0 (_process (_virtual))))
		)
	)
	
				(_part(26(d_6_5)))
	
	(_defparam
	)
	(_model . m80486DX2 167 -1)

)
I 000055 55 7282          1558353236433 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558353235910 2019.05.20 14:53:55)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558353235910)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558353258239 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558353257864 2019.05.20 14:54:17)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558353257864)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000055 55 7282          1558353258243 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558353257864 2019.05.20 14:54:17)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558353257864)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
I 000046 55 1905          1558356191341 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558356190989 2019.05.20 15:43:10)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558356190989)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
I 000055 55 7282          1558356191345 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558356190989 2019.05.20 15:43:10)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558356190989)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
V 000046 55 1905          1558854633315 $root
(_unit VERILOG 6.1016.6.537 ($root 0 0 ($root 0 0 ))
	(_version v41)
	(_time 1558854631762 2019.05.26 10:10:31)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1558854631762)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation tb_PIC16C5x_v 0 0 (_entity .  tb_PIC16C5x_v)
	)
	(_instantiation tb_80486DX2x_v 0 0 (_entity .  tb_80486DX2x_v)
	)
	(_instantiation m80486DX2 0 0 (_entity .  m80486DX2)
	)
	(_model . $root 1 -1)

)
V 000055 55 7282          1558854633319 tb_80486DX2x_v
(_unit VERILOG 6.1016.6.537 (tb_80486DX2x_v 0 66 (tb_80486DX2x_v 0 66 ))
	(_version v41)
	(_time 1558854631762 2019.05.26 10:10:31)
	(_source (\./src/testbench/tb_80486dx2.v\ VERILOG (\./src/testbench/tb_80486dx2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1558854631762)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_signal (_internal POR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Clk ~reg 0 71 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal ClkEn ~reg 0 72 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[11:0]wire~ 0 74 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal PC ~[11:0]wire~ 0 74 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[11:0]reg~ 0 75 (_array ~reg ((_downto (i 11) (i 0))))))
		(_signal (_internal IR ~[11:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 77 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal TRISA ~[3:0]wire~ 0 77 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTA ~[3:0]wire~ 0 78 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 79 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal PA_DI ~[3:0]reg~ 0 79 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[7:0]wire~ 0 81 (_array ~wire ((_downto (i 7) (i 0))))))
		(_signal (_internal TRISB ~[7:0]wire~ 0 81 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTB ~[7:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[7:0]reg~ 0 83 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal PB_DI ~[7:0]reg~ 0 83 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal TRISC ~[7:0]wire~ 0 85 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PORTC ~[7:0]wire~ 0 86 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PC_DI ~[7:0]reg~ 0 87 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal MCLR ~reg 0 89 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal T0CKI ~reg 0 90 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal WDTE ~reg 0 91 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal Err ~wire 0 95 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[5:0]wire~ 0 97 (_array ~wire ((_downto (i 5) (i 0))))))
		(_signal (_internal OPTION ~[5:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[8:0]wire~ 0 99 (_array ~wire ((_downto (i 8) (i 0))))))
		(_signal (_internal dIR ~[8:0]wire~ 0 99 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal ALU_Op ~[11:0]wire~ 0 100 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal KI ~[8:0]wire~ 0 101 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal Skip ~wire 0 102 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TOS ~[11:0]wire~ 0 104 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal NOS ~[11:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal W ~[7:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[6:0]wire~ 0 109 (_array ~wire ((_downto (i 6) (i 0))))))
		(_signal (_internal FA ~[6:0]wire~ 0 109 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DO ~[7:0]wire~ 0 110 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal DI ~[7:0]wire~ 0 111 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal TMR0 ~[7:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal FSR ~[7:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal STATUS ~[7:0]wire~ 0 115 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal T0CKI_Pls ~wire 0 117 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDTClr ~wire 0 119 (_architecture (_uni ))) (_net  ) (_flags1))
		(_type (_internal ~[9:0]wire~ 0 120 (_array ~wire ((_downto (i 9) (i 0))))))
		(_signal (_internal WDT ~[9:0]wire~ 0 120 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TC ~wire 0 121 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal WDT_TO ~wire 0 122 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSCntr ~[7:0]wire~ 0 124 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal PSC_Pls ~wire 0 125 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#169_0 (_architecture 0 0 169 (_process 
				(_target(0)(1)(2)(4)(7)(10)(13)(14)(15)(16))
			)))
			(#ALWAYS#192_1 (_architecture 1 0 192 (_process 
				(_target(1))
				(_read(1))
			)))
			(#ALWAYS#204_2 (_architecture 2 0 204 (_process 
				(_target(4))
				(_read)
				(_sensitivity(3)(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation uut 0 128 (_entity .  PIC16C5x)
		(_generic
			((WDT_Size) (_constant \10\))
		)
		(_port
			((POR) (POR))
			((Clk) (Clk))
			((ClkEn) (ClkEn))
			((PC) (PC))
			((IR) (IR))
			((TRISA) (TRISA))
			((PORTA) (PORTA))
			((PA_DI) (PA_DI))
			((TRISB) (TRISB))
			((PORTB) (PORTB))
			((PB_DI) (PB_DI))
			((TRISC) (TRISC))
			((PORTC) (PORTC))
			((PC_DI) (PC_DI))
			((MCLR) (MCLR))
			((T0CKI) (T0CKI))
			((WDTE) (WDTE))
			((Err) (Err))
			((OPTION) (OPTION))
			((dIR) (dIR))
			((ALU_Op) (ALU_Op))
			((KI) (KI))
			((Skip) (Skip))
			((TOS) (TOS))
			((NOS) (NOS))
			((W) (W))
			((FA) (FA))
			((DO) (DO))
			((DI) (DI))
			((TMR0) (TMR0))
			((FSR) (FSR))
			((STATUS) (STATUS))
			((T0CKI_Pls) (T0CKI_Pls))
			((WDTClr) (WDTClr))
			((WDT) (WDT))
			((WDT_TC) (WDT_TC))
			((WDT_TO) (WDT_TO))
			((PSCntr) (PSCntr))
			((PSC_Pls) (PSC_Pls))
		)
		(_delay (10.000000))
	)
	(_model . tb_80486DX2x_v 4 -1)

)
