

================================================================
== Vitis HLS Report for 'Mat2AxiStream'
================================================================
* Date:           Fri Sep  6 14:01:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.404 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+----------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline |
    |   min   |   max   |    min    |    max   | min |   max  |   Type   |
    +---------+---------+-----------+----------+-----+--------+----------+
    |       11|   921610|  36.663 ns|  3.072 ms|   11|  921610|  dataflow|
    +---------+---------+-----------+----------+-----+--------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                          |                         |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |         Instance         |          Module         |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +--------------------------+-------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |entry_proc_U0             |entry_proc               |        0|        0|       0 ns|      0 ns|    0|       0|       no|
        |last_blk_pxl_width_U0     |last_blk_pxl_width       |        0|        0|       0 ns|      0 ns|    0|       0|       no|
        |MatStream2AxiStream_2_U0  |MatStream2AxiStream_2_s  |       10|   921609|  33.330 ns|  3.072 ms|   10|  921609|       no|
        +--------------------------+-------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |        -|     -|     297|     201|    -|
|Instance         |        -|     1|     525|    2115|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      18|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     824|    2346|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-------------------------+---------+----+-----+------+-----+
    |         Instance         |          Module         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------+-------------------------+---------+----+-----+------+-----+
    |MatStream2AxiStream_2_U0  |MatStream2AxiStream_2_s  |        0|   1|  520|  2066|    0|
    |entry_proc_U0             |entry_proc               |        0|   0|    2|    29|    0|
    |last_blk_pxl_width_U0     |last_blk_pxl_width       |        0|   0|    3|    20|    0|
    +--------------------------+-------------------------+---------+----+-----+------+-----+
    |Total                     |                         |        0|   1|  525|  2115|    0|
    +--------------------------+-------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |cols_c_U                  |        0|  99|   0|    -|     3|   32|       96|
    |last_blk_width_channel_U  |        0|  99|   0|    -|     2|    4|        8|
    |rows_c_U                  |        0|  99|   0|    -|     3|   16|       48|
    +--------------------------+---------+----+----+-----+------+-----+---------+
    |Total                     |        0| 297|   0|    0|     8|   52|      152|
    +--------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                           |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |last_blk_pxl_width_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_last_blk_pxl_width_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  12|           6|           6|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready          |   9|          2|    1|          2|
    |ap_sync_reg_last_blk_pxl_width_U0_ap_ready  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  18|          4|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready          |  1|   0|    1|          0|
    |ap_sync_reg_last_blk_pxl_width_U0_ap_ready  |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  2|   0|    2|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|out_mat_data2_dout     |   in|   24|     ap_fifo|  out_mat_data2|       pointer|
|out_mat_data2_empty_n  |   in|    1|     ap_fifo|  out_mat_data2|       pointer|
|out_mat_data2_read     |  out|    1|     ap_fifo|  out_mat_data2|       pointer|
|ldata1_din             |  out|  128|     ap_fifo|         ldata1|       pointer|
|ldata1_full_n          |   in|    1|     ap_fifo|         ldata1|       pointer|
|ldata1_write           |  out|    1|     ap_fifo|         ldata1|       pointer|
|rows                   |   in|   16|     ap_none|           rows|        scalar|
|rows_ap_vld            |   in|    1|     ap_none|           rows|        scalar|
|cols                   |   in|   32|     ap_none|           cols|        scalar|
|cols_ap_vld            |   in|    1|     ap_none|           cols|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Mat2AxiStream|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Mat2AxiStream|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Mat2AxiStream|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Mat2AxiStream|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Mat2AxiStream|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Mat2AxiStream|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  Mat2AxiStream|  return value|
+-----------------------+-----+-----+------------+---------------+--------------+

