# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Dec 6 2022 06:46:07

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk               | Frequency: 64.67 MHz  | Target: 16.00 MHz  | 
Clock: clk_usb           | Frequency: 46.22 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                   | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            47036       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            -805        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
sdi        clk                 -2737        clk:R                  
usb_n:in   u_pll/PLLOUTGLOBAL  2259         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  2259         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
sck        clk                 16457         clk:R                  
sdo        clk                 16653         clk:R                  
ss         clk                 17563         clk:R                  
usb_n:out  u_pll/PLLOUTGLOBAL  12122         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  11926         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
sdi        clk                 3617        clk:R                  
usb_n:in   u_pll/PLLOUTGLOBAL  -1236       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  -1236       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
sck        clk                 15931                 clk:R                  
sdo        clk                 16035                 clk:R                  
ss         clk                 16955                 clk:R                  
usb_n:out  u_pll/PLLOUTGLOBAL  8023                  clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  7982                  clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 64.67 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_flash_if.state_q_er_3_LC_24_12_5/lcout
Path End         : u_app.u_flash_if.byte_cnt_q_7_LC_29_10_7/ce
Capture Clock    : u_app.u_flash_if.byte_cnt_q_7_LC_29_10_7/clk
Setup Constraint : 62500p
Path slack       : 47036p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         69626

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                     14668
-----------------------------------   ----- 
End-of-path arrival time (ps)         22590
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                           bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                     IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__3026/I                                     Odrv12                         0              1420  RISE       1
I__3026/O                                     Odrv12                       724              2143  RISE       1
I__3027/I                                     Span12Mux_v                    0              2143  RISE       1
I__3027/O                                     Span12Mux_v                  724              2867  RISE       1
I__3028/I                                     Span12Mux_v                    0              2867  RISE       1
I__3028/O                                     Span12Mux_v                  724              3590  RISE       1
I__3029/I                                     Span12Mux_h                    0              3590  RISE       1
I__3029/O                                     Span12Mux_h                  724              4314  RISE       1
I__3030/I                                     Span12Mux_s5_v                 0              4314  RISE       1
I__3030/O                                     Span12Mux_s5_v               351              4665  RISE       1
I__3031/I                                     LocalMux                       0              4665  RISE       1
I__3031/O                                     LocalMux                     486              5151  RISE       1
I__3032/I                                     IoInMux                        0              5151  RISE       1
I__3032/O                                     IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              6443  RISE     211
I__26207/I                                    gio2CtrlBuf                    0              6443  RISE       1
I__26207/O                                    gio2CtrlBuf                    0              6443  RISE       1
I__26208/I                                    GlobalMux                      0              6443  RISE       1
I__26208/O                                    GlobalMux                    227              6671  RISE       1
I__26242/I                                    ClkMux                         0              6671  RISE       1
I__26242/O                                    ClkMux                       455              7126  RISE       1
u_app.u_flash_if.state_q_er_3_LC_24_12_5/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_flash_if.state_q_er_3_LC_24_12_5/lcout                     LogicCell40_SEQ_MODE_1010    796              7922  47036  RISE      41
I__21945/I                                                         LocalMux                       0              7922  47036  RISE       1
I__21945/O                                                         LocalMux                     486              8407  47036  RISE       1
I__21959/I                                                         InMux                          0              8407  47036  RISE       1
I__21959/O                                                         InMux                        382              8790  47036  RISE       1
u_app.u_flash_if.state_q_er_RNI3MTG_3_LC_23_11_0/in1               LogicCell40_SEQ_MODE_0000      0              8790  47036  RISE       1
u_app.u_flash_if.state_q_er_RNI3MTG_3_LC_23_11_0/lcout             LogicCell40_SEQ_MODE_0000    589              9379  47036  RISE       9
I__19925/I                                                         Odrv4                          0              9379  47036  RISE       1
I__19925/O                                                         Odrv4                        517              9896  47036  RISE       1
I__19931/I                                                         LocalMux                       0              9896  47036  RISE       1
I__19931/O                                                         LocalMux                     486             10382  47036  RISE       1
I__19939/I                                                         InMux                          0             10382  47036  RISE       1
I__19939/O                                                         InMux                        382             10764  47036  RISE       1
u_app.u_flash_if.state_q_RNII9U21_4_LC_24_10_3/in0                 LogicCell40_SEQ_MODE_0000      0             10764  47036  RISE       1
u_app.u_flash_if.state_q_RNII9U21_4_LC_24_10_3/ltout               LogicCell40_SEQ_MODE_0000    569             11333  47036  FALL       1
I__19802/I                                                         CascadeMux                     0             11333  47036  FALL       1
I__19802/O                                                         CascadeMux                     0             11333  47036  FALL       1
u_app.u_flash_if.state_q_er_RNI45DB1_2_LC_24_10_4/in2              LogicCell40_SEQ_MODE_0000      0             11333  47036  FALL       1
u_app.u_flash_if.state_q_er_RNI45DB1_2_LC_24_10_4/lcout            LogicCell40_SEQ_MODE_0000    558             11891  47036  RISE       2
I__19799/I                                                         LocalMux                       0             11891  47036  RISE       1
I__19799/O                                                         LocalMux                     486             12377  47036  RISE       1
I__19800/I                                                         InMux                          0             12377  47036  RISE       1
I__19800/O                                                         InMux                        382             12759  47036  RISE       1
u_app.u_flash_if.state_q_er_RNICF724_1_LC_23_10_3/in0              LogicCell40_SEQ_MODE_0000      0             12759  47036  RISE       1
u_app.u_flash_if.state_q_er_RNICF724_1_LC_23_10_3/lcout            LogicCell40_SEQ_MODE_0000    662             13421  47036  RISE       5
I__21847/I                                                         Odrv4                          0             13421  47036  RISE       1
I__21847/O                                                         Odrv4                        517             13938  47036  RISE       1
I__21848/I                                                         Span4Mux_h                     0             13938  47036  RISE       1
I__21848/O                                                         Span4Mux_h                   444             14382  47036  RISE       1
I__21850/I                                                         LocalMux                       0             14382  47036  RISE       1
I__21850/O                                                         LocalMux                     486             14868  47036  RISE       1
I__21852/I                                                         InMux                          0             14868  47036  RISE       1
I__21852/O                                                         InMux                        382             15250  47036  RISE       1
u_app.u_flash_if.byte_cnt_d338_0_I_21_c_RNITLI0F_LC_27_10_2/in1    LogicCell40_SEQ_MODE_0000      0             15250  47036  RISE       1
u_app.u_flash_if.byte_cnt_d338_0_I_21_c_RNITLI0F_LC_27_10_2/ltout  LogicCell40_SEQ_MODE_0000    558             15809  47036  FALL       1
I__21845/I                                                         CascadeMux                     0             15809  47036  FALL       1
I__21845/O                                                         CascadeMux                     0             15809  47036  FALL       1
u_app.u_flash_if.state_q_er_RNINM0IV_0_LC_27_10_3/in2              LogicCell40_SEQ_MODE_0000      0             15809  47036  FALL       1
u_app.u_flash_if.state_q_er_RNINM0IV_0_LC_27_10_3/lcout            LogicCell40_SEQ_MODE_0000    558             16367  47036  RISE       1
I__24302/I                                                         LocalMux                       0             16367  47036  RISE       1
I__24302/O                                                         LocalMux                     486             16853  47036  RISE       1
I__24303/I                                                         InMux                          0             16853  47036  RISE       1
I__24303/O                                                         InMux                        382             17235  47036  RISE       1
u_app.u_flash_if.state_q_RNIJDAGC2_4_LC_28_9_3/in3                 LogicCell40_SEQ_MODE_0000      0             17235  47036  RISE       1
u_app.u_flash_if.state_q_RNIJDAGC2_4_LC_28_9_3/lcout               LogicCell40_SEQ_MODE_0000    465             17700  47036  RISE       2
I__26135/I                                                         Odrv12                         0             17700  47036  RISE       1
I__26135/O                                                         Odrv12                       724             18424  47036  RISE       1
I__26136/I                                                         LocalMux                       0             18424  47036  RISE       1
I__26136/O                                                         LocalMux                     486             18910  47036  RISE       1
I__26138/I                                                         InMux                          0             18910  47036  RISE       1
I__26138/O                                                         InMux                        382             19292  47036  RISE       1
u_app.u_flash_if.state_q_RNICP56S7_4_LC_29_9_4/in1                 LogicCell40_SEQ_MODE_0000      0             19292  47036  RISE       1
u_app.u_flash_if.state_q_RNICP56S7_4_LC_29_9_4/lcout               LogicCell40_SEQ_MODE_0000    589             19881  47036  RISE       8
I__26199/I                                                         Odrv4                          0             19881  47036  RISE       1
I__26199/O                                                         Odrv4                        517             20398  47036  RISE       1
I__26200/I                                                         Span4Mux_s2_h                  0             20398  47036  RISE       1
I__26200/O                                                         Span4Mux_s2_h                300             20698  47036  RISE       1
I__26201/I                                                         Span4Mux_v                     0             20698  47036  RISE       1
I__26201/O                                                         Span4Mux_v                   517             21215  47036  RISE       1
I__26203/I                                                         LocalMux                       0             21215  47036  RISE       1
I__26203/O                                                         LocalMux                     486             21701  47036  RISE       1
I__26205/I                                                         CEMux                          0             21701  47036  RISE       1
I__26205/O                                                         CEMux                        889             22590  47036  RISE       1
u_app.u_flash_if.byte_cnt_q_7_LC_29_10_7/ce                        LogicCell40_SEQ_MODE_1010      0             22590  47036  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                           bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                     IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__3026/I                                     Odrv12                         0              1420  RISE       1
I__3026/O                                     Odrv12                       724              2143  RISE       1
I__3027/I                                     Span12Mux_v                    0              2143  RISE       1
I__3027/O                                     Span12Mux_v                  724              2867  RISE       1
I__3028/I                                     Span12Mux_v                    0              2867  RISE       1
I__3028/O                                     Span12Mux_v                  724              3590  RISE       1
I__3029/I                                     Span12Mux_h                    0              3590  RISE       1
I__3029/O                                     Span12Mux_h                  724              4314  RISE       1
I__3030/I                                     Span12Mux_s5_v                 0              4314  RISE       1
I__3030/O                                     Span12Mux_s5_v               351              4665  RISE       1
I__3031/I                                     LocalMux                       0              4665  RISE       1
I__3031/O                                     LocalMux                     486              5151  RISE       1
I__3032/I                                     IoInMux                        0              5151  RISE       1
I__3032/O                                     IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              6443  RISE     211
I__26207/I                                    gio2CtrlBuf                    0              6443  RISE       1
I__26207/O                                    gio2CtrlBuf                    0              6443  RISE       1
I__26208/I                                    GlobalMux                      0              6443  RISE       1
I__26208/O                                    GlobalMux                    227              6671  RISE       1
I__26249/I                                    ClkMux                         0              6671  RISE       1
I__26249/O                                    ClkMux                       455              7126  RISE       1
u_app.u_flash_if.byte_cnt_q_7_LC_29_10_7/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 46.22 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_dfu.u_ctrl_endp.dfu_state_q_0_LC_16_12_4/lcout
Path End         : u_usb_dfu.u_fifo.u_in_fifo.in_first_q_er_3_LC_10_19_3/ce
Capture Clock    : u_usb_dfu.u_fifo.u_in_fifo.in_first_q_er_3_LC_10_19_3/clk
Setup Constraint : 20830p
Path slack       : -805p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         20839
---------------------------------------   ----- 
End-of-path arrival time (ps)             22317
 
Launch Clock Path
pin name                                            model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__17211/I                                          GlobalMux                               0                 0  RISE       1
I__17211/O                                          GlobalMux                             227               227  RISE       1
I__17221/I                                          ClkMux                                  0               227  RISE       1
I__17221/O                                          ClkMux                                455               682  RISE       1
u_usb_dfu.u_ctrl_endp.dfu_state_q_0_LC_16_12_4/clk  LogicCell40_SEQ_MODE_1011               0               682  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_dfu.u_ctrl_endp.dfu_state_q_0_LC_16_12_4/lcout                LogicCell40_SEQ_MODE_1011    796              1478   -805  RISE      30
I__15840/I                                                          Odrv4                          0              1478   -805  RISE       1
I__15840/O                                                          Odrv4                        517              1995   -805  RISE       1
I__15844/I                                                          Span4Mux_h                     0              1995   -805  RISE       1
I__15844/O                                                          Span4Mux_h                   444              2440   -805  RISE       1
I__15855/I                                                          Span4Mux_v                     0              2440   -805  RISE       1
I__15855/O                                                          Span4Mux_v                   517              2956   -805  RISE       1
I__15868/I                                                          LocalMux                       0              2956   -805  RISE       1
I__15868/O                                                          LocalMux                     486              3442   -805  RISE       1
I__15885/I                                                          InMux                          0              3442   -805  RISE       1
I__15885/O                                                          InMux                        382              3825   -805  RISE       1
u_usb_dfu.u_ctrl_endp.dfu_state_q_RNITMUK_0_LC_19_17_1/in3          LogicCell40_SEQ_MODE_0000      0              3825   -805  RISE       1
u_usb_dfu.u_ctrl_endp.dfu_state_q_RNITMUK_0_LC_19_17_1/lcout        LogicCell40_SEQ_MODE_0000    465              4290   -805  RISE       2
I__15825/I                                                          LocalMux                       0              4290   -805  RISE       1
I__15825/O                                                          LocalMux                     486              4776   -805  RISE       1
I__15827/I                                                          InMux                          0              4776   -805  RISE       1
I__15827/O                                                          InMux                        382              5158   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep2_RNILJ132_LC_20_18_2/in3     LogicCell40_SEQ_MODE_0000      0              5158   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep2_RNILJ132_LC_20_18_2/lcout   LogicCell40_SEQ_MODE_0000    465              5623   -805  RISE       1
I__15836/I                                                          LocalMux                       0              5623   -805  RISE       1
I__15836/O                                                          LocalMux                     486              6109   -805  RISE       1
I__15837/I                                                          InMux                          0              6109   -805  RISE       1
I__15837/O                                                          InMux                        382              6492   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep2_RNIUJL26_LC_20_19_6/in3     LogicCell40_SEQ_MODE_0000      0              6492   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep2_RNIUJL26_LC_20_19_6/lcout   LogicCell40_SEQ_MODE_0000    465              6957   -805  RISE       1
I__15833/I                                                          Odrv4                          0              6957   -805  RISE       1
I__15833/O                                                          Odrv4                        517              7474   -805  RISE       1
I__15834/I                                                          LocalMux                       0              7474   -805  RISE       1
I__15834/O                                                          LocalMux                     486              7959   -805  RISE       1
I__15835/I                                                          InMux                          0              7959   -805  RISE       1
I__15835/O                                                          InMux                        382              8342   -805  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIBAKT6_3_LC_18_19_1/in3               LogicCell40_SEQ_MODE_0000      0              8342   -805  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIBAKT6_3_LC_18_19_1/ltout             LogicCell40_SEQ_MODE_0000    403              8745   -805  FALL       1
I__13364/I                                                          CascadeMux                     0              8745   -805  FALL       1
I__13364/O                                                          CascadeMux                     0              8745   -805  FALL       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep1_RNITQQA11_LC_18_19_2/in2    LogicCell40_SEQ_MODE_0000      0              8745   -805  FALL       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep1_RNITQQA11_LC_18_19_2/lcout  LogicCell40_SEQ_MODE_0000    558              9303   -805  RISE       7
I__13540/I                                                          Odrv12                         0              9303   -805  RISE       1
I__13540/O                                                          Odrv12                       724             10027   -805  RISE       1
I__13544/I                                                          LocalMux                       0             10027   -805  RISE       1
I__13544/O                                                          LocalMux                     486             10513   -805  RISE       1
I__13550/I                                                          InMux                          0             10513   -805  RISE       1
I__13550/O                                                          InMux                        382             10895   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep1_RNI9RIIN2_LC_18_23_2/in3    LogicCell40_SEQ_MODE_0000      0             10895   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep1_RNI9RIIN2_LC_18_23_2/lcout  LogicCell40_SEQ_MODE_0000    465             11360   -805  RISE      26
I__17616/I                                                          Odrv4                          0             11360   -805  RISE       1
I__17616/O                                                          Odrv4                        517             11877   -805  RISE       1
I__17628/I                                                          Span4Mux_h                     0             11877   -805  RISE       1
I__17628/O                                                          Span4Mux_h                   444             12322   -805  RISE       1
I__17650/I                                                          LocalMux                       0             12322   -805  RISE       1
I__17650/O                                                          LocalMux                     486             12807   -805  RISE       1
I__17665/I                                                          InMux                          0             12807   -805  RISE       1
I__17665/O                                                          InMux                        382             13190   -805  RISE       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNI838783_LC_14_20_3/in3          LogicCell40_SEQ_MODE_0000      0             13190   -805  RISE       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNI838783_LC_14_20_3/ltout        LogicCell40_SEQ_MODE_0000    403             13593   -805  FALL       1
I__8596/I                                                           CascadeMux                     0             13593   -805  FALL       1
I__8596/O                                                           CascadeMux                     0             13593   -805  FALL       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNIPUDV77_LC_14_20_4/in2          LogicCell40_SEQ_MODE_0000      0             13593   -805  FALL       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNIPUDV77_LC_14_20_4/lcout        LogicCell40_SEQ_MODE_0000    558             14151   -805  RISE       4
I__8584/I                                                           Odrv12                         0             14151   -805  RISE       1
I__8584/O                                                           Odrv12                       724             14875   -805  RISE       1
I__8586/I                                                           LocalMux                       0             14875   -805  RISE       1
I__8586/O                                                           LocalMux                     486             15361   -805  RISE       1
I__8589/I                                                           InMux                          0             15361   -805  RISE       1
I__8589/O                                                           InMux                        382             15743   -805  RISE       1
u_usb_dfu.u_sie.phy_state_q_RNIQGTOC8_0_LC_14_14_4/in3              LogicCell40_SEQ_MODE_0000      0             15743   -805  RISE       1
u_usb_dfu.u_sie.phy_state_q_RNIQGTOC8_0_LC_14_14_4/lcout            LogicCell40_SEQ_MODE_0000    465             16208   -805  RISE       9
I__9229/I                                                           Odrv4                          0             16208   -805  RISE       1
I__9229/O                                                           Odrv4                        517             16725   -805  RISE       1
I__9234/I                                                           Span4Mux_v                     0             16725   -805  RISE       1
I__9234/O                                                           Span4Mux_v                   517             17242   -805  RISE       1
I__9241/I                                                           LocalMux                       0             17242   -805  RISE       1
I__9241/O                                                           LocalMux                     486             17728   -805  RISE       1
I__9247/I                                                           InMux                          0             17728   -805  RISE       1
I__9247/O                                                           InMux                        382             18110   -805  RISE       1
u_usb_dfu.u_sie.phy_state_q_RNIK4I1OO_0_LC_11_18_6/in3              LogicCell40_SEQ_MODE_0000      0             18110   -805  RISE       1
u_usb_dfu.u_sie.phy_state_q_RNIK4I1OO_0_LC_11_18_6/lcout            LogicCell40_SEQ_MODE_0000    465             18575   -805  RISE       3
I__6806/I                                                           LocalMux                       0             18575   -805  RISE       1
I__6806/O                                                           LocalMux                     486             19061   -805  RISE       1
I__6809/I                                                           InMux                          0             19061   -805  RISE       1
I__6809/O                                                           InMux                        382             19444   -805  RISE       1
u_usb_dfu.u_fifo.u_in_fifo.in_state_q_RNI9SM6GQ_LC_11_19_0/in3      LogicCell40_SEQ_MODE_0000      0             19444   -805  RISE       1
u_usb_dfu.u_fifo.u_in_fifo.in_state_q_RNI9SM6GQ_LC_11_19_0/lcout    LogicCell40_SEQ_MODE_0000    465             19909   -805  RISE       4
I__6027/I                                                           Odrv4                          0             19909   -805  RISE       1
I__6027/O                                                           Odrv4                        517             20426   -805  RISE       1
I__6028/I                                                           Span4Mux_v                     0             20426   -805  RISE       1
I__6028/O                                                           Span4Mux_v                   517             20943   -805  RISE       1
I__6029/I                                                           LocalMux                       0             20943   -805  RISE       1
I__6029/O                                                           LocalMux                     486             21428   -805  RISE       1
I__6030/I                                                           CEMux                          0             21428   -805  RISE       1
I__6030/O                                                           CEMux                        889             22317   -805  RISE       1
u_usb_dfu.u_fifo.u_in_fifo.in_first_q_er_3_LC_10_19_3/ce            LogicCell40_SEQ_MODE_1010      0             22317   -805  RISE       1

Capture Clock Path
pin name                                                   model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                         SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__17211/I                                                 GlobalMux                               0                 0  RISE       1
I__17211/O                                                 GlobalMux                             227               227  RISE       1
I__17269/I                                                 ClkMux                                  0               227  RISE       1
I__17269/O                                                 ClkMux                                455               682  RISE       1
u_usb_dfu.u_fifo.u_in_fifo.in_first_q_er_3_LC_10_19_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.u_flash_if.state_q_er_3_LC_24_12_5/lcout
Path End         : u_app.u_flash_if.byte_cnt_q_7_LC_29_10_7/ce
Capture Clock    : u_app.u_flash_if.byte_cnt_q_7_LC_29_10_7/clk
Setup Constraint : 62500p
Path slack       : 47036p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                               0
------------------------------------   ----- 
End-of-path required time (ps)         69626

Launch Clock Arrival Time (clk:R#1)       0
+ Launch Clock Source Latency             0
+ Launch Clock Path Delay              7126
+ Clock To Q                            796
+ Data Path Delay                     14668
-----------------------------------   ----- 
End-of-path arrival time (ps)         22590
 
Launch Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                           bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                     IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__3026/I                                     Odrv12                         0              1420  RISE       1
I__3026/O                                     Odrv12                       724              2143  RISE       1
I__3027/I                                     Span12Mux_v                    0              2143  RISE       1
I__3027/O                                     Span12Mux_v                  724              2867  RISE       1
I__3028/I                                     Span12Mux_v                    0              2867  RISE       1
I__3028/O                                     Span12Mux_v                  724              3590  RISE       1
I__3029/I                                     Span12Mux_h                    0              3590  RISE       1
I__3029/O                                     Span12Mux_h                  724              4314  RISE       1
I__3030/I                                     Span12Mux_s5_v                 0              4314  RISE       1
I__3030/O                                     Span12Mux_s5_v               351              4665  RISE       1
I__3031/I                                     LocalMux                       0              4665  RISE       1
I__3031/O                                     LocalMux                     486              5151  RISE       1
I__3032/I                                     IoInMux                        0              5151  RISE       1
I__3032/O                                     IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              6443  RISE     211
I__26207/I                                    gio2CtrlBuf                    0              6443  RISE       1
I__26207/O                                    gio2CtrlBuf                    0              6443  RISE       1
I__26208/I                                    GlobalMux                      0              6443  RISE       1
I__26208/O                                    GlobalMux                    227              6671  RISE       1
I__26242/I                                    ClkMux                         0              6671  RISE       1
I__26242/O                                    ClkMux                       455              7126  RISE       1
u_app.u_flash_if.state_q_er_3_LC_24_12_5/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                                           model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.u_flash_if.state_q_er_3_LC_24_12_5/lcout                     LogicCell40_SEQ_MODE_1010    796              7922  47036  RISE      41
I__21945/I                                                         LocalMux                       0              7922  47036  RISE       1
I__21945/O                                                         LocalMux                     486              8407  47036  RISE       1
I__21959/I                                                         InMux                          0              8407  47036  RISE       1
I__21959/O                                                         InMux                        382              8790  47036  RISE       1
u_app.u_flash_if.state_q_er_RNI3MTG_3_LC_23_11_0/in1               LogicCell40_SEQ_MODE_0000      0              8790  47036  RISE       1
u_app.u_flash_if.state_q_er_RNI3MTG_3_LC_23_11_0/lcout             LogicCell40_SEQ_MODE_0000    589              9379  47036  RISE       9
I__19925/I                                                         Odrv4                          0              9379  47036  RISE       1
I__19925/O                                                         Odrv4                        517              9896  47036  RISE       1
I__19931/I                                                         LocalMux                       0              9896  47036  RISE       1
I__19931/O                                                         LocalMux                     486             10382  47036  RISE       1
I__19939/I                                                         InMux                          0             10382  47036  RISE       1
I__19939/O                                                         InMux                        382             10764  47036  RISE       1
u_app.u_flash_if.state_q_RNII9U21_4_LC_24_10_3/in0                 LogicCell40_SEQ_MODE_0000      0             10764  47036  RISE       1
u_app.u_flash_if.state_q_RNII9U21_4_LC_24_10_3/ltout               LogicCell40_SEQ_MODE_0000    569             11333  47036  FALL       1
I__19802/I                                                         CascadeMux                     0             11333  47036  FALL       1
I__19802/O                                                         CascadeMux                     0             11333  47036  FALL       1
u_app.u_flash_if.state_q_er_RNI45DB1_2_LC_24_10_4/in2              LogicCell40_SEQ_MODE_0000      0             11333  47036  FALL       1
u_app.u_flash_if.state_q_er_RNI45DB1_2_LC_24_10_4/lcout            LogicCell40_SEQ_MODE_0000    558             11891  47036  RISE       2
I__19799/I                                                         LocalMux                       0             11891  47036  RISE       1
I__19799/O                                                         LocalMux                     486             12377  47036  RISE       1
I__19800/I                                                         InMux                          0             12377  47036  RISE       1
I__19800/O                                                         InMux                        382             12759  47036  RISE       1
u_app.u_flash_if.state_q_er_RNICF724_1_LC_23_10_3/in0              LogicCell40_SEQ_MODE_0000      0             12759  47036  RISE       1
u_app.u_flash_if.state_q_er_RNICF724_1_LC_23_10_3/lcout            LogicCell40_SEQ_MODE_0000    662             13421  47036  RISE       5
I__21847/I                                                         Odrv4                          0             13421  47036  RISE       1
I__21847/O                                                         Odrv4                        517             13938  47036  RISE       1
I__21848/I                                                         Span4Mux_h                     0             13938  47036  RISE       1
I__21848/O                                                         Span4Mux_h                   444             14382  47036  RISE       1
I__21850/I                                                         LocalMux                       0             14382  47036  RISE       1
I__21850/O                                                         LocalMux                     486             14868  47036  RISE       1
I__21852/I                                                         InMux                          0             14868  47036  RISE       1
I__21852/O                                                         InMux                        382             15250  47036  RISE       1
u_app.u_flash_if.byte_cnt_d338_0_I_21_c_RNITLI0F_LC_27_10_2/in1    LogicCell40_SEQ_MODE_0000      0             15250  47036  RISE       1
u_app.u_flash_if.byte_cnt_d338_0_I_21_c_RNITLI0F_LC_27_10_2/ltout  LogicCell40_SEQ_MODE_0000    558             15809  47036  FALL       1
I__21845/I                                                         CascadeMux                     0             15809  47036  FALL       1
I__21845/O                                                         CascadeMux                     0             15809  47036  FALL       1
u_app.u_flash_if.state_q_er_RNINM0IV_0_LC_27_10_3/in2              LogicCell40_SEQ_MODE_0000      0             15809  47036  FALL       1
u_app.u_flash_if.state_q_er_RNINM0IV_0_LC_27_10_3/lcout            LogicCell40_SEQ_MODE_0000    558             16367  47036  RISE       1
I__24302/I                                                         LocalMux                       0             16367  47036  RISE       1
I__24302/O                                                         LocalMux                     486             16853  47036  RISE       1
I__24303/I                                                         InMux                          0             16853  47036  RISE       1
I__24303/O                                                         InMux                        382             17235  47036  RISE       1
u_app.u_flash_if.state_q_RNIJDAGC2_4_LC_28_9_3/in3                 LogicCell40_SEQ_MODE_0000      0             17235  47036  RISE       1
u_app.u_flash_if.state_q_RNIJDAGC2_4_LC_28_9_3/lcout               LogicCell40_SEQ_MODE_0000    465             17700  47036  RISE       2
I__26135/I                                                         Odrv12                         0             17700  47036  RISE       1
I__26135/O                                                         Odrv12                       724             18424  47036  RISE       1
I__26136/I                                                         LocalMux                       0             18424  47036  RISE       1
I__26136/O                                                         LocalMux                     486             18910  47036  RISE       1
I__26138/I                                                         InMux                          0             18910  47036  RISE       1
I__26138/O                                                         InMux                        382             19292  47036  RISE       1
u_app.u_flash_if.state_q_RNICP56S7_4_LC_29_9_4/in1                 LogicCell40_SEQ_MODE_0000      0             19292  47036  RISE       1
u_app.u_flash_if.state_q_RNICP56S7_4_LC_29_9_4/lcout               LogicCell40_SEQ_MODE_0000    589             19881  47036  RISE       8
I__26199/I                                                         Odrv4                          0             19881  47036  RISE       1
I__26199/O                                                         Odrv4                        517             20398  47036  RISE       1
I__26200/I                                                         Span4Mux_s2_h                  0             20398  47036  RISE       1
I__26200/O                                                         Span4Mux_s2_h                300             20698  47036  RISE       1
I__26201/I                                                         Span4Mux_v                     0             20698  47036  RISE       1
I__26201/O                                                         Span4Mux_v                   517             21215  47036  RISE       1
I__26203/I                                                         LocalMux                       0             21215  47036  RISE       1
I__26203/O                                                         LocalMux                     486             21701  47036  RISE       1
I__26205/I                                                         CEMux                          0             21701  47036  RISE       1
I__26205/O                                                         CEMux                        889             22590  47036  RISE       1
u_app.u_flash_if.byte_cnt_q_7_LC_29_10_7/ce                        LogicCell40_SEQ_MODE_1010      0             22590  47036  RISE       1

Capture Clock Path
pin name                                      model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                           bootloader                     0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in            IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                     IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                    PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                     PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__3026/I                                     Odrv12                         0              1420  RISE       1
I__3026/O                                     Odrv12                       724              2143  RISE       1
I__3027/I                                     Span12Mux_v                    0              2143  RISE       1
I__3027/O                                     Span12Mux_v                  724              2867  RISE       1
I__3028/I                                     Span12Mux_v                    0              2867  RISE       1
I__3028/O                                     Span12Mux_v                  724              3590  RISE       1
I__3029/I                                     Span12Mux_h                    0              3590  RISE       1
I__3029/O                                     Span12Mux_h                  724              4314  RISE       1
I__3030/I                                     Span12Mux_s5_v                 0              4314  RISE       1
I__3030/O                                     Span12Mux_s5_v               351              4665  RISE       1
I__3031/I                                     LocalMux                       0              4665  RISE       1
I__3031/O                                     LocalMux                     486              5151  RISE       1
I__3032/I                                     IoInMux                        0              5151  RISE       1
I__3032/O                                     IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER    ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT          ICE_GB                       910              6443  RISE     211
I__26207/I                                    gio2CtrlBuf                    0              6443  RISE       1
I__26207/O                                    gio2CtrlBuf                    0              6443  RISE       1
I__26208/I                                    GlobalMux                      0              6443  RISE       1
I__26208/O                                    GlobalMux                    227              6671  RISE       1
I__26249/I                                    ClkMux                         0              6671  RISE       1
I__26249/O                                    ClkMux                       455              7126  RISE       1
u_app.u_flash_if.byte_cnt_q_7_LC_29_10_7/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_dfu.u_ctrl_endp.dfu_state_q_0_LC_16_12_4/lcout
Path End         : u_usb_dfu.u_fifo.u_in_fifo.in_first_q_er_3_LC_10_19_3/ce
Capture Clock    : u_usb_dfu.u_fifo.u_in_fifo.in_first_q_er_3_LC_10_19_3/clk
Setup Constraint : 20830p
Path slack       : -805p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                   682
+ Clock To Q                                796
+ Data Path Delay                         20839
---------------------------------------   ----- 
End-of-path arrival time (ps)             22317
 
Launch Clock Path
pin name                                            model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__17211/I                                          GlobalMux                               0                 0  RISE       1
I__17211/O                                          GlobalMux                             227               227  RISE       1
I__17221/I                                          ClkMux                                  0               227  RISE       1
I__17221/O                                          ClkMux                                455               682  RISE       1
u_usb_dfu.u_ctrl_endp.dfu_state_q_0_LC_16_12_4/clk  LogicCell40_SEQ_MODE_1011               0               682  RISE       1

Data path
pin name                                                            model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_dfu.u_ctrl_endp.dfu_state_q_0_LC_16_12_4/lcout                LogicCell40_SEQ_MODE_1011    796              1478   -805  RISE      30
I__15840/I                                                          Odrv4                          0              1478   -805  RISE       1
I__15840/O                                                          Odrv4                        517              1995   -805  RISE       1
I__15844/I                                                          Span4Mux_h                     0              1995   -805  RISE       1
I__15844/O                                                          Span4Mux_h                   444              2440   -805  RISE       1
I__15855/I                                                          Span4Mux_v                     0              2440   -805  RISE       1
I__15855/O                                                          Span4Mux_v                   517              2956   -805  RISE       1
I__15868/I                                                          LocalMux                       0              2956   -805  RISE       1
I__15868/O                                                          LocalMux                     486              3442   -805  RISE       1
I__15885/I                                                          InMux                          0              3442   -805  RISE       1
I__15885/O                                                          InMux                        382              3825   -805  RISE       1
u_usb_dfu.u_ctrl_endp.dfu_state_q_RNITMUK_0_LC_19_17_1/in3          LogicCell40_SEQ_MODE_0000      0              3825   -805  RISE       1
u_usb_dfu.u_ctrl_endp.dfu_state_q_RNITMUK_0_LC_19_17_1/lcout        LogicCell40_SEQ_MODE_0000    465              4290   -805  RISE       2
I__15825/I                                                          LocalMux                       0              4290   -805  RISE       1
I__15825/O                                                          LocalMux                     486              4776   -805  RISE       1
I__15827/I                                                          InMux                          0              4776   -805  RISE       1
I__15827/O                                                          InMux                        382              5158   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep2_RNILJ132_LC_20_18_2/in3     LogicCell40_SEQ_MODE_0000      0              5158   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep2_RNILJ132_LC_20_18_2/lcout   LogicCell40_SEQ_MODE_0000    465              5623   -805  RISE       1
I__15836/I                                                          LocalMux                       0              5623   -805  RISE       1
I__15836/O                                                          LocalMux                     486              6109   -805  RISE       1
I__15837/I                                                          InMux                          0              6109   -805  RISE       1
I__15837/O                                                          InMux                        382              6492   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep2_RNIUJL26_LC_20_19_6/in3     LogicCell40_SEQ_MODE_0000      0              6492   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep2_RNIUJL26_LC_20_19_6/lcout   LogicCell40_SEQ_MODE_0000    465              6957   -805  RISE       1
I__15833/I                                                          Odrv4                          0              6957   -805  RISE       1
I__15833/O                                                          Odrv4                        517              7474   -805  RISE       1
I__15834/I                                                          LocalMux                       0              7474   -805  RISE       1
I__15834/O                                                          LocalMux                     486              7959   -805  RISE       1
I__15835/I                                                          InMux                          0              7959   -805  RISE       1
I__15835/O                                                          InMux                        382              8342   -805  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIBAKT6_3_LC_18_19_1/in3               LogicCell40_SEQ_MODE_0000      0              8342   -805  RISE       1
u_usb_dfu.u_ctrl_endp.req_q_RNIBAKT6_3_LC_18_19_1/ltout             LogicCell40_SEQ_MODE_0000    403              8745   -805  FALL       1
I__13364/I                                                          CascadeMux                     0              8745   -805  FALL       1
I__13364/O                                                          CascadeMux                     0              8745   -805  FALL       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep1_RNITQQA11_LC_18_19_2/in2    LogicCell40_SEQ_MODE_0000      0              8745   -805  FALL       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep1_RNITQQA11_LC_18_19_2/lcout  LogicCell40_SEQ_MODE_0000    558              9303   -805  RISE       7
I__13540/I                                                          Odrv12                         0              9303   -805  RISE       1
I__13540/O                                                          Odrv12                       724             10027   -805  RISE       1
I__13544/I                                                          LocalMux                       0             10027   -805  RISE       1
I__13544/O                                                          LocalMux                     486             10513   -805  RISE       1
I__13550/I                                                          InMux                          0             10513   -805  RISE       1
I__13550/O                                                          InMux                        382             10895   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep1_RNI9RIIN2_LC_18_23_2/in3    LogicCell40_SEQ_MODE_0000      0             10895   -805  RISE       1
u_usb_dfu.u_ctrl_endp.byte_cnt_q_5_rep1_RNI9RIIN2_LC_18_23_2/lcout  LogicCell40_SEQ_MODE_0000    465             11360   -805  RISE      26
I__17616/I                                                          Odrv4                          0             11360   -805  RISE       1
I__17616/O                                                          Odrv4                        517             11877   -805  RISE       1
I__17628/I                                                          Span4Mux_h                     0             11877   -805  RISE       1
I__17628/O                                                          Span4Mux_h                   444             12322   -805  RISE       1
I__17650/I                                                          LocalMux                       0             12322   -805  RISE       1
I__17650/O                                                          LocalMux                     486             12807   -805  RISE       1
I__17665/I                                                          InMux                          0             12807   -805  RISE       1
I__17665/O                                                          InMux                        382             13190   -805  RISE       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNI838783_LC_14_20_3/in3          LogicCell40_SEQ_MODE_0000      0             13190   -805  RISE       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNI838783_LC_14_20_3/ltout        LogicCell40_SEQ_MODE_0000    403             13593   -805  FALL       1
I__8596/I                                                           CascadeMux                     0             13593   -805  FALL       1
I__8596/O                                                           CascadeMux                     0             13593   -805  FALL       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNIPUDV77_LC_14_20_4/in2          LogicCell40_SEQ_MODE_0000      0             13593   -805  FALL       1
u_usb_dfu.u_ctrl_endp.in_dir_q_er_RNIPUDV77_LC_14_20_4/lcout        LogicCell40_SEQ_MODE_0000    558             14151   -805  RISE       4
I__8584/I                                                           Odrv12                         0             14151   -805  RISE       1
I__8584/O                                                           Odrv12                       724             14875   -805  RISE       1
I__8586/I                                                           LocalMux                       0             14875   -805  RISE       1
I__8586/O                                                           LocalMux                     486             15361   -805  RISE       1
I__8589/I                                                           InMux                          0             15361   -805  RISE       1
I__8589/O                                                           InMux                        382             15743   -805  RISE       1
u_usb_dfu.u_sie.phy_state_q_RNIQGTOC8_0_LC_14_14_4/in3              LogicCell40_SEQ_MODE_0000      0             15743   -805  RISE       1
u_usb_dfu.u_sie.phy_state_q_RNIQGTOC8_0_LC_14_14_4/lcout            LogicCell40_SEQ_MODE_0000    465             16208   -805  RISE       9
I__9229/I                                                           Odrv4                          0             16208   -805  RISE       1
I__9229/O                                                           Odrv4                        517             16725   -805  RISE       1
I__9234/I                                                           Span4Mux_v                     0             16725   -805  RISE       1
I__9234/O                                                           Span4Mux_v                   517             17242   -805  RISE       1
I__9241/I                                                           LocalMux                       0             17242   -805  RISE       1
I__9241/O                                                           LocalMux                     486             17728   -805  RISE       1
I__9247/I                                                           InMux                          0             17728   -805  RISE       1
I__9247/O                                                           InMux                        382             18110   -805  RISE       1
u_usb_dfu.u_sie.phy_state_q_RNIK4I1OO_0_LC_11_18_6/in3              LogicCell40_SEQ_MODE_0000      0             18110   -805  RISE       1
u_usb_dfu.u_sie.phy_state_q_RNIK4I1OO_0_LC_11_18_6/lcout            LogicCell40_SEQ_MODE_0000    465             18575   -805  RISE       3
I__6806/I                                                           LocalMux                       0             18575   -805  RISE       1
I__6806/O                                                           LocalMux                     486             19061   -805  RISE       1
I__6809/I                                                           InMux                          0             19061   -805  RISE       1
I__6809/O                                                           InMux                        382             19444   -805  RISE       1
u_usb_dfu.u_fifo.u_in_fifo.in_state_q_RNI9SM6GQ_LC_11_19_0/in3      LogicCell40_SEQ_MODE_0000      0             19444   -805  RISE       1
u_usb_dfu.u_fifo.u_in_fifo.in_state_q_RNI9SM6GQ_LC_11_19_0/lcout    LogicCell40_SEQ_MODE_0000    465             19909   -805  RISE       4
I__6027/I                                                           Odrv4                          0             19909   -805  RISE       1
I__6027/O                                                           Odrv4                        517             20426   -805  RISE       1
I__6028/I                                                           Span4Mux_v                     0             20426   -805  RISE       1
I__6028/O                                                           Span4Mux_v                   517             20943   -805  RISE       1
I__6029/I                                                           LocalMux                       0             20943   -805  RISE       1
I__6029/O                                                           LocalMux                     486             21428   -805  RISE       1
I__6030/I                                                           CEMux                          0             21428   -805  RISE       1
I__6030/O                                                           CEMux                        889             22317   -805  RISE       1
u_usb_dfu.u_fifo.u_in_fifo.in_first_q_er_3_LC_10_19_3/ce            LogicCell40_SEQ_MODE_1010      0             22317   -805  RISE       1

Capture Clock Path
pin name                                                   model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                         SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__17211/I                                                 GlobalMux                               0                 0  RISE       1
I__17211/O                                                 GlobalMux                             227               227  RISE       1
I__17269/I                                                 ClkMux                                  0               227  RISE       1
I__17269/O                                                 ClkMux                                455               682  RISE       1
u_usb_dfu.u_fifo.u_in_fifo.in_first_q_er_3_LC_10_19_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : clk
Clock Reference   : clk:R
Setup Time        : -2737


Data Path Delay                3985
+ Setup Time                    403
- Capture Clock Path Delay    -7126
---------------------------- ------
Setup to Clock                -2737

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                    bootloader                 0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                    IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__17918/I                             Odrv12                     0      1670               RISE  1       
I__17918/O                             Odrv12                     724    2393               RISE  1       
I__17919/I                             Span12Mux_h                0      2393               RISE  1       
I__17919/O                             Span12Mux_h                724    3117               RISE  1       
I__17920/I                             LocalMux                   0      3117               RISE  1       
I__17920/O                             LocalMux                   486    3603               RISE  1       
I__17921/I                             InMux                      0      3603               RISE  1       
I__17921/O                             InMux                      382    3985               RISE  1       
u_app.u_spi.rd_data_q_0_LC_22_7_0/in3  LogicCell40_SEQ_MODE_1010  0      3985               RISE  1       

Capture Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__3026/I                                   Odrv12                     0      1420               RISE  1       
I__3026/O                                   Odrv12                     724    2143               RISE  1       
I__3027/I                                   Span12Mux_v                0      2143               RISE  1       
I__3027/O                                   Span12Mux_v                724    2867               RISE  1       
I__3028/I                                   Span12Mux_v                0      2867               RISE  1       
I__3028/O                                   Span12Mux_v                724    3590               RISE  1       
I__3029/I                                   Span12Mux_h                0      3590               RISE  1       
I__3029/O                                   Span12Mux_h                724    4314               RISE  1       
I__3030/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__3030/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__3031/I                                   LocalMux                   0      4665               RISE  1       
I__3031/O                                   LocalMux                   486    5151               RISE  1       
I__3032/I                                   IoInMux                    0      5151               RISE  1       
I__3032/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  211     
I__26207/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__26207/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__26208/I                                  GlobalMux                  0      6443               RISE  1       
I__26208/O                                  GlobalMux                  227    6671               RISE  1       
I__26231/I                                  ClkMux                     0      6671               RISE  1       
I__26231/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.rd_data_q_0_LC_22_7_0/clk       LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 2259


Data Path Delay                2538
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 2259

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        bootloader                 0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__5443/I                                       LocalMux                   0      1670               RISE  1       
I__5443/O                                       LocalMux                   486    2155               RISE  1       
I__5444/I                                       InMux                      0      2155               RISE  1       
I__5444/O                                       InMux                      382    2538               RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dn_q_2_LC_10_32_1/in3  LogicCell40_SEQ_MODE_1010  0      2538               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17211/I                                      GlobalMux                           0      0                  RISE  1       
I__17211/O                                      GlobalMux                           227    227                RISE  1       
I__17322/I                                      ClkMux                              0      227                RISE  1       
I__17322/O                                      ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dn_q_2_LC_10_32_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 2259


Data Path Delay                2538
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 2259

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       bootloader                 0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__4779/I                                      LocalMux                   0      1670               RISE  1       
I__4779/O                                      LocalMux                   486    2155               RISE  1       
I__4780/I                                      InMux                      0      2155               RISE  1       
I__4780/O                                      InMux                      382    2538               RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dp_q_2_LC_9_32_4/in3  LogicCell40_SEQ_MODE_1010  0      2538               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17211/I                                     GlobalMux                           0      0                  RISE  1       
I__17211/O                                     GlobalMux                           227    227                RISE  1       
I__17324/I                                     ClkMux                              0      227                RISE  1       
I__17324/O                                     ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dp_q_2_LC_9_32_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16457


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8535
---------------------------- ------
Clock To Out Delay            16457

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__3026/I                                   Odrv12                     0      1420               RISE  1       
I__3026/O                                   Odrv12                     724    2143               RISE  1       
I__3027/I                                   Span12Mux_v                0      2143               RISE  1       
I__3027/O                                   Span12Mux_v                724    2867               RISE  1       
I__3028/I                                   Span12Mux_v                0      2867               RISE  1       
I__3028/O                                   Span12Mux_v                724    3590               RISE  1       
I__3029/I                                   Span12Mux_h                0      3590               RISE  1       
I__3029/O                                   Span12Mux_h                724    4314               RISE  1       
I__3030/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__3030/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__3031/I                                   LocalMux                   0      4665               RISE  1       
I__3031/O                                   LocalMux                   486    5151               RISE  1       
I__3032/I                                   IoInMux                    0      5151               RISE  1       
I__3032/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  211     
I__26207/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__26207/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__26208/I                                  GlobalMux                  0      6443               RISE  1       
I__26208/O                                  GlobalMux                  227    6671               RISE  1       
I__26232/I                                  ClkMux                     0      6671               RISE  1       
I__26232/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.sck_q_LC_22_8_2/clk             LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.sck_q_LC_22_8_2/lcout  LogicCell40_SEQ_MODE_1010  796    7922               FALL  7       
I__18134/I                         Odrv4                      0      7922               FALL  1       
I__18134/O                         Odrv4                      548    8469               FALL  1       
I__18141/I                         Span4Mux_h                 0      8469               FALL  1       
I__18141/O                         Span4Mux_h                 465    8935               FALL  1       
I__18143/I                         Span4Mux_h                 0      8935               FALL  1       
I__18143/O                         Span4Mux_h                 465    9400               FALL  1       
I__18144/I                         Span4Mux_s3_v              0      9400               FALL  1       
I__18144/O                         Span4Mux_s3_v              496    9896               FALL  1       
I__18145/I                         LocalMux                   0      9896               FALL  1       
I__18145/O                         LocalMux                   455    10351              FALL  1       
I__18146/I                         IoInMux                    0      10351              FALL  1       
I__18146/O                         IoInMux                    320    10671              FALL  1       
sck_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      10671              FALL  1       
sck_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     3297   13969              FALL  1       
sck_obuf_iopad/DIN                 IO_PAD                     0      13969              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2488   16457              FALL  1       
sck                                bootloader                 0      16457              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16653


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8731
---------------------------- ------
Clock To Out Delay            16653

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__3026/I                                   Odrv12                     0      1420               RISE  1       
I__3026/O                                   Odrv12                     724    2143               RISE  1       
I__3027/I                                   Span12Mux_v                0      2143               RISE  1       
I__3027/O                                   Span12Mux_v                724    2867               RISE  1       
I__3028/I                                   Span12Mux_v                0      2867               RISE  1       
I__3028/O                                   Span12Mux_v                724    3590               RISE  1       
I__3029/I                                   Span12Mux_h                0      3590               RISE  1       
I__3029/O                                   Span12Mux_h                724    4314               RISE  1       
I__3030/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__3030/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__3031/I                                   LocalMux                   0      4665               RISE  1       
I__3031/O                                   LocalMux                   486    5151               RISE  1       
I__3032/I                                   IoInMux                    0      5151               RISE  1       
I__3032/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  211     
I__26207/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__26207/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__26208/I                                  GlobalMux                  0      6443               RISE  1       
I__26208/O                                  GlobalMux                  227    6671               RISE  1       
I__26226/I                                  ClkMux                     0      6671               RISE  1       
I__26226/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.wr_data_q_7_LC_18_10_3/clk      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.wr_data_q_7_LC_18_10_3/lcout  LogicCell40_SEQ_MODE_1010  796    7922               FALL  1       
I__12393/I                                Odrv12                     0      7922               FALL  1       
I__12393/O                                Odrv12                     796    8718               FALL  1       
I__12394/I                                Span12Mux_h                0      8718               FALL  1       
I__12394/O                                Span12Mux_h                796    9513               FALL  1       
I__12395/I                                Span12Mux_s8_v             0      9513               FALL  1       
I__12395/O                                Span12Mux_s8_v             579    10092              FALL  1       
I__12396/I                                LocalMux                   0      10092              FALL  1       
I__12396/O                                LocalMux                   455    10547              FALL  1       
I__12397/I                                IoInMux                    0      10547              FALL  1       
I__12397/O                                IoInMux                    320    10868              FALL  1       
sdo_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      10868              FALL  1       
sdo_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     3297   14165              FALL  1       
sdo_obuf_iopad/DIN                        IO_PAD                     0      14165              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2488   16653              FALL  1       
sdo                                       bootloader                 0      16653              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 17563


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9641
---------------------------- ------
Clock To Out Delay            17563

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__3026/I                                   Odrv12                     0      1420               RISE  1       
I__3026/O                                   Odrv12                     724    2143               RISE  1       
I__3027/I                                   Span12Mux_v                0      2143               RISE  1       
I__3027/O                                   Span12Mux_v                724    2867               RISE  1       
I__3028/I                                   Span12Mux_v                0      2867               RISE  1       
I__3028/O                                   Span12Mux_v                724    3590               RISE  1       
I__3029/I                                   Span12Mux_h                0      3590               RISE  1       
I__3029/O                                   Span12Mux_h                724    4314               RISE  1       
I__3030/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__3030/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__3031/I                                   LocalMux                   0      4665               RISE  1       
I__3031/O                                   LocalMux                   486    5151               RISE  1       
I__3032/I                                   IoInMux                    0      5151               RISE  1       
I__3032/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  211     
I__26207/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__26207/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__26208/I                                  GlobalMux                  0      6443               RISE  1       
I__26208/O                                  GlobalMux                  227    6671               RISE  1       
I__26230/I                                  ClkMux                     0      6671               RISE  1       
I__26230/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.state_q_rep0_i_1_LC_20_9_0/clk  LogicCell40_SEQ_MODE_1011  0      7126               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.state_q_rep0_i_1_LC_20_9_0/lcout  LogicCell40_SEQ_MODE_1011  796    7922               FALL  1       
I__15633/I                                    Odrv12                     0      7922               FALL  1       
I__15633/O                                    Odrv12                     796    8718               FALL  1       
I__15634/I                                    Span12Mux_h                0      8718               FALL  1       
I__15634/O                                    Span12Mux_h                796    9513               FALL  1       
I__15635/I                                    Sp12to4                    0      9513               FALL  1       
I__15635/O                                    Sp12to4                    662    10175              FALL  1       
I__15636/I                                    Span4Mux_v                 0      10175              FALL  1       
I__15636/O                                    Span4Mux_v                 548    10723              FALL  1       
I__15637/I                                    Span4Mux_s0_v              0      10723              FALL  1       
I__15637/O                                    Span4Mux_s0_v              279    11002              FALL  1       
I__15638/I                                    LocalMux                   0      11002              FALL  1       
I__15638/O                                    LocalMux                   455    11457              FALL  1       
I__15639/I                                    IoInMux                    0      11457              FALL  1       
I__15639/O                                    IoInMux                    320    11777              FALL  1       
ss_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      11777              FALL  1       
ss_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     3297   15075              FALL  1       
ss_obuf_iopad/DIN                             IO_PAD                     0      15075              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2488   17563              FALL  1       
ss                                            bootloader                 0      17563              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12122


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10644
---------------------------- ------
Clock To Out Delay            12122

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17211/I                                           GlobalMux                           0      0                  RISE  1       
I__17211/O                                           GlobalMux                           227    227                RISE  1       
I__17323/I                                           ClkMux                              0      227                RISE  1       
I__17323/O                                           ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_0_LC_3_26_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_0_LC_3_26_4/lcout          LogicCell40_SEQ_MODE_1010  796    1478               RISE  13      
I__4823/I                                                      Odrv4                      0      1478               RISE  1       
I__4823/O                                                      Odrv4                      517    1995               RISE  1       
I__4833/I                                                      Span4Mux_h                 0      1995               RISE  1       
I__4833/O                                                      Span4Mux_h                 444    2440               RISE  1       
I__4838/I                                                      Span4Mux_v                 0      2440               RISE  1       
I__4838/O                                                      Span4Mux_v                 517    2956               RISE  1       
I__4840/I                                                      LocalMux                   0      2956               RISE  1       
I__4840/O                                                      LocalMux                   486    3442               RISE  1       
I__4843/I                                                      InMux                      0      3442               RISE  1       
I__4843/O                                                      InMux                      382    3825               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.nrzi_q_es_RNIHBUD1_0_LC_9_27_1/in0    LogicCell40_SEQ_MODE_0000  0      3825               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.nrzi_q_es_RNIHBUD1_0_LC_9_27_1/lcout  LogicCell40_SEQ_MODE_0000  662    4486               RISE  1       
I__4701/I                                                      Odrv4                      0      4486               RISE  1       
I__4701/O                                                      Odrv4                      517    5003               RISE  1       
I__4702/I                                                      Span4Mux_s3_v              0      5003               RISE  1       
I__4702/O                                                      Span4Mux_s3_v              465    5468               RISE  1       
I__4703/I                                                      LocalMux                   0      5468               RISE  1       
I__4703/O                                                      LocalMux                   486    5954               RISE  1       
I__4704/I                                                      IoInMux                    0      5954               RISE  1       
I__4704/O                                                      IoInMux                    382    6337               RISE  1       
u_usb_n_preio/DOUT0                                            PRE_IO_PIN_TYPE_101001     0      6337               RISE  1       
u_usb_n_preio/PADOUT                                           PRE_IO_PIN_TYPE_101001     3297   9634               FALL  1       
u_usb_n_iopad/DIN                                              IO_PAD                     0      9634               FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                   IO_PAD                     2488   12122              FALL  1       
usb_n:out                                                      bootloader                 0      12122              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11926


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10448
---------------------------- ------
Clock To Out Delay            11926

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17211/I                                           GlobalMux                           0      0                  RISE  1       
I__17211/O                                           GlobalMux                           227    227                RISE  1       
I__17320/I                                           ClkMux                              0      227                RISE  1       
I__17320/O                                           ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_3_24_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_3_24_0/lcout        LogicCell40_SEQ_MODE_1010  796    1478               RISE  14      
I__4789/I                                                    Odrv4                      0      1478               RISE  1       
I__4789/O                                                    Odrv4                      517    1995               RISE  1       
I__4797/I                                                    Span4Mux_h                 0      1995               RISE  1       
I__4797/O                                                    Span4Mux_h                 444    2440               RISE  1       
I__4807/I                                                    Span4Mux_v                 0      2440               RISE  1       
I__4807/O                                                    Span4Mux_v                 517    2956               RISE  1       
I__4812/I                                                    LocalMux                   0      2956               RISE  1       
I__4812/O                                                    LocalMux                   486    3442               RISE  1       
I__4816/I                                                    InMux                      0      3442               RISE  1       
I__4816/O                                                    InMux                      382    3825               RISE  1       
I__4817/I                                                    CascadeMux                 0      3825               RISE  1       
I__4817/O                                                    CascadeMux                 0      3825               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.nrzi_q_es_RNIHBUD1_LC_9_27_4/in2    LogicCell40_SEQ_MODE_0000  0      3825               RISE  1       
u_usb_dfu.u_sie.u_phy_tx.nrzi_q_es_RNIHBUD1_LC_9_27_4/lcout  LogicCell40_SEQ_MODE_0000  558    4383               RISE  1       
I__4848/I                                                    Odrv4                      0      4383               RISE  1       
I__4848/O                                                    Odrv4                      517    4900               RISE  1       
I__4849/I                                                    Span4Mux_s2_v              0      4900               RISE  1       
I__4849/O                                                    Span4Mux_s2_v              372    5272               RISE  1       
I__4850/I                                                    LocalMux                   0      5272               RISE  1       
I__4850/O                                                    LocalMux                   486    5758               RISE  1       
I__4851/I                                                    IoInMux                    0      5758               RISE  1       
I__4851/O                                                    IoInMux                    382    6140               RISE  1       
u_usb_p_preio/DOUT0                                          PRE_IO_PIN_TYPE_101001     0      6140               RISE  1       
u_usb_p_preio/PADOUT                                         PRE_IO_PIN_TYPE_101001     3297   9438               FALL  1       
u_usb_p_iopad/DIN                                            IO_PAD                     0      9438               FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                                 IO_PAD                     2488   11926              FALL  1       
usb_p:out                                                    bootloader                 0      11926              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : clk
Clock Reference   : clk:R
Hold Time         : 3617


Capture Clock Path Delay       7126
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                      3617

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                    bootloader                 0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in           IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                    IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__17918/I                             Odrv12                     0      1142               FALL  1       
I__17918/O                             Odrv12                     796    1938               FALL  1       
I__17919/I                             Span12Mux_h                0      1938               FALL  1       
I__17919/O                             Span12Mux_h                796    2734               FALL  1       
I__17920/I                             LocalMux                   0      2734               FALL  1       
I__17920/O                             LocalMux                   455    3189               FALL  1       
I__17921/I                             InMux                      0      3189               FALL  1       
I__17921/O                             InMux                      320    3509               FALL  1       
u_app.u_spi.rd_data_q_0_LC_22_7_0/in3  LogicCell40_SEQ_MODE_1010  0      3509               FALL  1       

Capture Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__3026/I                                   Odrv12                     0      1420               RISE  1       
I__3026/O                                   Odrv12                     724    2143               RISE  1       
I__3027/I                                   Span12Mux_v                0      2143               RISE  1       
I__3027/O                                   Span12Mux_v                724    2867               RISE  1       
I__3028/I                                   Span12Mux_v                0      2867               RISE  1       
I__3028/O                                   Span12Mux_v                724    3590               RISE  1       
I__3029/I                                   Span12Mux_h                0      3590               RISE  1       
I__3029/O                                   Span12Mux_h                724    4314               RISE  1       
I__3030/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__3030/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__3031/I                                   LocalMux                   0      4665               RISE  1       
I__3031/O                                   LocalMux                   486    5151               RISE  1       
I__3032/I                                   IoInMux                    0      5151               RISE  1       
I__3032/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  211     
I__26207/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__26207/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__26208/I                                  GlobalMux                  0      6443               RISE  1       
I__26208/O                                  GlobalMux                  227    6671               RISE  1       
I__26231/I                                  ClkMux                     0      6671               RISE  1       
I__26231/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.rd_data_q_0_LC_22_7_0/clk       LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -1236


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -1918
---------------------------- ------
Hold Time                     -1236

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        bootloader                 0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__5443/I                                       LocalMux                   0      1142               FALL  1       
I__5443/O                                       LocalMux                   455    1597               FALL  1       
I__5444/I                                       InMux                      0      1597               FALL  1       
I__5444/O                                       InMux                      320    1918               FALL  1       
u_usb_dfu.u_sie.u_phy_rx.dn_q_2_LC_10_32_1/in3  LogicCell40_SEQ_MODE_1010  0      1918               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17211/I                                      GlobalMux                           0      0                  RISE  1       
I__17211/O                                      GlobalMux                           227    227                RISE  1       
I__17322/I                                      ClkMux                              0      227                RISE  1       
I__17322/O                                      ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dn_q_2_LC_10_32_1/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -1236


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -1918
---------------------------- ------
Hold Time                     -1236

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       bootloader                 0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__4779/I                                      LocalMux                   0      1142               FALL  1       
I__4779/O                                      LocalMux                   455    1597               FALL  1       
I__4780/I                                      InMux                      0      1597               FALL  1       
I__4780/O                                      InMux                      320    1918               FALL  1       
u_usb_dfu.u_sie.u_phy_rx.dp_q_2_LC_9_32_4/in3  LogicCell40_SEQ_MODE_1010  0      1918               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17211/I                                     GlobalMux                           0      0                  RISE  1       
I__17211/O                                     GlobalMux                           227    227                RISE  1       
I__17324/I                                     ClkMux                              0      227                RISE  1       
I__17324/O                                     ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_rx.dp_q_2_LC_9_32_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 15931


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8009
---------------------------- ------
Clock To Out Delay            15931

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__3026/I                                   Odrv12                     0      1420               RISE  1       
I__3026/O                                   Odrv12                     724    2143               RISE  1       
I__3027/I                                   Span12Mux_v                0      2143               RISE  1       
I__3027/O                                   Span12Mux_v                724    2867               RISE  1       
I__3028/I                                   Span12Mux_v                0      2867               RISE  1       
I__3028/O                                   Span12Mux_v                724    3590               RISE  1       
I__3029/I                                   Span12Mux_h                0      3590               RISE  1       
I__3029/O                                   Span12Mux_h                724    4314               RISE  1       
I__3030/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__3030/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__3031/I                                   LocalMux                   0      4665               RISE  1       
I__3031/O                                   LocalMux                   486    5151               RISE  1       
I__3032/I                                   IoInMux                    0      5151               RISE  1       
I__3032/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  211     
I__26207/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__26207/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__26208/I                                  GlobalMux                  0      6443               RISE  1       
I__26208/O                                  GlobalMux                  227    6671               RISE  1       
I__26232/I                                  ClkMux                     0      6671               RISE  1       
I__26232/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.sck_q_LC_22_8_2/clk             LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.sck_q_LC_22_8_2/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  7       
I__18134/I                         Odrv4                      0      7922               RISE  1       
I__18134/O                         Odrv4                      517    8438               RISE  1       
I__18141/I                         Span4Mux_h                 0      8438               RISE  1       
I__18141/O                         Span4Mux_h                 444    8883               RISE  1       
I__18143/I                         Span4Mux_h                 0      8883               RISE  1       
I__18143/O                         Span4Mux_h                 444    9327               RISE  1       
I__18144/I                         Span4Mux_s3_v              0      9327               RISE  1       
I__18144/O                         Span4Mux_s3_v              465    9793               RISE  1       
I__18145/I                         LocalMux                   0      9793               RISE  1       
I__18145/O                         LocalMux                   486    10278              RISE  1       
I__18146/I                         IoInMux                    0      10278              RISE  1       
I__18146/O                         IoInMux                    382    10661              RISE  1       
sck_obuf_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      10661              RISE  1       
sck_obuf_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2956   13617              RISE  1       
sck_obuf_iopad/DIN                 IO_PAD                     0      13617              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out      IO_PAD                     2314   15931              RISE  1       
sck                                bootloader                 0      15931              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16035


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              8113
---------------------------- ------
Clock To Out Delay            16035

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__3026/I                                   Odrv12                     0      1420               RISE  1       
I__3026/O                                   Odrv12                     724    2143               RISE  1       
I__3027/I                                   Span12Mux_v                0      2143               RISE  1       
I__3027/O                                   Span12Mux_v                724    2867               RISE  1       
I__3028/I                                   Span12Mux_v                0      2867               RISE  1       
I__3028/O                                   Span12Mux_v                724    3590               RISE  1       
I__3029/I                                   Span12Mux_h                0      3590               RISE  1       
I__3029/O                                   Span12Mux_h                724    4314               RISE  1       
I__3030/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__3030/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__3031/I                                   LocalMux                   0      4665               RISE  1       
I__3031/O                                   LocalMux                   486    5151               RISE  1       
I__3032/I                                   IoInMux                    0      5151               RISE  1       
I__3032/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  211     
I__26207/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__26207/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__26208/I                                  GlobalMux                  0      6443               RISE  1       
I__26208/O                                  GlobalMux                  227    6671               RISE  1       
I__26226/I                                  ClkMux                     0      6671               RISE  1       
I__26226/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.wr_data_q_7_LC_18_10_3/clk      LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.wr_data_q_7_LC_18_10_3/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  1       
I__12393/I                                Odrv12                     0      7922               RISE  1       
I__12393/O                                Odrv12                     724    8645               RISE  1       
I__12394/I                                Span12Mux_h                0      8645               RISE  1       
I__12394/O                                Span12Mux_h                724    9369               RISE  1       
I__12395/I                                Span12Mux_s8_v             0      9369               RISE  1       
I__12395/O                                Span12Mux_s8_v             527    9896               RISE  1       
I__12396/I                                LocalMux                   0      9896               RISE  1       
I__12396/O                                LocalMux                   486    10382              RISE  1       
I__12397/I                                IoInMux                    0      10382              RISE  1       
I__12397/O                                IoInMux                    382    10764              RISE  1       
sdo_obuf_preio/DOUT0                      PRE_IO_PIN_TYPE_011001     0      10764              RISE  1       
sdo_obuf_preio/PADOUT                     PRE_IO_PIN_TYPE_011001     2956   13721              RISE  1       
sdo_obuf_iopad/DIN                        IO_PAD                     0      13721              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out             IO_PAD                     2314   16035              RISE  1       
sdo                                       bootloader                 0      16035              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : clk
Clock Reference    : clk:R
Clock to Out Delay : 16955


Launch Clock Path Delay        7126
+ Clock To Q Delay              796
+ Data Path Delay              9033
---------------------------- ------
Clock To Out Delay            16955

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                         bootloader                 0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__3026/I                                   Odrv12                     0      1420               RISE  1       
I__3026/O                                   Odrv12                     724    2143               RISE  1       
I__3027/I                                   Span12Mux_v                0      2143               RISE  1       
I__3027/O                                   Span12Mux_v                724    2867               RISE  1       
I__3028/I                                   Span12Mux_v                0      2867               RISE  1       
I__3028/O                                   Span12Mux_v                724    3590               RISE  1       
I__3029/I                                   Span12Mux_h                0      3590               RISE  1       
I__3029/O                                   Span12Mux_h                724    4314               RISE  1       
I__3030/I                                   Span12Mux_s5_v             0      4314               RISE  1       
I__3030/O                                   Span12Mux_s5_v             351    4665               RISE  1       
I__3031/I                                   LocalMux                   0      4665               RISE  1       
I__3031/O                                   LocalMux                   486    5151               RISE  1       
I__3032/I                                   IoInMux                    0      5151               RISE  1       
I__3032/O                                   IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    6443               RISE  211     
I__26207/I                                  gio2CtrlBuf                0      6443               RISE  1       
I__26207/O                                  gio2CtrlBuf                0      6443               RISE  1       
I__26208/I                                  GlobalMux                  0      6443               RISE  1       
I__26208/O                                  GlobalMux                  227    6671               RISE  1       
I__26230/I                                  ClkMux                     0      6671               RISE  1       
I__26230/O                                  ClkMux                     455    7126               RISE  1       
u_app.u_spi.state_q_rep0_i_1_LC_20_9_0/clk  LogicCell40_SEQ_MODE_1011  0      7126               RISE  1       

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_spi.state_q_rep0_i_1_LC_20_9_0/lcout  LogicCell40_SEQ_MODE_1011  796    7922               RISE  1       
I__15633/I                                    Odrv12                     0      7922               RISE  1       
I__15633/O                                    Odrv12                     724    8645               RISE  1       
I__15634/I                                    Span12Mux_h                0      8645               RISE  1       
I__15634/O                                    Span12Mux_h                724    9369               RISE  1       
I__15635/I                                    Sp12to4                    0      9369               RISE  1       
I__15635/O                                    Sp12to4                    631    9999               RISE  1       
I__15636/I                                    Span4Mux_v                 0      9999               RISE  1       
I__15636/O                                    Span4Mux_v                 517    10516              RISE  1       
I__15637/I                                    Span4Mux_s0_v              0      10516              RISE  1       
I__15637/O                                    Span4Mux_s0_v              300    10816              RISE  1       
I__15638/I                                    LocalMux                   0      10816              RISE  1       
I__15638/O                                    LocalMux                   486    11302              RISE  1       
I__15639/I                                    IoInMux                    0      11302              RISE  1       
I__15639/O                                    IoInMux                    382    11684              RISE  1       
ss_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      11684              RISE  1       
ss_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     2956   14641              RISE  1       
ss_obuf_iopad/DIN                             IO_PAD                     0      14641              RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2314   16955              RISE  1       
ss                                            bootloader                 0      16955              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 8023


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6545
---------------------------- ------
Clock To Out Delay             8023

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17211/I                                           GlobalMux                           0      0                  RISE  1       
I__17211/O                                           GlobalMux                           227    227                RISE  1       
I__17320/I                                           ClkMux                              0      227                RISE  1       
I__17320/O                                           ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_3_24_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_3_24_0/lcout          LogicCell40_SEQ_MODE_1010  796    1478               FALL  14      
I__4789/I                                                      Odrv4                      0      1478               FALL  1       
I__4789/O                                                      Odrv4                      548    2026               FALL  1       
I__4795/I                                                      Span4Mux_v                 0      2026               FALL  1       
I__4795/O                                                      Span4Mux_v                 548    2574               FALL  1       
I__4804/I                                                      Span4Mux_h                 0      2574               FALL  1       
I__4804/O                                                      Span4Mux_h                 465    3039               FALL  1       
I__4811/I                                                      LocalMux                   0      3039               FALL  1       
I__4811/O                                                      LocalMux                   455    3494               FALL  1       
I__4814/I                                                      InMux                      0      3494               FALL  1       
I__4814/O                                                      InMux                      320    3814               FALL  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_RNIVJUS_0_LC_9_28_3/in3    LogicCell40_SEQ_MODE_0000  0      3814               FALL  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_RNIVJUS_0_LC_9_28_3/lcout  LogicCell40_SEQ_MODE_0000  424    4238               FALL  2       
I__4782/I                                                      Odrv4                      0      4238               FALL  1       
I__4782/O                                                      Odrv4                      548    4786               FALL  1       
I__4784/I                                                      Span4Mux_s1_v              0      4786               FALL  1       
I__4784/O                                                      Span4Mux_s1_v              289    5075               FALL  1       
I__4786/I                                                      LocalMux                   0      5075               FALL  1       
I__4786/O                                                      LocalMux                   455    5530               FALL  1       
I__4787/I                                                      IoInMux                    0      5530               FALL  1       
I__4787/O                                                      IoInMux                    320    5851               FALL  1       
u_usb_n_preio/OUTPUTENABLE                                     PRE_IO_PIN_TYPE_101001     0      5851               FALL  1       
u_usb_n_preio/PADOEN                                           PRE_IO_PIN_TYPE_101001     258    6109               RISE  1       
u_usb_n_iopad/OE                                               IO_PAD                     0      6109               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                   IO_PAD                     1914   8023               RISE  1       
usb_n:out                                                      bootloader                 0      8023               RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 7982


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              6504
---------------------------- ------
Clock To Out Delay             7982

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__17211/I                                           GlobalMux                           0      0                  RISE  1       
I__17211/O                                           GlobalMux                           227    227                RISE  1       
I__17320/I                                           ClkMux                              0      227                RISE  1       
I__17320/O                                           ClkMux                              455    682                RISE  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_3_24_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                       model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_1_LC_3_24_0/lcout          LogicCell40_SEQ_MODE_1010  796    1478               FALL  14      
I__4789/I                                                      Odrv4                      0      1478               FALL  1       
I__4789/O                                                      Odrv4                      548    2026               FALL  1       
I__4795/I                                                      Span4Mux_v                 0      2026               FALL  1       
I__4795/O                                                      Span4Mux_v                 548    2574               FALL  1       
I__4804/I                                                      Span4Mux_h                 0      2574               FALL  1       
I__4804/O                                                      Span4Mux_h                 465    3039               FALL  1       
I__4811/I                                                      LocalMux                   0      3039               FALL  1       
I__4811/O                                                      LocalMux                   455    3494               FALL  1       
I__4814/I                                                      InMux                      0      3494               FALL  1       
I__4814/O                                                      InMux                      320    3814               FALL  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_RNIVJUS_0_LC_9_28_3/in3    LogicCell40_SEQ_MODE_0000  0      3814               FALL  1       
u_usb_dfu.u_sie.u_phy_tx.tx_state_q_RNIVJUS_0_LC_9_28_3/lcout  LogicCell40_SEQ_MODE_0000  424    4238               FALL  2       
I__4781/I                                                      Odrv12                     0      4238               FALL  1       
I__4781/O                                                      Odrv12                     796    5034               FALL  1       
I__4783/I                                                      LocalMux                   0      5034               FALL  1       
I__4783/O                                                      LocalMux                   455    5489               FALL  1       
I__4785/I                                                      IoInMux                    0      5489               FALL  1       
I__4785/O                                                      IoInMux                    320    5809               FALL  1       
u_usb_p_preio/OUTPUTENABLE                                     PRE_IO_PIN_TYPE_101001     0      5809               FALL  1       
u_usb_p_preio/PADOEN                                           PRE_IO_PIN_TYPE_101001     258    6068               RISE  1       
u_usb_p_iopad/OE                                               IO_PAD                     0      6068               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                   IO_PAD                     1914   7982               RISE  1       
usb_p:out                                                      bootloader                 0      7982               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

