Time resolution is 1 ps
$finish called at time : 330 ns : File "D:/Verilog Labs/Lab 3/Mod 12 Loadable Up Counter/Mod 12 Loadable Up Counter.srcs/sources_1/new/Mod12_Loadable_UpCounter_tb.v" Line 26
