{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615382313793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615382313797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 16:18:33 2021 " "Processing started: Wed Mar 10 16:18:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615382313797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382313797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dec_to_ram -c dec_to_ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off dec_to_ram -c dec_to_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382313797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615382314292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615382314292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_mod_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_mod_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_mod_gen-SYN " "Found design unit 1: mem_mod_gen-SYN" {  } { { "mem_mod_gen.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_mod_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382324978 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_mod_gen " "Found entity 1: mem_mod_gen" {  } { { "mem_mod_gen.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_mod_gen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382324978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382324978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_to_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_to_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_to_ram-dec_to_ram_tb_behav " "Found design unit 1: dec_to_ram-dec_to_ram_tb_behav" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382324981 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_to_ram " "Found entity 1: dec_to_ram" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382324981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382324981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_imp_module2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file channel_imp_module2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_imp_module2-channel_imp_module2_behav " "Found design unit 1: channel_imp_module2-channel_imp_module2_behav" {  } { { "channel_imp_module2.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382324984 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_imp_module2 " "Found entity 1: channel_imp_module2" {  } { { "channel_imp_module2.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382324984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382324984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dec_to_ram " "Elaborating entity \"dec_to_ram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615382325266 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[0\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[0\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[1\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[1\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[2\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[2\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[3\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[3\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[4\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[4\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[5\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[5\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[6\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[6\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[7\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[7\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[8\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[8\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[9\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[9\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[10\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[10\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[11\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[11\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[12\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[12\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[13\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[13\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[14\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[14\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[15\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[15\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[16\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[16\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[17\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[17\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[18\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[18\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[19\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[19\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[20\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[20\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[21\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[21\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[22\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[22\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[23\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[23\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[24\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[24\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[25\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[25\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[26\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[26\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[27\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[27\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325272 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[28\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[28\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325273 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[29\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[29\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325273 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[30\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[30\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325273 "|dec_to_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_FLT_IN_DATA\[31\] dec_to_ram.vhd(225) " "Inferred latch for \"s_FLT_IN_DATA\[31\]\" at dec_to_ram.vhd(225)" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325273 "|dec_to_ram"}
{ "Warning" "WSGN_SEARCH_FILE" "channel_imp_module4.vhd 2 1 " "Using design file channel_imp_module4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 channel_imp_module4-channel_imp_module4_behav " "Found design unit 1: channel_imp_module4-channel_imp_module4_behav" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382325283 ""} { "Info" "ISGN_ENTITY_NAME" "1 channel_imp_module4 " "Found entity 1: channel_imp_module4" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382325283 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615382325283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_imp_module4 channel_imp_module4:\\out_gen:0:channel_imp_module4_mod " "Elaborating entity \"channel_imp_module4\" for hierarchy \"channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\"" {  } { { "dec_to_ram.vhd" "\\out_gen:0:channel_imp_module4_mod" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615382325286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altsyncram:\\out_gen:0:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"altsyncram:\\out_gen:0:altsyncram_component\"" {  } { { "dec_to_ram.vhd" "\\out_gen:0:altsyncram_component" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615382325332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:\\out_gen:0:altsyncram_component " "Elaborated megafunction instantiation \"altsyncram:\\out_gen:0:altsyncram_component\"" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 281 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615382325346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:\\out_gen:0:altsyncram_component " "Instantiated megafunction \"altsyncram:\\out_gen:0:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615382325346 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 281 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1615382325346 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 32 memory words in side A specified but total number of address lines is 7 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 32 memory words in side A specified but total number of address lines is 7" {  } { { "db/altsyncram_tiq3.tdf" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/db/altsyncram_tiq3.tdf" 782 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tiq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tiq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tiq3 " "Found entity 1: altsyncram_tiq3" {  } { { "db/altsyncram_tiq3.tdf" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/db/altsyncram_tiq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382325408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382325408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tiq3 altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated " "Elaborating entity \"altsyncram_tiq3\" for hierarchy \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615382325409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_filter.vhd 2 1 " "Using design file mem_filter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_filter-mem_filter_behav " "Found design unit 1: mem_filter-mem_filter_behav" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382325622 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_filter " "Found entity 1: mem_filter" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382325622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615382325622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_filter mem_filter:mem_filter_mod " "Elaborating entity \"mem_filter\" for hierarchy \"mem_filter:mem_filter_mod\"" {  } { { "dec_to_ram.vhd" "mem_filter_mod" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615382325624 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter_1.vhd 2 1 " "Using design file counter_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_1-counter_behav " "Found design unit 1: counter_1-counter_behav" {  } { { "counter_1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/counter_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382325639 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_1 " "Found entity 1: counter_1" {  } { { "counter_1.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/counter_1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382325639 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615382325639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_1 counter_1:counter_mod " "Elaborating entity \"counter_1\" for hierarchy \"counter_1:counter_mod\"" {  } { { "dec_to_ram.vhd" "counter_mod" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615382325640 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gen.vhd 2 1 " "Using design file gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen-gen_synt " "Found design unit 1: gen-gen_synt" {  } { { "gen.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/gen.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382325651 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382325651 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615382325651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen gen:gen_mode " "Elaborating entity \"gen\" for hierarchy \"gen:gen_mode\"" {  } { { "dec_to_ram.vhd" "gen_mode" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615382325653 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_4.vhd 2 1 " "Using design file control_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_4-control_4_behav " "Found design unit 1: control_4-control_4_behav" {  } { { "control_4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/control_4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382325665 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_4 " "Found entity 1: control_4" {  } { { "control_4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/control_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615382325665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1615382325665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_4 control_4:control_4_mod " "Elaborating entity \"control_4\" for hierarchy \"control_4:control_4_mod\"" {  } { { "dec_to_ram.vhd" "control_4_mod" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615382325666 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1615382333916 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden s_FLT_IN_DATA\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden\" to the node \"s_FLT_IN_DATA\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[2\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[2\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[0\]\[0\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[0\]\[0\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[0\]\[1\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[0\]\[1\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[0\]\[2\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[0\]\[2\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[0\]\[3\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[0\]\[3\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[0\]\[4\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[0\]\[4\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[3\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[3\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[4\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[4\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[5\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[5\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[6\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[6\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[7\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[7\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[8\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[8\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[9\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[9\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[10\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[10\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[11\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[11\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[12\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[12\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[13\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[13\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[14\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[14\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[15\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[15\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[16\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[16\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[16\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[16\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[17\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[17\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[17\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[17\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[18\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[18\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[18\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[18\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[19\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[19\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[19\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[19\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[20\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[20\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[20\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[20\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[21\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[21\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[21\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[21\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[22\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[22\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[22\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[22\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[23\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[23\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[23\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[23\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[24\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[24\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[24\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[24\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[25\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[25\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[25\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[25\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[26\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[26\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[26\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[26\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[27\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[27\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[27\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[27\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[28\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[28\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[28\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[28\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[29\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[29\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[29\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[29\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[30\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[30\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[30\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[30\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[31\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[31\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[31\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[31\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_filter:mem_filter_mod\|p_o_wrdata\[1\] altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"mem_filter:mem_filter_mod\|p_o_wrdata\[1\]\" to the node \"altsyncram:\\out_gen:0:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:1:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:1:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:1:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:1:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[1\]\[0\] altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[1\]\[0\]\" to the node \"altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[1\]\[1\] altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[1\]\[1\]\" to the node \"altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[1\]\[2\] altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[1\]\[2\]\" to the node \"altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[1\]\[3\] altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[1\]\[3\]\" to the node \"altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[1\]\[4\] altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[1\]\[4\]\" to the node \"altsyncram:\\out_gen:1:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:2:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:2:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:2:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:2:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[2\]\[0\] altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[2\]\[0\]\" to the node \"altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[2\]\[1\] altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[2\]\[1\]\" to the node \"altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[2\]\[2\] altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[2\]\[2\]\" to the node \"altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[2\]\[3\] altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[2\]\[3\]\" to the node \"altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[2\]\[4\] altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[2\]\[4\]\" to the node \"altsyncram:\\out_gen:2:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:3:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:3:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:3:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:3:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[3\]\[0\] altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[3\]\[0\]\" to the node \"altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[3\]\[1\] altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[3\]\[1\]\" to the node \"altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[3\]\[2\] altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[3\]\[2\]\" to the node \"altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[3\]\[3\] altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[3\]\[3\]\" to the node \"altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[3\]\[4\] altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[3\]\[4\]\" to the node \"altsyncram:\\out_gen:3:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:4:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:4:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:4:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:4:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[4\]\[0\] altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[4\]\[0\]\" to the node \"altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[4\]\[1\] altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[4\]\[1\]\" to the node \"altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[4\]\[2\] altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[4\]\[2\]\" to the node \"altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[4\]\[3\] altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[4\]\[3\]\" to the node \"altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[4\]\[4\] altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[4\]\[4\]\" to the node \"altsyncram:\\out_gen:4:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:5:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:5:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:5:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:5:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[5\]\[0\] altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[5\]\[0\]\" to the node \"altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[5\]\[1\] altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[5\]\[1\]\" to the node \"altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[5\]\[2\] altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[5\]\[2\]\" to the node \"altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[5\]\[3\] altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[5\]\[3\]\" to the node \"altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[5\]\[4\] altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[5\]\[4\]\" to the node \"altsyncram:\\out_gen:5:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:6:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:6:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:6:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:6:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[6\]\[0\] altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[6\]\[0\]\" to the node \"altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[6\]\[1\] altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[6\]\[1\]\" to the node \"altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[6\]\[2\] altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[6\]\[2\]\" to the node \"altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[6\]\[3\] altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[6\]\[3\]\" to the node \"altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[6\]\[4\] altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[6\]\[4\]\" to the node \"altsyncram:\\out_gen:6:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:7:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:7:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:7:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:7:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[7\]\[0\] altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[7\]\[0\]\" to the node \"altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[7\]\[1\] altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[7\]\[1\]\" to the node \"altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[7\]\[2\] altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[7\]\[2\]\" to the node \"altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[7\]\[3\] altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[7\]\[3\]\" to the node \"altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[7\]\[4\] altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[7\]\[4\]\" to the node \"altsyncram:\\out_gen:7:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:8:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:8:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:8:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:8:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[8\]\[0\] altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[8\]\[0\]\" to the node \"altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[8\]\[1\] altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[8\]\[1\]\" to the node \"altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[8\]\[2\] altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[8\]\[2\]\" to the node \"altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[8\]\[3\] altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[8\]\[3\]\" to the node \"altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[8\]\[4\] altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[8\]\[4\]\" to the node \"altsyncram:\\out_gen:8:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:9:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:9:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:9:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:9:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[9\]\[0\] altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[9\]\[0\]\" to the node \"altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[9\]\[1\] altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[9\]\[1\]\" to the node \"altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[9\]\[2\] altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[9\]\[2\]\" to the node \"altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[9\]\[3\] altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[9\]\[3\]\" to the node \"altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[9\]\[4\] altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[9\]\[4\]\" to the node \"altsyncram:\\out_gen:9:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:10:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:10:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:10:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:10:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[10\]\[0\] altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[10\]\[0\]\" to the node \"altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[10\]\[1\] altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[10\]\[1\]\" to the node \"altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[10\]\[2\] altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[10\]\[2\]\" to the node \"altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[10\]\[3\] altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[10\]\[3\]\" to the node \"altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[10\]\[4\] altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[10\]\[4\]\" to the node \"altsyncram:\\out_gen:10:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:11:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:11:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:11:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:11:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[11\]\[0\] altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[11\]\[0\]\" to the node \"altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[11\]\[1\] altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[11\]\[1\]\" to the node \"altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[11\]\[2\] altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[11\]\[2\]\" to the node \"altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[11\]\[3\] altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[11\]\[3\]\" to the node \"altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[11\]\[4\] altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[11\]\[4\]\" to the node \"altsyncram:\\out_gen:11:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:12:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:12:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:12:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:12:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[12\]\[0\] altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[12\]\[0\]\" to the node \"altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[12\]\[1\] altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[12\]\[1\]\" to the node \"altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[12\]\[2\] altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[12\]\[2\]\" to the node \"altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[12\]\[3\] altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[12\]\[3\]\" to the node \"altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[12\]\[4\] altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[12\]\[4\]\" to the node \"altsyncram:\\out_gen:12:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:13:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:13:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:13:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:13:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[13\]\[0\] altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[13\]\[0\]\" to the node \"altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[13\]\[1\] altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[13\]\[1\]\" to the node \"altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[13\]\[2\] altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[13\]\[2\]\" to the node \"altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[13\]\[3\] altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[13\]\[3\]\" to the node \"altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[13\]\[4\] altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[13\]\[4\]\" to the node \"altsyncram:\\out_gen:13:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:14:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:14:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:14:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:14:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[14\]\[0\] altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[14\]\[0\]\" to the node \"altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[14\]\[1\] altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[14\]\[1\]\" to the node \"altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[14\]\[2\] altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[14\]\[2\]\" to the node \"altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[14\]\[3\] altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[14\]\[3\]\" to the node \"altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "s_MEM_ADDR\[14\]\[4\] altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"s_MEM_ADDR\[14\]\[4\]\" to the node \"altsyncram:\\out_gen:14:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 202 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_wren altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_wren\" to the node \"altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_rden altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_rden\" to the node \"altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_addr\[0\] altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_addr\[0\]\" to the node \"altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 73 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_addr\[1\] altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_addr\[1\]\" to the node \"altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 73 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_addr\[2\] altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_addr\[2\]\" to the node \"altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 73 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_addr\[3\] altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_addr\[3\]\" to the node \"altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 73 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_addr\[4\] altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"channel_imp_module4:\\out_gen:15:channel_imp_module4_mod\|p_o_addr\[4\]\" to the node \"altsyncram:\\out_gen:15:altsyncram_component\|altsyncram_tiq3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 73 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1615382334115 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1615382334115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[0\] " "Latch s_FLT_IN_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334130 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334130 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[1\] " "Latch s_FLT_IN_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334131 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[2\] " "Latch s_FLT_IN_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334131 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[3\] " "Latch s_FLT_IN_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334131 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[4\] " "Latch s_FLT_IN_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334131 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[5\] " "Latch s_FLT_IN_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334131 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[6\] " "Latch s_FLT_IN_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334131 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[7\] " "Latch s_FLT_IN_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334131 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[8\] " "Latch s_FLT_IN_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334131 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[9\] " "Latch s_FLT_IN_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334131 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334131 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[10\] " "Latch s_FLT_IN_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334132 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[11\] " "Latch s_FLT_IN_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334132 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[12\] " "Latch s_FLT_IN_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334132 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[13\] " "Latch s_FLT_IN_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334132 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[14\] " "Latch s_FLT_IN_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334132 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[15\] " "Latch s_FLT_IN_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334132 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[16\] " "Latch s_FLT_IN_DATA\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334132 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[17\] " "Latch s_FLT_IN_DATA\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334132 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[18\] " "Latch s_FLT_IN_DATA\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334132 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[19\] " "Latch s_FLT_IN_DATA\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334133 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[20\] " "Latch s_FLT_IN_DATA\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334133 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[21\] " "Latch s_FLT_IN_DATA\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334133 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[22\] " "Latch s_FLT_IN_DATA\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334133 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[23\] " "Latch s_FLT_IN_DATA\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334133 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[24\] " "Latch s_FLT_IN_DATA\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334133 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[25\] " "Latch s_FLT_IN_DATA\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334133 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[26\] " "Latch s_FLT_IN_DATA\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334133 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[27\] " "Latch s_FLT_IN_DATA\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334133 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[28\] " "Latch s_FLT_IN_DATA\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334134 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[29\] " "Latch s_FLT_IN_DATA\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334134 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[30\] " "Latch s_FLT_IN_DATA\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334134 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_FLT_IN_DATA\[31\] " "Latch s_FLT_IN_DATA\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en " "Ports D and ENA on the latch are fed by the same signal channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1615382334134 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1615382334134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615382337489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615382344698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615382344698 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "p_EXT_CNTRL_BUTTON_SIX " "No output dependent on input pin \"p_EXT_CNTRL_BUTTON_SIX\"" {  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1615382345337 "|dec_to_ram|p_EXT_CNTRL_BUTTON_SIX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1615382345337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7689 " "Implemented 7689 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615382345337 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615382345337 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7039 " "Implemented 7039 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615382345337 ""} { "Info" "ICUT_CUT_TM_RAMS" "512 " "Implemented 512 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1615382345337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615382345337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 218 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 218 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "756 " "Peak virtual memory: 756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615382345381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 16:19:05 2021 " "Processing ended: Wed Mar 10 16:19:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615382345381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615382345381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615382345381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382345381 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 218 s " "Quartus Prime Flow was successful. 0 errors, 218 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615382346191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615382346743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615382346748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 16:19:06 2021 " "Processing started: Wed Mar 10 16:19:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615382346748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615382346748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dec_to_ram -c dec_to_ram " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dec_to_ram -c dec_to_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615382346748 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1615382346851 ""}
{ "Info" "0" "" "Project  = dec_to_ram" {  } {  } 0 0 "Project  = dec_to_ram" 0 0 "Fitter" 0 0 1615382346852 ""}
{ "Info" "0" "" "Revision = dec_to_ram" {  } {  } 0 0 "Revision = dec_to_ram" 0 0 "Fitter" 0 0 1615382346852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615382347037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615382347038 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dec_to_ram EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"dec_to_ram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615382347131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615382347184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615382347184 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615382347368 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615382347375 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615382347667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615382347667 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615382347667 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615382347667 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 20072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615382347687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 20074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615382347687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 20076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615382347687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 20078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615382347687 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 20080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615382347687 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615382347687 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615382347693 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1615382347816 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1615382349241 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dec_to_ram.sdc " "Synopsys Design Constraints File file not found: 'dec_to_ram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615382349250 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1615382349251 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1615382349388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1615382349388 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1615382349391 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p_CLK~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node p_CLK~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615382350188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_filter:mem_filter_mod\|p_o_rd_ena\[0\]~reg0 " "Destination node mem_filter:mem_filter_mod\|p_o_rd_ena\[0\]~reg0" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615382350188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~reg0 " "Destination node channel_imp_module4:\\out_gen:0:channel_imp_module4_mod\|p_o_rden~reg0" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615382350188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_filter:mem_filter_mod\|p_o_rd_ena\[0\]~en " "Destination node mem_filter:mem_filter_mod\|p_o_rd_ena\[0\]~en" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615382350188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel_imp_module4:\\out_gen:1:channel_imp_module4_mod\|p_o_rden~reg0 " "Destination node channel_imp_module4:\\out_gen:1:channel_imp_module4_mod\|p_o_rden~reg0" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 6026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615382350188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_filter:mem_filter_mod\|p_o_rd_ena\[1\]~reg0 " "Destination node mem_filter:mem_filter_mod\|p_o_rd_ena\[1\]~reg0" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615382350188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel_imp_module4:\\out_gen:1:channel_imp_module4_mod\|p_o_rden~en " "Destination node channel_imp_module4:\\out_gen:1:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 6028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615382350188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel_imp_module4:\\out_gen:2:channel_imp_module4_mod\|p_o_rden~reg0 " "Destination node channel_imp_module4:\\out_gen:2:channel_imp_module4_mod\|p_o_rden~reg0" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 5714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615382350188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mem_filter:mem_filter_mod\|p_o_rd_ena\[2\]~reg0 " "Destination node mem_filter:mem_filter_mod\|p_o_rd_ena\[2\]~reg0" {  } { { "mem_filter.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/mem_filter.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615382350188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel_imp_module4:\\out_gen:2:channel_imp_module4_mod\|p_o_rden~en " "Destination node channel_imp_module4:\\out_gen:2:channel_imp_module4_mod\|p_o_rden~en" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 73 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 5716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615382350188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "channel_imp_module4:\\out_gen:3:channel_imp_module4_mod\|p_o_rden~reg0 " "Destination node channel_imp_module4:\\out_gen:3:channel_imp_module4_mod\|p_o_rden~reg0" {  } { { "channel_imp_module4.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/channel_imp_module4.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 5402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1615382350188 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1615382350188 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1615382350188 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 19998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615382350188 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_FLT_IN_DATA\[0\]~29  " "Automatically promoted node s_FLT_IN_DATA\[0\]~29 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615382350188 ""}  } { { "dec_to_ram.vhd" "" { Text "C:/Users/Budkova/Documents/Quartus/dec_to_ram/dec_to_ram.vhd" 225 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 0 { 0 ""} 0 13832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615382350188 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615382351136 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615382351147 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615382351148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615382351162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615382351186 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615382351211 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615382351211 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615382351221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615382351771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1615382351783 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615382351783 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615382352147 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1615382352160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615382353207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615382355925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615382356022 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615382371028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615382371029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615382372489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Router estimated average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Budkova/Documents/Quartus/dec_to_ram/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615382380557 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615382380557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615382399693 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615382399693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615382399697 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.83 " "Total time spent on timing analysis during the Fitter is 10.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615382400004 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615382400058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615382401067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615382401071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615382402333 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615382403957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Budkova/Documents/Quartus/dec_to_ram/output_files/dec_to_ram.fit.smsg " "Generated suppressed messages file C:/Users/Budkova/Documents/Quartus/dec_to_ram/output_files/dec_to_ram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615382405181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1526 " "Peak virtual memory: 1526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615382406870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 16:20:06 2021 " "Processing ended: Wed Mar 10 16:20:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615382406870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615382406870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615382406870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615382406870 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 223 s " "Quartus Prime Flow was successful. 0 errors, 223 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615382407583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615382410650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615382410655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 10 16:20:10 2021 " "Processing started: Wed Mar 10 16:20:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615382410655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1615382410655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dec_to_ram -c dec_to_ram " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dec_to_ram -c dec_to_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1615382410655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1615382411444 ""}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 199027 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "EDA Netlist Writer" 0 -1 1615382411445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615382411541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 10 16:20:11 2021 " "Processing ended: Wed Mar 10 16:20:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615382411541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615382411541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615382411541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1615382411541 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 225 s " "Quartus Prime Flow was successful. 0 errors, 225 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1615382412181 ""}
