# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do multiplier_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:02 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:36:02 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:02 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:36:02 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:02 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:36:02 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:02 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:36:02 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:02 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:36:03 on Sep 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:03 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:36:03 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:03 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:36:03 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:36:03 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/simulation/modelsim/multiplier_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:36 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:36:36 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:36 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:36:36 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:36 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:36:36 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:36 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:36:36 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:36 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:36:36 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:36 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:36:36 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:36 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:36:36 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:36:37 on Sep 26,2018, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:36:37 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/simulation/modelsim/multiplier_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:58 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:36:58 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:58 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:36:59 on Sep 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:59 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:36:59 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:59 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:36:59 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:59 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:36:59 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:59 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:36:59 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:59 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:36:59 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:37:06 on Sep 26,2018, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:37:06 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/simulation/modelsim/multiplier_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:24 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:37:24 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:24 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:37:24 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:24 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:37:24 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:24 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:37:24 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:24 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:37:24 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:25 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:37:25 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:37:25 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:37:25 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:37:26 on Sep 26,2018, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:37:26 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/simulation/modelsim/multiplier_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:38:07 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:38:07 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:38:07 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:38:07 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:38:07 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:38:07 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:38:07 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:38:07 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:38:08 on Sep 26,2018, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:38:08 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/simulation/modelsim/multiplier_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:54 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:42:54 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:54 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:42:54 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:54 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:42:54 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:54 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:42:54 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:54 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv 
# -- Compiling module control
# ** Error: (vlog-13069) C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv(62): near "default": syntax error, unexpected default.
# ** Error: (vlog-13069) C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv(155): near "endcase": syntax error, unexpected endcase.
# ** Error: C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv(77): 'BeginCycleState' already exists; must not be redefined as a named block
# ** Error: C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv(91): 'ShiftState' already exists; must not be redefined as a named block
# ** Error: C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv(106): 'AddSubState' already exists; must not be redefined as a named block
# ** Error: C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv(141): 'HaltState' already exists; must not be redefined as a named block
# End time: 02:42:55 on Sep 26,2018, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro C:\Users\kuilin\Desktop\385\385_FPGA\Lab5\simulation\modelsim\multiplier_toplevel_run_msim_rtl_verilog.do line 12
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv}"
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/simulation/modelsim/multiplier_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:43:04 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:43:04 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:43:04 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:43:04 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:43:04 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:43:05 on Sep 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:05 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:43:05 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:43:06 on Sep 26,2018, Elapsed time: 0:04:58
# Errors: 9, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:43:06 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/simulation/modelsim/multiplier_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:48:49 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:48:49 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:48:49 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:48:49 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:48:49 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:48:49 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:48:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:48:49 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:48:53 on Sep 26,2018, Elapsed time: 0:05:47
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:48:54 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
help view
# The view command displays a stand-alone window or Main window pane.
# Usage: view <window_type>... [-aliases] [-names] [-title {New Window Title}] [-undock {[-icon] [-height <n>] [-width <n>] [-x <n>] [-y <n>]} | -dock]
view
# .main_pane.objects .main_pane.structure .main_pane.transcript .main_pane.wave .main_pane.library .main_pane.process
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/simulation/modelsim/multiplier_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:50 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:49:50 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:50 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:49:50 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:50 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:49:50 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:50 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:49:50 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:50 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:49:50 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:50 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:49:50 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5 {C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:49:51 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kuilin/Desktop/385/385_FPGA/Lab5" C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:49:51 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 02:49:52 on Sep 26,2018, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:49:52 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/modelsim/multiplier_toplevel_run_msim_rtl_verilog.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:06 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work "+incdir+.." ../HexDriver.sv 
# ** Error: (vlog-7) Failed to open design unit file "../HexDriver.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 02:50:06 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro C:\Users\kuilin\Desktop\385\385_FPGA\Lab5\modelsim\multiplier_toplevel_run_msim_rtl_verilog.do line 1
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+.. {../HexDriver.sv}"
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/modelsim/multiplier_toplevel_run_msim_rtl_verilog.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:25 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ../HexDriver.sv 
# ** Error: (vlog-7) Failed to open design unit file "../HexDriver.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 02:50:26 on Sep 26,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro C:\Users\kuilin\Desktop\385\385_FPGA\Lab5\modelsim\multiplier_toplevel_run_msim_rtl_verilog.do line 1
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work {../HexDriver.sv}"
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/modelsim/do_stuff.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:50:44 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ../HexDriver.sv 
# ** Error: (vlog-7) Failed to open design unit file "../HexDriver.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 02:50:44 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro C:\Users\kuilin\Desktop\385\385_FPGA\Lab5\modelsim\do_stuff.do line 1
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work {../HexDriver.sv}"
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/modelsim/do_stuff.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:40 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../HexDriver.sv 
# ** Error: (vlog-7) Failed to open design unit file "./../HexDriver.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 02:51:40 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro C:\Users\kuilin\Desktop\385\385_FPGA\Lab5\modelsim\do_stuff.do line 1
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work {./../HexDriver.sv}"
vlog -sv -work work ../../HexDriver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:51:54 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ../../HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:51:54 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/modelsim/do_stuff.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:43 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:52:43 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:43 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:52:43 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:43 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:52:43 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:43 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:52:43 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:43 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:52:43 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:43 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:52:43 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:52:43 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:52:43 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:52:44 on Sep 26,2018, Elapsed time: 0:02:52
# Errors: 16, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:52:44 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 0 ps
# 1575 ns
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/modelsim_script.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:06 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:53:06 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:06 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:53:06 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:06 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:53:06 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:06 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:53:06 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:06 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:53:06 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:06 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:53:06 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:06 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:53:06 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:53:07 on Sep 26,2018, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:53:07 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 0 ps
# 1575 ns
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/modelsim_script.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:37 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:54:37 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:37 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:54:37 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:37 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:54:38 on Sep 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:38 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:54:38 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:38 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:54:38 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:38 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:54:38 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:54:38 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:54:38 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:54:39 on Sep 26,2018, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:54:39 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Unknown signal: sim:/testbench/S
# Error in macro C:\Users\kuilin\Desktop\385\385_FPGA\Lab5\modelsim_script.do line 19
# Unknown signal: sim:/testbench/S
#     while executing
# "error "Unknown signal: $sig""
#     (procedure "radix" line 210)
#     invoked from within
# "radix signal sim:/testbench/S decimal"
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/modelsim_script.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:51 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:56:51 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:51 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:56:51 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:51 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:56:51 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:51 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:56:51 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:51 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:56:51 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:51 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:56:51 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:56:51 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:56:51 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:56:52 on Sep 26,2018, Elapsed time: 0:02:13
# Errors: 3, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:56:52 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# decimal
# decimal
# decimal
# 0 ps
# 1575 ns
add wave sim:/testbench/Aval
radix signal sim:/testbench/Aval binary
# binary
radix signal Aval binary
# binary
radix signal Bval binary
# binary
radix signal Bval binary -base
# Unrecognized radix value: base
radix signal Bval binary -showbase
# binary,showbase
radix signal Bval binary
# binary
radix signal Aval binary
# binary
radix signal Aval decimal
# decimal
radix signal Aval decimal
# decimal
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/modelsim_script.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:59:49 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 02:59:49 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 02:59:49 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 02:59:49 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:49 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 02:59:50 on Sep 26,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:50 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 02:59:50 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:59:50 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 02:59:50 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:59:51 on Sep 26,2018, Elapsed time: 0:02:59
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 02:59:51 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# decimal
# decimal
# decimal
# 0 ps
# 1575 ns
add wave Aval
radix -binary -decimal Aval
# ** Error: (vish-4016) Invalid radix value: Aval.
# Usage: radix [-binary | -octal | -decimal | -hexadecimal | -unsigned | -ascii | -time] [-enumnumeric | -enumsymbolic | -showbase | -symbolic]
radix -decimal Aval
# ** Error: (vish-4016) Invalid radix value: Aval.
# Usage: radix [-binary | -octal | -decimal | -hexadecimal | -unsigned | -ascii | -time] [-enumnumeric | -enumsymbolic | -showbase | -symbolic]
radix -decimal
# decimal
radix names
# float32 float64
radix signal
# /testbench/Switches decimal /testbench/Aval decimal /testbench/Bval decimal
radix define
radix
# The default radix is decimal.
wave list
# unknown or ambiguous subcommand "list": must be activecursor, addcursor, clipboard, collapse, configcursor, create, cursor, cursorconfig, cursortime, deletecursor, edit, editwrite, expand, export, group, guiObjGetUPFInfo, guiObjHasUPFInfo, import, interrupt, map, modify, pah, positioncursor, refresh, seecursor, seetime, sort, ungroup, write, zoom, zoomcursor, zoomfull, zoomin, zoomlast, zoomout, or zoomrange
wave
# wrong # args: should be "wave subcommand ?argument ...?"
wave seetime
# No time specified.
help wave
# Partial command name. Choices are: wave collapse all, wave collapse cursor, wave collapse range, wave cursor active, wave cursor add, wave cursor configure, wave cursor delete, wave cursor see, wave cursor time, wave expand all, wave expand cursor, wave expand mode, wave expand range, wave interrupt, wave refresh, wave seetime, wave sort, wave zoom full, wave zoom in, wave zoom last, wave zoom out, wave zoom range
wave collapse all
# wave collapse all: must be in a valid wave expand mode (deltas or events) before that operation.
# 
wave
# wrong # args: should be "wave subcommand ?argument ...?"
list wave
# wave
list
wave
# wrong # args: should be "wave subcommand ?argument ...?"
find signals
find waves
# bad option "waves": should be one of...
#   find blocks ?arg arg ...?
#   find classes ?pattern?
#   find connections ?arg arg ...?
#   find drivers ?arg arg ...?
#   find infiles ?arg arg ...?
#   find insource ?arg arg ...?
#   find instances ?arg arg ...?
#   find loads ?arg arg ...?
#   find nets ?arg arg ...?
#   find objects ?-class className? ?-isa className? ?pattern?
#   find signals ?arg arg ...?
#   find virtuals ?arg arg ...?
find signals Aval
# /testbench/Aval
do C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/modelsim_script.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 03:03:12 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../adder_9.sv 
# -- Compiling module adder_9
# 
# Top level modules:
# 	adder_9
# End time: 03:03:12 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../Reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 03:03:12 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 03:03:12 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 03:03:12 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../multiplier_toplevel.sv 
# -- Compiling module multiplier_toplevel
# 
# Top level modules:
# 	multiplier_toplevel
# End time: 03:03:12 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Sep 26,2018
# vlog -reportprogress 300 -sv -work work ./../../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:03:12 on Sep 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:03:17 on Sep 26,2018, Elapsed time: 0:03:26
# Errors: 9, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 03:03:17 on Sep 26,2018
# Loading sv_std.std
# Loading work.testbench
# Loading work.multiplier_toplevel
# Loading work.HexDriver
# Loading work.control
# Loading work.adder_9
# Loading work.reg_8
# Loading work.full_adder
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# decimal
# decimal
# decimal
# 0 ps
# 1050 ns
vlog
# End time: 03:06:35 on Sep 26,2018, Elapsed time: 0:03:18
# Errors: 0, Warnings: 0
