// Seed: 691810243
module module_0 #(
    parameter id_3 = 32'd21
) (
    input supply1 id_0,
    input tri0 id_1
);
  logic _id_3;
  assign module_1.id_3 = 0;
  wire [1 'h0 : id_3] id_4;
  logic id_5;
  assign id_5 = 1;
  module_2 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
endmodule
program module_1 (
    input wand id_0,
    output supply0 id_1,
    output supply0 id_2,
    input uwire id_3
);
  assign id_1 = -1 == -1'h0;
  module_0 modCall_1 (
      id_3,
      id_0
  );
endprogram
module module_2 (
    input wire id_0
);
endmodule
module module_3 (
    output wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  wand  id_3
);
  parameter id_5 = 1'b0;
  assign id_0 = 1;
  and primCall (id_0, id_5, id_2, id_1);
  assign id_0 = 1;
  module_2 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
endmodule
