# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ln.srcs/sources_1/new/CORDIC_Hyperbolic_vectoringmode.vhd" \
"../../../../Ln.srcs/sim_1/new/CORDIC_hyperbolic_tb.vhd" \

# Do not sort compile order
nosort
