(librepcb_component
 (uuid a1f65756-4f96-4e7a-a767-75bd879e5aaa)
 (version "0.1")
 (author "LibrePCB")
 (created 2015-12-20T22:11:03Z)
 (modified 2015-12-20T22:11:03Z)
 (deprecated false)
 (name "CY")
 (description "<B>Y CAPACITOR</B><p>\nfor power line\n\nThis element was automatically imported from Eagle\nFilepath: rcl.lbr\nName: CY\nNOTE: Remove this text after manual rework!")
 (keywords "")
 (schematic_only false)
 (default_value "")
 (prefix "CY")
 (signal 65038c85-5c1e-4cc2-8a0e-9553a24ab341 (name "1") (role passive)
  (required false) (negated false) (clock false) (forced_net "")
 )
 (signal f1de620d-f2bd-4ee0-ba92-9153fdc9d6c6 (name "2") (role passive)
  (required false) (negated false) (clock false) (forced_net "")
 )
 (variant cde64ad3-2b4f-477d-a2fa-60968fcf3454 (norm "")
  (name "default")
  (description "")
  (gate 78ad323a-6940-4861-a71a-1021ba5cbea9
   (symbol 26407a68-e278-4464-b15a-44504345524c)
   (pos 0.0 0.0) (rot 0.0) (required true) (suffix "")
   (pin c8472c3d-0737-4ce3-9a71-ae4c2d4ca5ee (sig f1de620d-f2bd-4ee0-ba92-9153fdc9d6c6) (disp signal))
   (pin cb22cc71-d694-41b8-afdf-022acfe65004 (sig 65038c85-5c1e-4cc2-8a0e-9553a24ab341) (disp signal))
  )
 )
)
