// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Rocket(
  input         clock,
                reset,
                io_hartid,
                io_interrupts_debug,
                io_interrupts_mtip,
                io_interrupts_msip,
                io_interrupts_meip,
                io_interrupts_seip,
                io_imem_resp_valid,
                io_imem_resp_bits_btb_taken,
                io_imem_resp_bits_btb_bridx,
  input  [4:0]  io_imem_resp_bits_btb_entry,
  input  [7:0]  io_imem_resp_bits_btb_bht_history,
  input  [39:0] io_imem_resp_bits_pc,
  input  [31:0] io_imem_resp_bits_data,
  input         io_imem_resp_bits_xcpt_pf_inst,
                io_imem_resp_bits_xcpt_gf_inst,
                io_imem_resp_bits_xcpt_ae_inst,
                io_imem_resp_bits_replay,
                io_imem_gpa_valid,
                io_dmem_req_ready,
                io_dmem_s2_nack,
                io_dmem_resp_valid,
  input  [6:0]  io_dmem_resp_bits_tag,
  input  [1:0]  io_dmem_resp_bits_size,
  input  [63:0] io_dmem_resp_bits_data,
  input         io_dmem_resp_bits_replay,
                io_dmem_resp_bits_has_data,
  input  [63:0] io_dmem_resp_bits_data_word_bypass,
  input         io_dmem_replay_next,
                io_dmem_s2_xcpt_ma_ld,
                io_dmem_s2_xcpt_ma_st,
                io_dmem_s2_xcpt_pf_ld,
                io_dmem_s2_xcpt_pf_st,
                io_dmem_s2_xcpt_gf_ld,
                io_dmem_s2_xcpt_gf_st,
                io_dmem_s2_xcpt_ae_ld,
                io_dmem_s2_xcpt_ae_st,
                io_dmem_ordered,
                io_dmem_perf_release,
                io_dmem_perf_grant,
                io_fpu_fcsr_flags_valid,
  input  [4:0]  io_fpu_fcsr_flags_bits,
  input  [63:0] io_fpu_store_data,
                io_fpu_toint_data,
  input         io_fpu_fcsr_rdy,
                io_fpu_nack_mem,
                io_fpu_illegal_rm,
                io_fpu_dec_wen,
                io_fpu_dec_ren1,
                io_fpu_dec_ren2,
                io_fpu_dec_ren3,
                io_fpu_sboard_set,
                io_fpu_sboard_clr,
  input  [4:0]  io_fpu_sboard_clra,
  output        io_imem_might_request,
                io_imem_req_valid,
  output [39:0] io_imem_req_bits_pc,
  output        io_imem_req_bits_speculative,
                io_imem_sfence_valid,
                io_imem_sfence_bits_rs1,
                io_imem_sfence_bits_rs2,
  output [38:0] io_imem_sfence_bits_addr,
  output        io_imem_resp_ready,
                io_imem_btb_update_valid,
  output [4:0]  io_imem_btb_update_bits_prediction_entry,
  output [38:0] io_imem_btb_update_bits_pc,
  output        io_imem_btb_update_bits_isValid,
  output [38:0] io_imem_btb_update_bits_br_pc,
  output [1:0]  io_imem_btb_update_bits_cfiType,
  output        io_imem_bht_update_valid,
  output [7:0]  io_imem_bht_update_bits_prediction_history,
  output [38:0] io_imem_bht_update_bits_pc,
  output        io_imem_bht_update_bits_branch,
                io_imem_bht_update_bits_taken,
                io_imem_bht_update_bits_mispredict,
                io_imem_flush_icache,
                io_imem_progress,
                io_dmem_req_valid,
  output [39:0] io_dmem_req_bits_addr,
  output [6:0]  io_dmem_req_bits_tag,
  output [4:0]  io_dmem_req_bits_cmd,
  output [1:0]  io_dmem_req_bits_size,
  output        io_dmem_req_bits_signed,
  output [1:0]  io_dmem_req_bits_dprv,
  output        io_dmem_req_bits_dv,
                io_dmem_s1_kill,
  output [63:0] io_dmem_s1_data_data,
  output [3:0]  io_ptw_ptbr_mode,
  output [43:0] io_ptw_ptbr_ppn,
  output        io_ptw_sfence_valid,
                io_ptw_sfence_bits_rs1,
                io_ptw_status_debug,
  output [1:0]  io_ptw_status_prv,
  output        io_ptw_status_mxr,
                io_ptw_status_sum,
                io_ptw_pmp_0_cfg_l,
  output [1:0]  io_ptw_pmp_0_cfg_a,
  output        io_ptw_pmp_0_cfg_x,
                io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  output [29:0] io_ptw_pmp_0_addr,
  output [31:0] io_ptw_pmp_0_mask,
  output        io_ptw_pmp_1_cfg_l,
  output [1:0]  io_ptw_pmp_1_cfg_a,
  output        io_ptw_pmp_1_cfg_x,
                io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  output [29:0] io_ptw_pmp_1_addr,
  output [31:0] io_ptw_pmp_1_mask,
  output        io_ptw_pmp_2_cfg_l,
  output [1:0]  io_ptw_pmp_2_cfg_a,
  output        io_ptw_pmp_2_cfg_x,
                io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  output [29:0] io_ptw_pmp_2_addr,
  output [31:0] io_ptw_pmp_2_mask,
  output        io_ptw_pmp_3_cfg_l,
  output [1:0]  io_ptw_pmp_3_cfg_a,
  output        io_ptw_pmp_3_cfg_x,
                io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  output [29:0] io_ptw_pmp_3_addr,
  output [31:0] io_ptw_pmp_3_mask,
  output        io_ptw_pmp_4_cfg_l,
  output [1:0]  io_ptw_pmp_4_cfg_a,
  output        io_ptw_pmp_4_cfg_x,
                io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  output [29:0] io_ptw_pmp_4_addr,
  output [31:0] io_ptw_pmp_4_mask,
  output        io_ptw_pmp_5_cfg_l,
  output [1:0]  io_ptw_pmp_5_cfg_a,
  output        io_ptw_pmp_5_cfg_x,
                io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  output [29:0] io_ptw_pmp_5_addr,
  output [31:0] io_ptw_pmp_5_mask,
  output        io_ptw_pmp_6_cfg_l,
  output [1:0]  io_ptw_pmp_6_cfg_a,
  output        io_ptw_pmp_6_cfg_x,
                io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  output [29:0] io_ptw_pmp_6_addr,
  output [31:0] io_ptw_pmp_6_mask,
  output        io_ptw_pmp_7_cfg_l,
  output [1:0]  io_ptw_pmp_7_cfg_a,
  output        io_ptw_pmp_7_cfg_x,
                io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  output [29:0] io_ptw_pmp_7_addr,
  output [31:0] io_ptw_pmp_7_mask,
  output [63:0] io_ptw_customCSRs_csrs_0_value,
  output [31:0] io_fpu_inst,
  output [63:0] io_fpu_fromint_data,
  output [2:0]  io_fpu_fcsr_rm,
  output        io_fpu_dmem_resp_val,
  output [2:0]  io_fpu_dmem_resp_type,
  output [4:0]  io_fpu_dmem_resp_tag,
  output [63:0] io_fpu_dmem_resp_data,
  output        io_fpu_valid,
                io_fpu_killx,
                io_fpu_killm,
                io_wfi
);

  wire              _io_dmem_req_valid_output;	// @[RocketCore.scala:1084:41]
  wire              _GEN;	// @[RocketCore.scala:858:21, :871:44, :872:23]
  wire              take_pc_wb;	// @[RocketCore.scala:785:53]
  wire              take_pc_mem;	// @[RocketCore.scala:651:49]
  wire [63:0]       _rcu_io_rf_out_0;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_1;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_2;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_3;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_4;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_5;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_6;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_7;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_8;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_9;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_10;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_11;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_12;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_13;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_14;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_15;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_16;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_17;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_18;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_19;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_20;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_21;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_22;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_23;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_24;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_25;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_26;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_27;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_28;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_29;	// @[RocketCore.scala:795:21]
  wire [63:0]       _rcu_io_rf_out_30;	// @[RocketCore.scala:795:21]
  wire              _rcu_io_runahead_backflag;	// @[RocketCore.scala:795:21]
  wire              _rcu_io_runahead_trig;	// @[RocketCore.scala:795:21]
  wire              _div_io_req_ready;	// @[RocketCore.scala:481:19]
  wire              _div_io_resp_valid;	// @[RocketCore.scala:481:19]
  wire [63:0]       _div_io_resp_bits_data;	// @[RocketCore.scala:481:19]
  wire [4:0]        _div_io_resp_bits_tag;	// @[RocketCore.scala:481:19]
  wire [63:0]       _alu_io_out;	// @[RocketCore.scala:425:19]
  wire [63:0]       _alu_io_adder_out;	// @[RocketCore.scala:425:19]
  wire              _alu_io_cmp_out;	// @[RocketCore.scala:425:19]
  wire              _bpu_io_xcpt_if;	// @[RocketCore.scala:360:19]
  wire              _bpu_io_xcpt_ld;	// @[RocketCore.scala:360:19]
  wire              _bpu_io_xcpt_st;	// @[RocketCore.scala:360:19]
  wire              _bpu_io_debug_if;	// @[RocketCore.scala:360:19]
  wire              _bpu_io_debug_ld;	// @[RocketCore.scala:360:19]
  wire              _bpu_io_debug_st;	// @[RocketCore.scala:360:19]
  wire [63:0]       _csr_io_rw_rdata;	// @[RocketCore.scala:315:19]
  wire              _csr_io_decode_0_fp_illegal;	// @[RocketCore.scala:315:19]
  wire              _csr_io_decode_0_fp_csr;	// @[RocketCore.scala:315:19]
  wire              _csr_io_decode_0_read_illegal;	// @[RocketCore.scala:315:19]
  wire              _csr_io_decode_0_write_illegal;	// @[RocketCore.scala:315:19]
  wire              _csr_io_decode_0_write_flush;	// @[RocketCore.scala:315:19]
  wire              _csr_io_decode_0_system_illegal;	// @[RocketCore.scala:315:19]
  wire              _csr_io_csr_stall;	// @[RocketCore.scala:315:19]
  wire              _csr_io_eret;	// @[RocketCore.scala:315:19]
  wire              _csr_io_singleStep;	// @[RocketCore.scala:315:19]
  wire              _csr_io_status_debug;	// @[RocketCore.scala:315:19]
  wire [31:0]       _csr_io_status_isa;	// @[RocketCore.scala:315:19]
  wire [1:0]        _csr_io_status_dprv;	// @[RocketCore.scala:315:19]
  wire [1:0]        _csr_io_status_prv;	// @[RocketCore.scala:315:19]
  wire [39:0]       _csr_io_evec;	// @[RocketCore.scala:315:19]
  wire [63:0]       _csr_io_time;	// @[RocketCore.scala:315:19]
  wire              _csr_io_interrupt;	// @[RocketCore.scala:315:19]
  wire [63:0]       _csr_io_interrupt_cause;	// @[RocketCore.scala:315:19]
  wire              _csr_io_bp_0_control_action;	// @[RocketCore.scala:315:19]
  wire              _csr_io_bp_0_control_chain;	// @[RocketCore.scala:315:19]
  wire [1:0]        _csr_io_bp_0_control_tmatch;	// @[RocketCore.scala:315:19]
  wire              _csr_io_bp_0_control_m;	// @[RocketCore.scala:315:19]
  wire              _csr_io_bp_0_control_s;	// @[RocketCore.scala:315:19]
  wire              _csr_io_bp_0_control_u;	// @[RocketCore.scala:315:19]
  wire              _csr_io_bp_0_control_x;	// @[RocketCore.scala:315:19]
  wire              _csr_io_bp_0_control_w;	// @[RocketCore.scala:315:19]
  wire              _csr_io_bp_0_control_r;	// @[RocketCore.scala:315:19]
  wire [38:0]       _csr_io_bp_0_address;	// @[RocketCore.scala:315:19]
  wire              _csr_io_inhibit_cycle;	// @[RocketCore.scala:315:19]
  wire              _csr_io_trace_0_valid;	// @[RocketCore.scala:315:19]
  wire [39:0]       _csr_io_trace_0_iaddr;	// @[RocketCore.scala:315:19]
  wire [31:0]       _csr_io_trace_0_insn;	// @[RocketCore.scala:315:19]
  wire              _csr_io_trace_0_exception;	// @[RocketCore.scala:315:19]
  wire [63:0]       _csr_io_customCSRs_0_value;	// @[RocketCore.scala:315:19]
  wire [63:0]       _rf_ext_R0_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R1_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R2_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R3_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R4_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R5_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R6_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R7_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R8_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R9_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R10_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R11_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R12_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R13_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R14_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R15_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R16_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R17_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R18_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R19_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R20_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R21_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R22_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R23_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R24_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R25_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R26_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R27_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R28_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R29_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R30_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R31_data;	// @[RocketCore.scala:1265:15]
  wire [63:0]       _rf_ext_R32_data;	// @[RocketCore.scala:1265:15]
  wire [39:0]       _ibuf_io_pc;	// @[RocketCore.scala:286:20]
  wire [4:0]        _ibuf_io_btb_resp_entry;	// @[RocketCore.scala:286:20]
  wire [7:0]        _ibuf_io_btb_resp_bht_history;	// @[RocketCore.scala:286:20]
  wire              _ibuf_io_inst_0_valid;	// @[RocketCore.scala:286:20]
  wire              _ibuf_io_inst_0_bits_xcpt0_pf_inst;	// @[RocketCore.scala:286:20]
  wire              _ibuf_io_inst_0_bits_xcpt0_gf_inst;	// @[RocketCore.scala:286:20]
  wire              _ibuf_io_inst_0_bits_xcpt0_ae_inst;	// @[RocketCore.scala:286:20]
  wire              _ibuf_io_inst_0_bits_xcpt1_pf_inst;	// @[RocketCore.scala:286:20]
  wire              _ibuf_io_inst_0_bits_xcpt1_gf_inst;	// @[RocketCore.scala:286:20]
  wire              _ibuf_io_inst_0_bits_xcpt1_ae_inst;	// @[RocketCore.scala:286:20]
  wire              _ibuf_io_inst_0_bits_replay;	// @[RocketCore.scala:286:20]
  wire              _ibuf_io_inst_0_bits_rvc;	// @[RocketCore.scala:286:20]
  wire [31:0]       _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:286:20]
  wire [4:0]        _ibuf_io_inst_0_bits_inst_rd;	// @[RocketCore.scala:286:20]
  wire [4:0]        _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:286:20]
  wire [4:0]        _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:286:20]
  wire [4:0]        _ibuf_io_inst_0_bits_inst_rs3;	// @[RocketCore.scala:286:20]
  wire [31:0]       _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:286:20]
  reg               id_reg_pause;	// @[RocketCore.scala:129:25]
  reg               imem_might_request_reg;	// @[RocketCore.scala:130:35]
  reg               ex_ctrl_fp;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_rocc;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_branch;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_jal;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_jalr;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_rxs2;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_rxs1;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_zbk;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_zkn;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_zks;	// @[RocketCore.scala:217:20]
  reg  [1:0]        ex_ctrl_sel_alu2;	// @[RocketCore.scala:217:20]
  reg  [1:0]        ex_ctrl_sel_alu1;	// @[RocketCore.scala:217:20]
  reg  [2:0]        ex_ctrl_sel_imm;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_alu_dw;	// @[RocketCore.scala:217:20]
  reg  [3:0]        ex_ctrl_alu_fn;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_mem;	// @[RocketCore.scala:217:20]
  reg  [4:0]        ex_ctrl_mem_cmd;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_rfs1;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_rfs2;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_wfd;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_mul;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_div;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_wxd;	// @[RocketCore.scala:217:20]
  reg  [2:0]        ex_ctrl_csr;	// @[RocketCore.scala:217:20]
  reg               ex_ctrl_fence_i;	// @[RocketCore.scala:217:20]
  reg               mem_ctrl_fp;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_rocc;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_branch;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_jal;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_jalr;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_rxs2;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_rxs1;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_mem;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_rfs1;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_rfs2;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_wfd;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_mul;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_div;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_wxd;	// @[RocketCore.scala:218:21]
  reg  [2:0]        mem_ctrl_csr;	// @[RocketCore.scala:218:21]
  reg               mem_ctrl_fence_i;	// @[RocketCore.scala:218:21]
  reg               wb_ctrl_rocc;	// @[RocketCore.scala:219:20]
  reg               wb_ctrl_rxs2;	// @[RocketCore.scala:219:20]
  reg               wb_ctrl_rxs1;	// @[RocketCore.scala:219:20]
  reg               wb_ctrl_mem;	// @[RocketCore.scala:219:20]
  reg               wb_ctrl_rfs1;	// @[RocketCore.scala:219:20]
  reg               wb_ctrl_rfs2;	// @[RocketCore.scala:219:20]
  reg               wb_ctrl_wfd;	// @[RocketCore.scala:219:20]
  reg               wb_ctrl_div;	// @[RocketCore.scala:219:20]
  reg               wb_ctrl_wxd;	// @[RocketCore.scala:219:20]
  reg  [2:0]        wb_ctrl_csr;	// @[RocketCore.scala:219:20]
  reg               wb_ctrl_fence_i;	// @[RocketCore.scala:219:20]
  reg               ex_reg_xcpt_interrupt;	// @[RocketCore.scala:221:35]
  reg               ex_reg_valid;	// @[RocketCore.scala:222:35]
  reg               ex_reg_rvc;	// @[RocketCore.scala:223:35]
  reg  [4:0]        ex_reg_btb_resp_entry;	// @[RocketCore.scala:224:35]
  reg  [7:0]        ex_reg_btb_resp_bht_history;	// @[RocketCore.scala:224:35]
  reg               ex_reg_xcpt;	// @[RocketCore.scala:225:35]
  reg               ex_reg_flush_pipe;	// @[RocketCore.scala:226:35]
  reg               ex_reg_load_use;	// @[RocketCore.scala:227:35]
  reg  [63:0]       ex_reg_cause;	// @[RocketCore.scala:228:35]
  reg               ex_reg_replay;	// @[RocketCore.scala:229:26]
  reg  [39:0]       ex_reg_pc;	// @[RocketCore.scala:230:22]
  reg  [1:0]        ex_reg_mem_size;	// @[RocketCore.scala:231:28]
  reg               ex_reg_hls;	// @[RocketCore.scala:232:23]
  reg  [31:0]       ex_reg_inst;	// @[RocketCore.scala:233:24]
  reg  [31:0]       ex_reg_raw_inst;	// @[RocketCore.scala:234:28]
  reg               ex_scie_unpipelined;	// @[RocketCore.scala:235:32]
  reg               ex_scie_pipelined;	// @[RocketCore.scala:236:30]
  reg               mem_reg_xcpt_interrupt;	// @[RocketCore.scala:239:36]
  reg               mem_reg_valid;	// @[RocketCore.scala:240:36]
  reg               mem_reg_rvc;	// @[RocketCore.scala:241:36]
  reg  [4:0]        mem_reg_btb_resp_entry;	// @[RocketCore.scala:242:36]
  reg  [7:0]        mem_reg_btb_resp_bht_history;	// @[RocketCore.scala:242:36]
  reg               mem_reg_xcpt;	// @[RocketCore.scala:243:36]
  reg               mem_reg_replay;	// @[RocketCore.scala:244:36]
  reg               mem_reg_flush_pipe;	// @[RocketCore.scala:245:36]
  reg  [63:0]       mem_reg_cause;	// @[RocketCore.scala:246:36]
  reg               mem_reg_slow_bypass;	// @[RocketCore.scala:247:36]
  reg               mem_reg_load;	// @[RocketCore.scala:248:36]
  reg               mem_reg_store;	// @[RocketCore.scala:249:36]
  reg               mem_reg_sfence;	// @[RocketCore.scala:250:27]
  reg  [39:0]       mem_reg_pc;	// @[RocketCore.scala:251:23]
  reg  [31:0]       mem_reg_inst;	// @[RocketCore.scala:252:25]
  reg  [1:0]        mem_reg_mem_size;	// @[RocketCore.scala:253:29]
  reg               mem_reg_hls_or_dv;	// @[RocketCore.scala:254:30]
  reg  [31:0]       mem_reg_raw_inst;	// @[RocketCore.scala:255:29]
  reg               mem_scie_pipelined;	// @[RocketCore.scala:257:31]
  reg  [63:0]       mem_reg_wdata;	// @[RocketCore.scala:258:26]
  reg  [63:0]       mem_reg_rs2;	// @[RocketCore.scala:259:24]
  reg               mem_br_taken;	// @[RocketCore.scala:260:25]
  reg               wb_reg_valid;	// @[RocketCore.scala:264:35]
  reg               wb_reg_xcpt;	// @[RocketCore.scala:265:35]
  reg               wb_reg_replay;	// @[RocketCore.scala:266:35]
  reg               wb_reg_flush_pipe;	// @[RocketCore.scala:267:35]
  reg  [63:0]       wb_reg_cause;	// @[RocketCore.scala:268:35]
  reg               wb_reg_sfence;	// @[RocketCore.scala:269:26]
  reg  [39:0]       wb_reg_pc;	// @[RocketCore.scala:270:22]
  reg  [1:0]        wb_reg_mem_size;	// @[RocketCore.scala:271:28]
  reg               wb_reg_hls_or_dv;	// @[RocketCore.scala:272:29]
  reg  [31:0]       wb_reg_inst;	// @[RocketCore.scala:275:24]
  reg  [31:0]       wb_reg_raw_inst;	// @[RocketCore.scala:276:28]
  reg  [63:0]       wb_reg_wdata;	// @[RocketCore.scala:277:25]
  wire              take_pc_mem_wb = take_pc_wb | take_pc_mem;	// @[RocketCore.scala:282:35, :651:49, :785:53]
  wire [29:0]       _GEN_0 = ~(_ibuf_io_inst_0_bits_inst_bits[31:2]);	// @[RocketCore.scala:286:20, pla.scala:78:21]
  wire [6:0]        _id_ctrl_decoder_decoded_T = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[3], _GEN_0[4], _GEN_0[10]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]        _id_ctrl_decoder_decoded_T_4 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]        _id_ctrl_decoder_decoded_T_6 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[4], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]        _id_ctrl_decoder_decoded_T_12 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [5:0]        _id_ctrl_decoder_decoded_T_14 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]        _id_ctrl_decoder_decoded_T_18 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]       _id_ctrl_decoder_decoded_T_22 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [12:0]       _id_ctrl_decoder_decoded_T_26 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]       _id_ctrl_decoder_decoded_T_28 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [4:0]        _id_ctrl_decoder_decoded_T_32 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [10:0]       _id_ctrl_decoder_decoded_T_36 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[24], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]        _id_ctrl_decoder_decoded_T_42 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]        _id_ctrl_decoder_decoded_T_44 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]        _id_ctrl_decoder_decoded_T_46 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]        _id_ctrl_decoder_decoded_T_52 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]       _id_ctrl_decoder_decoded_T_54 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]       _id_ctrl_decoder_decoded_T_58 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]        _id_ctrl_decoder_decoded_T_66 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]        _id_ctrl_decoder_decoded_T_68 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]        _id_ctrl_decoder_decoded_T_70 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]        _id_ctrl_decoder_decoded_T_78 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [10:0]       _id_ctrl_decoder_decoded_T_86 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]        _id_ctrl_decoder_decoded_T_92 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]        _id_ctrl_decoder_decoded_T_94 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]        _id_ctrl_decoder_decoded_T_106 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]       _id_ctrl_decoder_decoded_T_108 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]       _id_ctrl_decoder_decoded_T_112 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]       _id_ctrl_decoder_decoded_T_118 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]       _id_ctrl_decoder_decoded_T_154 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [12:0]       _id_ctrl_decoder_decoded_T_160 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[27], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [16:0]       _id_ctrl_decoder_decoded_T_162 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [18:0]       _id_ctrl_decoder_decoded_T_164 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [16:0]       _id_ctrl_decoder_decoded_T_174 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]       _id_ctrl_decoder_decoded_T_176 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [21:0]       _id_ctrl_decoder_decoded_T_180 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]       _id_ctrl_decoder_decoded_T_184 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]       _id_ctrl_decoder_decoded_T_186 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]       _id_ctrl_decoder_decoded_T_188 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]       _id_ctrl_decoder_decoded_T_210 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]       _id_ctrl_decoder_decoded_T_214 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]       _id_ctrl_decoder_decoded_T_218 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]       _id_ctrl_decoder_decoded_T_234 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]       _id_ctrl_decoder_decoded_T_236 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]       _id_ctrl_decoder_decoded_T_240 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [19:0]       _id_ctrl_decoder_decoded_T_244 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [20:0]       _id_ctrl_decoder_decoded_T_250 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [2:0]        _id_ctrl_decoder_decoded_orMatrixOutputs_T_2 = {&_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162};	// @[Cat.scala:33:92, pla.scala:98:74]
  wire [25:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_10 = {&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_68, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_92, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _ibuf_io_inst_0_bits_inst_bits[31]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _ibuf_io_inst_0_bits_inst_bits[31]}, &_id_ctrl_decoder_decoded_T_236, &_id_ctrl_decoder_decoded_T_244};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [2:0]        _id_ctrl_decoder_decoded_orMatrixOutputs_T_12 = {&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_154};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [7:0]        _id_ctrl_decoder_decoded_orMatrixOutputs_T_29 = {&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[10]}, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_164, &_id_ctrl_decoder_decoded_T_180};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [24:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_55 = {&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_66, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_94, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_176, &_id_ctrl_decoder_decoded_T_240, &_id_ctrl_decoder_decoded_T_250};	// @[Cat.scala:33:92, pla.scala:98:74]
  wire [12:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_57 = {&_id_ctrl_decoder_decoded_T_18, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[11], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[10], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]}};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [10:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_63 = {&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_188, &_id_ctrl_decoder_decoded_T_210, &_id_ctrl_decoder_decoded_T_214, &_id_ctrl_decoder_decoded_T_218, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]}, &_id_ctrl_decoder_decoded_T_234};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [2:0]        id_ctrl_csr =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &_id_ctrl_decoder_decoded_T_68,
       &_id_ctrl_decoder_decoded_T_92,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _ibuf_io_inst_0_bits_inst_bits[22], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
       &_id_ctrl_decoder_decoded_T_174,
       &{_ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]}},
     &_id_ctrl_decoder_decoded_T_92,
     &_id_ctrl_decoder_decoded_T_68};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  reg               id_reg_fence;	// @[RocketCore.scala:307:29]
  wire              _id_csr_ren_T = id_ctrl_csr == 3'h6;	// @[Decode.scala:50:77, package.scala:16:47]
  wire              id_csr_en = _id_csr_ren_T | (&id_ctrl_csr) | id_ctrl_csr == 3'h5;	// @[Decode.scala:50:77, RocketCore.scala:1287:24, package.scala:16:47, :73:59]
  wire              id_mem_busy = ~io_dmem_ordered | _io_dmem_req_valid_output;	// @[RocketCore.scala:352:{21,38}, :1084:41]
  wire              _io_rocc_cmd_valid_T = wb_reg_valid & wb_ctrl_rocc;	// @[RocketCore.scala:219:20, :264:35, :356:53]
  wire              _dcache_kill_mem_T = mem_reg_valid & mem_ctrl_wxd;	// @[RocketCore.scala:218:21, :240:36, :405:20]
  wire              _fp_data_hazard_ex_T_1 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:233:24, :286:20, :399:29, :407:82]
  wire              _fp_data_hazard_mem_T_1 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:252:25, :286:20, :400:31, :407:82]
  wire              _fp_data_hazard_ex_T_3 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:233:24, :286:20, :399:29, :407:82]
  wire              _fp_data_hazard_mem_T_3 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:252:25, :286:20, :400:31, :407:82]
  reg               ex_reg_rs_bypass_0;	// @[RocketCore.scala:411:29]
  reg               ex_reg_rs_bypass_1;	// @[RocketCore.scala:411:29]
  reg  [1:0]        ex_reg_rs_lsb_0;	// @[RocketCore.scala:412:26]
  reg  [1:0]        ex_reg_rs_lsb_1;	// @[RocketCore.scala:412:26]
  reg  [61:0]       ex_reg_rs_msb_0;	// @[RocketCore.scala:413:26]
  reg  [61:0]       ex_reg_rs_msb_1;	// @[RocketCore.scala:413:26]
  wire [3:0][63:0]  _GEN_1 = {{io_dmem_resp_bits_data_word_bypass}, {wb_reg_wdata}, {mem_reg_wdata}, {64'h0}};	// @[RocketCore.scala:258:26, :277:25, package.scala:33:{76,86}]
  wire [63:0]       _ex_rs_T_5 = _GEN_1[ex_reg_rs_lsb_0];	// @[RocketCore.scala:412:26, package.scala:33:{76,86}]
  wire [63:0]       _ex_rs_T_6 = {ex_reg_rs_msb_0, ex_reg_rs_lsb_0};	// @[Cat.scala:33:92, RocketCore.scala:412:26, :413:26]
  wire [63:0]       ex_rs_0 = ex_reg_rs_bypass_0 ? _ex_rs_T_5 : _ex_rs_T_6;	// @[Cat.scala:33:92, RocketCore.scala:411:29, :415:14, package.scala:33:76]
  wire [63:0]       _ex_rs_T_12 = _GEN_1[ex_reg_rs_lsb_1];	// @[RocketCore.scala:412:26, package.scala:33:{76,86}]
  wire [63:0]       _ex_rs_T_13 = {ex_reg_rs_msb_1, ex_reg_rs_lsb_1};	// @[Cat.scala:33:92, RocketCore.scala:412:26, :413:26]
  wire [63:0]       ex_rs_1 = ex_reg_rs_bypass_1 ? _ex_rs_T_12 : _ex_rs_T_13;	// @[Cat.scala:33:92, RocketCore.scala:411:29, :415:14, package.scala:33:76]
  wire              _ex_imm_b0_T_4 = ex_ctrl_sel_imm == 3'h5;	// @[RocketCore.scala:217:20, :1287:24]
  wire              ex_imm_sign = ~_ex_imm_b0_T_4 & ex_reg_inst[31];	// @[RocketCore.scala:233:24, :1287:{19,24,44}]
  wire              _ex_imm_b4_1_T = ex_ctrl_sel_imm == 3'h2;	// @[RocketCore.scala:217:20, :1288:26]
  wire              _ex_imm_b4_1_T_2 = ex_ctrl_sel_imm == 3'h1;	// @[RocketCore.scala:217:20, :1292:23]
  wire              _ex_imm_b0_T = ex_ctrl_sel_imm == 3'h0;	// @[RocketCore.scala:217:20, :1295:24]
  wire [3:0][63:0]  _GEN_2 = {{{{33{ex_imm_sign}}, _ex_imm_b4_1_T ? ex_reg_inst[30:20] : {11{ex_imm_sign}}, ex_ctrl_sel_imm != 3'h2 & ex_ctrl_sel_imm != 3'h3 ? {8{ex_imm_sign}} : ex_reg_inst[19:12], ~(_ex_imm_b4_1_T | _ex_imm_b0_T_4) & (ex_ctrl_sel_imm == 3'h3 ? ex_reg_inst[20] : _ex_imm_b4_1_T_2 ? ex_reg_inst[7] : ex_imm_sign), _ex_imm_b4_1_T | _ex_imm_b0_T_4 ? 6'h0 : ex_reg_inst[30:25], _ex_imm_b4_1_T ? 4'h0 : _ex_imm_b0_T | _ex_imm_b4_1_T_2 ? ex_reg_inst[11:8] : _ex_imm_b0_T_4 ? ex_reg_inst[19:16] : ex_reg_inst[24:21], _ex_imm_b0_T ? ex_reg_inst[7] : ex_ctrl_sel_imm == 3'h4 ? ex_reg_inst[20] : _ex_imm_b0_T_4 & ex_reg_inst[15]}}, {ex_rs_1}, {{60'h0, ex_reg_rvc ? 4'h2 : 4'h4}}, {64'h0}};	// @[Mux.scala:47:70, :81:{58,61}, RocketCore.scala:217:20, :223:35, :233:24, :415:14, :423:19, :1287:{19,24}, :1288:{21,26,41}, :1289:{21,26,36,43,65}, :1290:{18,33}, :1291:{18,23,39}, :1292:{18,23,39}, :1293:{20,35,62}, :1294:19, :1295:{19,24,34,57}, :1296:{19,39,52}, :1297:17, :1298:{17,22}, :1299:{17,37}]
  wire              _div_io_req_valid_T = ex_reg_valid & ex_ctrl_div;	// @[RocketCore.scala:217:20, :222:35, :482:36]
  wire              ex_pc_valid = ex_reg_valid | ex_reg_replay | ex_reg_xcpt_interrupt;	// @[RocketCore.scala:221:35, :222:35, :229:26, :566:51]
  wire              wb_dcache_miss = wb_ctrl_mem & ~io_dmem_resp_valid;	// @[RocketCore.scala:219:20, :567:{36,39}]
  wire              replay_ex = ex_reg_replay | ex_reg_valid & (ex_ctrl_mem & ~io_dmem_req_ready | ex_ctrl_div & ~_div_io_req_ready | wb_dcache_miss & ex_reg_load_use);	// @[RocketCore.scala:217:20, :222:35, :227:35, :229:26, :481:19, :567:36, :568:{42,45}, :569:{42,45}, :570:43, :571:{33,50,75}]
  wire              ctrl_killx = take_pc_mem_wb | replay_ex | ~ex_reg_valid;	// @[RocketCore.scala:222:35, :282:35, :571:33, :572:{48,51}]
  reg  [31:0]       counter;	// @[RocketCore.scala:578:24]
  reg               miss_detected;	// @[RocketCore.scala:579:30]
  reg  [31:0]       miss_events;	// @[RocketCore.scala:580:28]
  wire              _T_61 = counter > 32'h2;	// @[RocketCore.scala:578:24, :595:22]
  reg               access_detected;	// @[RocketCore.scala:607:32]
  reg  [31:0]       access_events;	// @[RocketCore.scala:608:30]
  wire              _mem_cfi_taken_T = mem_ctrl_branch & mem_br_taken;	// @[RocketCore.scala:218:21, :260:25, :638:25]
  wire [31:0]       _mem_br_target_T_8 = _mem_cfi_taken_T ? {{20{mem_reg_inst[31]}}, mem_reg_inst[7], mem_reg_inst[30:25], mem_reg_inst[11:8], 1'h0} : mem_ctrl_jal ? {{12{mem_reg_inst[31]}}, mem_reg_inst[19:12], mem_reg_inst[20], mem_reg_inst[30:21], 1'h0} : {28'h0, mem_reg_rvc ? 4'h2 : 4'h4};	// @[Cat.scala:33:92, RocketCore.scala:218:21, :241:36, :252:25, :423:19, :638:{8,25}, :639:8, :640:8, :1287:44, :1289:65, :1291:39, :1292:39, :1293:62, :1295:57]
  wire [39:0]       _mem_br_target_T_10 = mem_reg_pc + {{8{_mem_br_target_T_8[31]}}, _mem_br_target_T_8};	// @[RocketCore.scala:251:23, :637:41, :638:8]
  wire [39:0]       _mem_npc_T_4 = mem_ctrl_jalr | mem_reg_sfence ? {mem_reg_wdata[63:39] == 25'h0 | (&(mem_reg_wdata[63:39])) ? mem_reg_wdata[39] : ~(mem_reg_wdata[38]), mem_reg_wdata[38:0]} : _mem_br_target_T_10;	// @[Cat.scala:33:92, RocketCore.scala:218:21, :250:27, :258:26, :637:41, :641:{21,36}, :1239:17, :1240:{18,21,29,34,46,51,54}, :1241:16, pla.scala:114:39]
  wire [39:0]       _mem_npc_T_5 = _mem_npc_T_4 & 40'hFFFFFFFFFE;	// @[RocketCore.scala:641:{21,129}]
  wire              mem_wrong_npc = ex_pc_valid ? _mem_npc_T_5 != ex_reg_pc : ~(_ibuf_io_inst_0_valid | io_imem_resp_valid) | _mem_npc_T_5 != _ibuf_io_pc;	// @[RocketCore.scala:230:22, :286:20, :566:51, :641:129, :643:{8,30}, :644:{8,31,62}]
  wire              mem_cfi = mem_ctrl_branch | mem_ctrl_jalr | mem_ctrl_jal;	// @[RocketCore.scala:218:21, :647:50]
  assign take_pc_mem = mem_reg_valid & ~mem_reg_xcpt & (mem_wrong_npc | mem_reg_sfence);	// @[RocketCore.scala:240:36, :243:36, :250:27, :643:8, :646:27, :651:{49,71}]
  wire              mem_debug_breakpoint = mem_reg_load & _bpu_io_debug_ld | mem_reg_store & _bpu_io_debug_st;	// @[RocketCore.scala:248:36, :249:36, :360:19, :704:{44,64,82}]
  wire              mem_ldst_xcpt = mem_debug_breakpoint | mem_reg_load & _bpu_io_xcpt_ld | mem_reg_store & _bpu_io_xcpt_st;	// @[RocketCore.scala:248:36, :249:36, :360:19, :703:{38,75}, :704:64, :1224:26]
  wire              dcache_kill_mem = _dcache_kill_mem_T & io_dmem_replay_next;	// @[RocketCore.scala:405:20, :721:55]
  wire              fpu_kill_mem = mem_reg_valid & mem_ctrl_fp & io_fpu_nack_mem;	// @[RocketCore.scala:218:21, :240:36, :722:51]
  wire              killm_common = dcache_kill_mem | take_pc_wb | mem_reg_xcpt | ~mem_reg_valid;	// @[RocketCore.scala:240:36, :243:36, :721:55, :724:{68,71}, :785:53]
  reg               div_io_kill_REG;	// @[RocketCore.scala:725:41]
  wire              _T_123 = wb_reg_valid & wb_ctrl_mem;	// @[RocketCore.scala:219:20, :264:35, :755:19]
  wire              _T_110 = _T_123 & io_dmem_s2_xcpt_pf_st;	// @[RocketCore.scala:755:{19,34}]
  wire              _T_112 = _T_123 & io_dmem_s2_xcpt_pf_ld;	// @[RocketCore.scala:755:19, :756:34]
  wire              _T_114 = _T_123 & io_dmem_s2_xcpt_gf_st;	// @[RocketCore.scala:755:19, :757:34]
  wire              _T_116 = _T_123 & io_dmem_s2_xcpt_gf_ld;	// @[RocketCore.scala:755:19, :758:34]
  wire              _T_118 = _T_123 & io_dmem_s2_xcpt_ae_st;	// @[RocketCore.scala:755:19, :759:34]
  wire              _T_120 = _T_123 & io_dmem_s2_xcpt_ae_ld;	// @[RocketCore.scala:755:19, :760:34]
  wire              _T_122 = _T_123 & io_dmem_s2_xcpt_ma_st;	// @[RocketCore.scala:755:19, :761:34]
  wire              wb_xcpt = wb_reg_xcpt | _T_110 | _T_112 | _T_114 | _T_116 | _T_118 | _T_120 | _T_122 | _T_123 & io_dmem_s2_xcpt_ma_ld;	// @[RocketCore.scala:265:35, :755:{19,34}, :756:34, :757:34, :758:34, :759:34, :760:34, :761:34, :762:34, :1224:26]
  wire              wb_wxd = wb_reg_valid & wb_ctrl_wxd;	// @[RocketCore.scala:219:20, :264:35, :780:29]
  wire              wb_set_sboard = wb_ctrl_div | wb_dcache_miss | wb_ctrl_rocc;	// @[RocketCore.scala:219:20, :567:36, :781:53]
  wire              replay_wb_common = io_dmem_s2_nack | wb_reg_replay;	// @[RocketCore.scala:266:35, :782:42]
  wire              replay_wb = replay_wb_common | _io_rocc_cmd_valid_T;	// @[RocketCore.scala:356:53, :782:42, :784:36]
  assign take_pc_wb = replay_wb | wb_xcpt | _csr_io_eret | wb_reg_flush_pipe;	// @[RocketCore.scala:267:35, :315:19, :784:36, :785:53, :1224:26]
  wire              dmem_resp_valid = io_dmem_resp_valid & io_dmem_resp_bits_has_data;	// @[RocketCore.scala:791:44]
  wire              dmem_resp_replay = dmem_resp_valid & io_dmem_resp_bits_replay;	// @[RocketCore.scala:791:44, :792:42]
  wire              stallpc_flag = wb_reg_pc == 40'h80000F7A & wb_dcache_miss;	// @[RocketCore.scala:270:22, :567:36, :809:{35,55}]
  wire              miss_fallingedge;	// @[RocketCore.scala:818:32]
  wire              miss_risingedge;	// @[RocketCore.scala:819:31]
  reg               prevl1miss;	// @[RocketCore.scala:821:29]
  reg               prevl1miss_trig;	// @[RocketCore.scala:822:34]
  assign miss_fallingedge = prevl1miss & ~wb_dcache_miss;	// @[RocketCore.scala:567:36, :821:29, :823:{22,36,39}]
  assign miss_risingedge = ~prevl1miss_trig & stallpc_flag;	// @[RocketCore.scala:809:55, :822:34, :824:{21,24,41}]
  wire              databack_flag = wb_reg_pc > 40'h80000F77 & wb_reg_pc < 40'h80000F7F & miss_fallingedge;	// @[RocketCore.scala:270:22, :826:{36,64,80}]
  wire [31:0][63:0] _GEN_3 = {{_rf_ext_R0_data}, {_rcu_io_rf_out_30}, {_rcu_io_rf_out_29}, {_rcu_io_rf_out_28}, {_rcu_io_rf_out_27}, {_rcu_io_rf_out_26}, {_rcu_io_rf_out_25}, {_rcu_io_rf_out_24}, {_rcu_io_rf_out_23}, {_rcu_io_rf_out_22}, {_rcu_io_rf_out_21}, {_rcu_io_rf_out_20}, {_rcu_io_rf_out_19}, {_rcu_io_rf_out_18}, {_rcu_io_rf_out_17}, {_rcu_io_rf_out_16}, {_rcu_io_rf_out_15}, {_rcu_io_rf_out_14}, {_rcu_io_rf_out_13}, {_rcu_io_rf_out_12}, {_rcu_io_rf_out_11}, {_rcu_io_rf_out_10}, {_rcu_io_rf_out_9}, {_rcu_io_rf_out_8}, {_rcu_io_rf_out_7}, {_rcu_io_rf_out_6}, {_rcu_io_rf_out_5}, {_rcu_io_rf_out_4}, {_rcu_io_rf_out_3}, {_rcu_io_rf_out_2}, {_rcu_io_rf_out_1}, {_rf_ext_R0_data}};	// @[RocketCore.scala:795:21, :1265:15, :1277:25, :1280:{20,31,39}]
  wire [31:0][63:0] _GEN_4 = {{_rf_ext_R1_data}, {_rcu_io_rf_out_30}, {_rcu_io_rf_out_29}, {_rcu_io_rf_out_28}, {_rcu_io_rf_out_27}, {_rcu_io_rf_out_26}, {_rcu_io_rf_out_25}, {_rcu_io_rf_out_24}, {_rcu_io_rf_out_23}, {_rcu_io_rf_out_22}, {_rcu_io_rf_out_21}, {_rcu_io_rf_out_20}, {_rcu_io_rf_out_19}, {_rcu_io_rf_out_18}, {_rcu_io_rf_out_17}, {_rcu_io_rf_out_16}, {_rcu_io_rf_out_15}, {_rcu_io_rf_out_14}, {_rcu_io_rf_out_13}, {_rcu_io_rf_out_12}, {_rcu_io_rf_out_11}, {_rcu_io_rf_out_10}, {_rcu_io_rf_out_9}, {_rcu_io_rf_out_8}, {_rcu_io_rf_out_7}, {_rcu_io_rf_out_6}, {_rcu_io_rf_out_5}, {_rcu_io_rf_out_4}, {_rcu_io_rf_out_3}, {_rcu_io_rf_out_2}, {_rcu_io_rf_out_1}, {_rf_ext_R1_data}};	// @[RocketCore.scala:795:21, :1265:15, :1277:25, :1280:{20,31,39}]
  wire              _T_1236 = dmem_resp_replay & ~(io_dmem_resp_bits_tag[0]);	// @[RocketCore.scala:788:{23,45}, :792:42, :871:26]
  assign _GEN = ~_T_1236 & ~wb_wxd;	// @[RocketCore.scala:780:29, :858:{21,24}, :871:{26,44}, :872:23]
  wire [4:0]        ll_waddr = _T_1236 ? io_dmem_resp_bits_tag[5:1] : _div_io_resp_bits_tag;	// @[RocketCore.scala:481:19, :790:46, :860:29, :871:{26,44}, :875:14]
  wire              ll_wen = _T_1236 | _GEN & _div_io_resp_valid;	// @[Decoupled.scala:51:35, RocketCore.scala:481:19, :858:21, :861:27, :871:{26,44}, :872:23, :876:12]
  wire              wb_valid = wb_reg_valid & ~replay_wb & ~wb_xcpt;	// @[RocketCore.scala:264:35, :784:36, :879:{34,45,48}, :1224:26]
  wire              wb_wen = wb_valid & wb_ctrl_wxd;	// @[RocketCore.scala:219:20, :879:45, :880:25]
  wire              rf_wen = wb_wen | ll_wen;	// @[RocketCore.scala:861:27, :871:44, :876:12, :880:25, :881:23]
  wire [4:0]        rf_waddr = ll_wen ? ll_waddr : wb_reg_inst[11:7];	// @[RocketCore.scala:275:24, :401:29, :860:29, :861:27, :871:44, :875:14, :876:12, :882:21]
  wire [63:0]       coreMonitorBundle_wrdata = dmem_resp_valid & ~(io_dmem_resp_bits_tag[0]) ? io_dmem_resp_bits_data : ll_wen ? _div_io_resp_bits_data : (|wb_ctrl_csr) ? _csr_io_rw_rdata : wb_reg_wdata;	// @[RocketCore.scala:219:20, :277:25, :315:19, :481:19, :788:{23,45}, :791:44, :861:27, :871:44, :876:12, :883:{21,38}, :884:21, :885:{21,34}]
  wire [63:0]       id_rs_0 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs1 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _GEN_3[_ibuf_io_inst_0_bits_inst_rs1] : _rf_ext_R0_data;	// @[RocketCore.scala:286:20, :795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
  wire [63:0]       id_rs_1 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs2 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _GEN_4[_ibuf_io_inst_0_bits_inst_rs2] : _rf_ext_R1_data;	// @[RocketCore.scala:286:20, :795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
  wire              _csr_io_htval_htval_valid_imem_T = wb_reg_cause == 64'h14;	// @[RocketCore.scala:268:35, package.scala:16:47]
  wire              _T_1274 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_55) & (|_ibuf_io_inst_0_bits_inst_rs1);	// @[Cat.scala:33:92, RocketCore.scala:286:20, :955:{42,55}, pla.scala:114:39]
  wire              _T_1276 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_57) & (|_ibuf_io_inst_0_bits_inst_rs2);	// @[Cat.scala:33:92, RocketCore.scala:286:20, :956:{42,55}, pla.scala:114:39]
  wire              _T_1278 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_10) & (|_ibuf_io_inst_0_bits_inst_rd);	// @[Cat.scala:33:92, RocketCore.scala:286:20, :957:{42,55}, pla.scala:114:39]
  reg  [31:0]       _r;	// @[RocketCore.scala:1251:29]
  wire [31:0]       r = {_r[31:1], 1'h0};	// @[RocketCore.scala:1251:29, :1252:{35,40}]
  wire [31:0]       _GEN_5 = {27'h0, _ibuf_io_inst_0_bits_inst_rs1};	// @[RocketCore.scala:286:20, :597:40, :1248:35]
  wire [31:0]       _id_sboard_hazard_T = r >> _GEN_5;	// @[RocketCore.scala:1248:35, :1252:40]
  wire [31:0]       _GEN_6 = {27'h0, _ibuf_io_inst_0_bits_inst_rs2};	// @[RocketCore.scala:286:20, :597:40, :1248:35]
  wire [31:0]       _id_sboard_hazard_T_7 = r >> _GEN_6;	// @[RocketCore.scala:1248:35, :1252:40]
  wire [31:0]       _GEN_7 = {27'h0, _ibuf_io_inst_0_bits_inst_rd};	// @[RocketCore.scala:286:20, :597:40, :1248:35]
  wire [31:0]       _id_sboard_hazard_T_14 = r >> _GEN_7;	// @[RocketCore.scala:1248:35, :1252:40]
  wire              _fp_data_hazard_ex_T_7 = _ibuf_io_inst_0_bits_inst_rd == ex_reg_inst[11:7];	// @[RocketCore.scala:233:24, :286:20, :399:29, :975:70]
  wire              _fp_data_hazard_mem_T_7 = _ibuf_io_inst_0_bits_inst_rd == mem_reg_inst[11:7];	// @[RocketCore.scala:252:25, :286:20, :400:31, :984:72]
  wire              data_hazard_mem = mem_ctrl_wxd & (_T_1274 & _fp_data_hazard_mem_T_1 | _T_1276 & _fp_data_hazard_mem_T_3 | _T_1278 & _fp_data_hazard_mem_T_7);	// @[RocketCore.scala:218:21, :407:82, :955:42, :956:42, :957:42, :984:{38,72}, :1233:{27,50}]
  wire              _fp_data_hazard_wb_T_1 = _ibuf_io_inst_0_bits_inst_rs1 == wb_reg_inst[11:7];	// @[RocketCore.scala:275:24, :286:20, :401:29, :990:70]
  wire              _fp_data_hazard_wb_T_3 = _ibuf_io_inst_0_bits_inst_rs2 == wb_reg_inst[11:7];	// @[RocketCore.scala:275:24, :286:20, :401:29, :990:70]
  wire              _fp_data_hazard_wb_T_7 = _ibuf_io_inst_0_bits_inst_rd == wb_reg_inst[11:7];	// @[RocketCore.scala:275:24, :286:20, :401:29, :990:70]
  reg  [31:0]       _id_stall_fpu_r;	// @[RocketCore.scala:1251:29]
  wire              _T_1289 = wb_dcache_miss & wb_ctrl_wfd;	// @[RocketCore.scala:219:20, :567:36, :996:35]
  wire [31:0]       _id_stall_fpu_T_18 = _id_stall_fpu_r >> _GEN_5;	// @[RocketCore.scala:1248:35, :1251:29]
  wire [31:0]       _id_stall_fpu_T_21 = _id_stall_fpu_r >> _GEN_6;	// @[RocketCore.scala:1248:35, :1251:29]
  wire [31:0]       _id_stall_fpu_T_24 = _id_stall_fpu_r >> _ibuf_io_inst_0_bits_inst_rs3;	// @[RocketCore.scala:286:20, :1248:35, :1251:29]
  wire [31:0]       _id_stall_fpu_T_27 = _id_stall_fpu_r >> _GEN_7;	// @[RocketCore.scala:1248:35, :1251:29]
  reg               dcache_blocked_blocked;	// @[RocketCore.scala:1009:22]
  reg               rocc_blocked;	// @[RocketCore.scala:1013:25]
  wire              _ctrl_stalld_T_28 =
    ex_reg_valid & (ex_ctrl_wxd & (_T_1274 & _fp_data_hazard_ex_T_1 | _T_1276 & _fp_data_hazard_ex_T_3 | _T_1278 & _fp_data_hazard_ex_T_7) & ((|ex_ctrl_csr) | ex_ctrl_jalr | ex_ctrl_mem | ex_ctrl_mul | ex_ctrl_div | ex_ctrl_fp | ex_ctrl_rocc | ex_scie_pipelined) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & ex_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_ex_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_ex_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == ex_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_ex_T_7)) | mem_reg_valid & (data_hazard_mem & ((|mem_ctrl_csr) | mem_ctrl_mem & mem_reg_slow_bypass | mem_ctrl_mul | mem_ctrl_div | mem_ctrl_fp | mem_ctrl_rocc) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & mem_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_mem_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_mem_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == mem_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_mem_T_7)) | wb_reg_valid & (wb_ctrl_wxd & (_T_1274 & _fp_data_hazard_wb_T_1 | _T_1276 & _fp_data_hazard_wb_T_3 | _T_1278 & _fp_data_hazard_wb_T_7) & wb_set_sboard | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & wb_ctrl_wfd & (io_fpu_dec_ren1 & _fp_data_hazard_wb_T_1 | io_fpu_dec_ren2 & _fp_data_hazard_wb_T_3 | io_fpu_dec_ren3 & _ibuf_io_inst_0_bits_inst_rs3 == wb_reg_inst[11:7] | io_fpu_dec_wen & _fp_data_hazard_wb_T_7)) | _T_1274 & _id_sboard_hazard_T[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs1) | _T_1276 & _id_sboard_hazard_T_7[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs2) | _T_1278 & _id_sboard_hazard_T_14[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rd) | _csr_io_singleStep & (ex_reg_valid | mem_reg_valid | wb_reg_valid) | id_csr_en & _csr_io_decode_0_fp_csr & ~io_fpu_fcsr_rdy | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & (io_fpu_dec_ren1 & _id_stall_fpu_T_18[0] | io_fpu_dec_ren2 & _id_stall_fpu_T_21[0] | io_fpu_dec_ren3 & _id_stall_fpu_T_24[0] | io_fpu_dec_wen & _id_stall_fpu_T_27[0]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_29)
    & dcache_blocked_blocked & ~io_dmem_perf_grant | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_12) & (~(_div_io_req_ready | _div_io_resp_valid & ~wb_wxd) | _div_io_req_valid_T) | id_mem_busy & ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_2) & _ibuf_io_inst_0_bits_inst_bits[25] | (&_id_ctrl_decoder_decoded_T_52) | id_reg_fence & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_29)) | _csr_io_csr_stall | id_reg_pause;	// @[Cat.scala:33:92, RocketCore.scala:129:25, :217:20, :218:21, :219:20, :222:35, :233:24, :236:30, :240:36, :247:36, :252:25, :264:35, :275:24, :286:20, :307:29, :315:19, :348:29, :352:38, :358:{17,33,65,81}, :399:29, :400:31, :401:29, :407:82, :481:19, :482:36, :780:29, :781:53, :858:24, :860:29, :861:27, :871:44, :875:14, :876:12, :955:42, :956:42, :957:42, :967:{58,70}, :970:80, :974:{38,139}, :975:70, :976:{53,90}, :977:{35,54,74}, :983:{40,66,131}, :984:{38,72}, :985:{55,92}, :986:{37,57,78}, :990:70, :991:{53,90}, :992:{35,54,71}, :1009:22, :1010:63, :1018:{23,57}, :1019:{42,45}, :1020:16, :1021:17, :1023:{17,21,40,62,75}, :1026:22, :1233:{27,50}, :1248:35, package.scala:73:59, pla.scala:98:74, :114:39]
  wire              ctrl_killd = ~_ibuf_io_inst_0_valid | _ibuf_io_inst_0_bits_replay | take_pc_mem_wb | _ctrl_stalld_T_28 | _csr_io_interrupt;	// @[RocketCore.scala:282:35, :286:20, :315:19, :1026:22, :1029:{17,104}]
  reg               io_imem_progress_REG;	// @[RocketCore.scala:1042:30]
  wire              _io_imem_sfence_valid_output = wb_reg_valid & wb_reg_sfence;	// @[RocketCore.scala:264:35, :269:26, :1043:40]
  wire              _io_imem_btb_update_bits_cfiType_T_9 = mem_ctrl_jal | mem_ctrl_jalr;	// @[RocketCore.scala:218:21, :1057:23]
  wire [38:0]       _io_imem_btb_update_bits_br_pc_output = mem_reg_pc[38:0] + {37'h0, ~mem_reg_rvc, 1'h0};	// @[RocketCore.scala:241:36, :251:23, :1062:{69,74}]
  wire [38:0]       _io_imem_btb_update_bits_pc_T_1 = ~_io_imem_btb_update_bits_br_pc_output | 39'h3;	// @[RocketCore.scala:1062:69, :1063:{35,66}]
  assign _io_dmem_req_valid_output = ex_reg_valid & ex_ctrl_mem;	// @[RocketCore.scala:217:20, :222:35, :1084:41]
  reg  [63:0]       coreMonitorBundle_rd0val_REG;	// @[RocketCore.scala:1145:46]
  reg  [63:0]       coreMonitorBundle_rd0val_REG_1;	// @[RocketCore.scala:1145:38]
  reg  [63:0]       coreMonitorBundle_rd1val_REG;	// @[RocketCore.scala:1147:46]
  reg  [63:0]       coreMonitorBundle_rd1val_REG_1;	// @[RocketCore.scala:1147:38]
  wire              _T_41 = _bpu_io_xcpt_if | (|{_ibuf_io_inst_0_bits_xcpt0_pf_inst, _ibuf_io_inst_0_bits_xcpt0_gf_inst, _ibuf_io_inst_0_bits_xcpt0_ae_inst});	// @[RocketCore.scala:286:20, :360:19, :518:{28,40,47}]
  wire [15:0]       _id_ctrl_decoder_decoded_T_200 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]       _id_ctrl_decoder_decoded_T_204 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]       _id_ctrl_decoder_decoded_T_206 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]       _id_ctrl_decoder_decoded_T_208 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [3:0]        id_ctrl_alu_fn =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_200, &_id_ctrl_decoder_decoded_T_204, &_id_ctrl_decoder_decoded_T_206, &_id_ctrl_decoder_decoded_T_208},
     |{&_id_ctrl_decoder_decoded_T_78, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _GEN_0[10], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_106, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_154},
     |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &_id_ctrl_decoder_decoded_T_200,
       &_id_ctrl_decoder_decoded_T_204,
       &_id_ctrl_decoder_decoded_T_206,
       &_id_ctrl_decoder_decoded_T_208},
     |{&_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11]}, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  wire [31:0]       inst = _ibuf_io_inst_0_bits_rvc ? {16'h0, _ibuf_io_inst_0_bits_raw[15:0]} : _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:286:20, :550:{21,62}]
  wire [7:0]        _id_ctrl_decoder_decoded_T_38 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]       _id_ctrl_decoder_decoded_T_56 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]       _id_ctrl_decoder_decoded_T_60 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]       _id_ctrl_decoder_decoded_T_114 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]        _id_ctrl_decoder_decoded_T_124 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]        _id_ctrl_decoder_decoded_T_128 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]        _id_ctrl_decoder_decoded_T_134 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]        _id_ctrl_decoder_decoded_T_138 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]       _id_ctrl_decoder_decoded_T_182 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [4:0]        id_ctrl_mem_cmd = {&_id_ctrl_decoder_decoded_T_174, &_id_ctrl_decoder_decoded_T_86, |{&_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_174, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[31]}}, |{&_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_182, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[30]}}, |{&_id_ctrl_decoder_decoded_T_18, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_182, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29]}}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  wire [2:0]        _T_37 = {_ibuf_io_inst_0_bits_xcpt1_pf_inst, _ibuf_io_inst_0_bits_xcpt1_gf_inst, _ibuf_io_inst_0_bits_xcpt1_ae_inst};	// @[RocketCore.scala:286:20, :513:22]
  wire              _mem_reg_store_T_3 = ex_ctrl_mem_cmd == 5'h7;	// @[RocketCore.scala:217:20, :574:40, :1266:39]
  wire              _mem_reg_store_T_5 = ex_ctrl_mem_cmd == 5'h4;	// @[RocketCore.scala:217:20, :1266:39, package.scala:16:47]
  wire              _mem_reg_store_T_6 = ex_ctrl_mem_cmd == 5'h9;	// @[RocketCore.scala:217:20, :1266:39, package.scala:16:47]
  wire              _mem_reg_store_T_7 = ex_ctrl_mem_cmd == 5'hA;	// @[RocketCore.scala:217:20, :1266:39, package.scala:16:47]
  wire              _mem_reg_store_T_8 = ex_ctrl_mem_cmd == 5'hB;	// @[RocketCore.scala:217:20, :1266:39, package.scala:16:47]
  wire              _mem_reg_store_T_12 = ex_ctrl_mem_cmd == 5'h8;	// @[RocketCore.scala:217:20, :1266:39, package.scala:16:47]
  wire              _mem_reg_store_T_13 = ex_ctrl_mem_cmd == 5'hC;	// @[RocketCore.scala:217:20, :1266:39, package.scala:16:47]
  wire              _mem_reg_store_T_14 = ex_ctrl_mem_cmd == 5'hD;	// @[RocketCore.scala:217:20, :1266:39, package.scala:16:47]
  wire              _mem_reg_store_T_15 = ex_ctrl_mem_cmd == 5'hE;	// @[RocketCore.scala:217:20, :1266:39, package.scala:16:47]
  wire              _mem_reg_store_T_16 = ex_ctrl_mem_cmd == 5'hF;	// @[RocketCore.scala:217:20, :1266:39, package.scala:16:47]
  wire              _T_86 = ex_ctrl_jalr & _csr_io_status_debug;	// @[RocketCore.scala:217:20, :315:19, :696:24]
  wire [3:0][63:0]  _GEN_8 = {{ex_rs_1}, {{2{ex_rs_1[31:0]}}}, {{2{{2{ex_rs_1[15:0]}}}}}, {{2{{2{{2{ex_rs_1[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, RocketCore.scala:415:14]
  wire [31:0]       _T_1282 = r & ~(ll_wen ? 32'h1 << ll_waddr : 32'h0);	// @[RocketCore.scala:860:29, :861:27, :871:44, :875:14, :876:12, :1247:{62,64}, :1252:40, :1255:{49,58}]
  wire              _T_1284 = wb_set_sboard & wb_wen;	// @[RocketCore.scala:781:53, :880:25, :971:28]
  wire [31:0]       _id_stall_fpu_T_3 = 32'h1 << wb_reg_inst[11:7];	// @[RocketCore.scala:275:24, :401:29, :1255:58]
  wire              _id_stall_fpu_T_6 = (_T_1289 | io_fpu_sboard_set) & wb_valid;	// @[RocketCore.scala:879:45, :996:{35,50,72}]
  wire [31:0]       _id_stall_fpu_T_4 = _id_stall_fpu_T_6 ? _id_stall_fpu_T_3 : 32'h0;	// @[RocketCore.scala:996:72, :1255:{49,58}]
  wire              _id_stall_fpu_T_7 = dmem_resp_replay & io_dmem_resp_bits_tag[0];	// @[RocketCore.scala:788:45, :792:42, :997:38]
  wire [31:0]       _id_stall_fpu_T_11 = (_id_stall_fpu_r | _id_stall_fpu_T_4) & ~(_id_stall_fpu_T_7 ? 32'h1 << io_dmem_resp_bits_tag[5:1] : 32'h0);	// @[RocketCore.scala:790:46, :997:38, :1246:60, :1247:{62,64}, :1251:29, :1255:{49,58}]
  wire              _id_stall_fpu_T_12 = _id_stall_fpu_T_6 | _id_stall_fpu_T_7;	// @[RocketCore.scala:996:72, :997:38, :1258:17]
  wire [8:0]        _id_ctrl_decoder_decoded_T_10 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]        _id_ctrl_decoder_decoded_T_62 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire [18:0]       _id_ctrl_decoder_decoded_T_212 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:286:20, pla.scala:78:21, :90:45, :91:29]
  wire              id_bypass_src_1_0 = _ibuf_io_inst_0_bits_inst_rs2 == 5'h0;	// @[RocketCore.scala:286:20, :1272:41]
  wire              id_system_insn = id_ctrl_csr == 3'h4;	// @[Decode.scala:50:77, RocketCore.scala:317:36, :1298:22]
  wire              id_csr_ren = (_id_csr_ren_T | (&id_ctrl_csr)) & ~(|_ibuf_io_inst_0_bits_inst_rs1);	// @[Decode.scala:50:77, RocketCore.scala:286:20, :318:{54,81}, :1272:41, package.scala:16:47, :73:59]
  wire              id_illegal_insn =
    {&_id_ctrl_decoder_decoded_T,
     &_id_ctrl_decoder_decoded_T_4,
     &_id_ctrl_decoder_decoded_T_6,
     &_id_ctrl_decoder_decoded_T_10,
     &_id_ctrl_decoder_decoded_T_12,
     &_id_ctrl_decoder_decoded_T_14,
     &_id_ctrl_decoder_decoded_T_22,
     &_id_ctrl_decoder_decoded_T_26,
     &_id_ctrl_decoder_decoded_T_28,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[24]},
     &_id_ctrl_decoder_decoded_T_36,
     &_id_ctrl_decoder_decoded_T_42,
     &_id_ctrl_decoder_decoded_T_46,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
     &_id_ctrl_decoder_decoded_T_54,
     &_id_ctrl_decoder_decoded_T_58,
     &_id_ctrl_decoder_decoded_T_62,
     &_id_ctrl_decoder_decoded_T_70,
     &_id_ctrl_decoder_decoded_T_78,
     &_id_ctrl_decoder_decoded_T_86,
     &_id_ctrl_decoder_decoded_T_92,
     &_id_ctrl_decoder_decoded_T_106,
     &_id_ctrl_decoder_decoded_T_108,
     &_id_ctrl_decoder_decoded_T_112,
     &_id_ctrl_decoder_decoded_T_118,
     &_id_ctrl_decoder_decoded_T_154,
     &_id_ctrl_decoder_decoded_T_160,
     &_id_ctrl_decoder_decoded_T_164,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _ibuf_io_inst_0_bits_inst_bits[22], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
     &_id_ctrl_decoder_decoded_T_180,
     &_id_ctrl_decoder_decoded_T_184,
     &_id_ctrl_decoder_decoded_T_186,
     &_id_ctrl_decoder_decoded_T_188,
     &_id_ctrl_decoder_decoded_T_210,
     &_id_ctrl_decoder_decoded_T_214,
     &_id_ctrl_decoder_decoded_T_218,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]},
     &_id_ctrl_decoder_decoded_T_234,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
     &_id_ctrl_decoder_decoded_T_244} == 41'h0 | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_12) & ~(_csr_io_status_isa[12]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_2) & ~(_csr_io_status_isa[0]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63) & (_csr_io_decode_0_fp_illegal | io_fpu_illegal_rm)
    | (|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]},
         &_id_ctrl_decoder_decoded_T_212,
         &_id_ctrl_decoder_decoded_T_214,
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]}}) & ~(_csr_io_status_isa[3]) | _ibuf_io_inst_0_bits_rvc & ~(_csr_io_status_isa[2]) | id_csr_en & (_csr_io_decode_0_read_illegal | ~id_csr_ren & _csr_io_decode_0_write_illegal) | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_system_illegal;	// @[Cat.scala:33:92, RocketCore.scala:286:20, :315:19, :317:36, :318:54, :320:54, :330:{34,37,55}, :331:{17,20,38}, :332:{16,48}, :333:{16,19,37}, :334:{30,33,51}, :340:{15,49,64,99}, :341:{5,31}, package.scala:73:59, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  wire              id_xcpt = _csr_io_interrupt | _bpu_io_debug_if | _bpu_io_xcpt_if | _ibuf_io_inst_0_bits_xcpt0_pf_inst | _ibuf_io_inst_0_bits_xcpt0_gf_inst | _ibuf_io_inst_0_bits_xcpt0_ae_inst | _ibuf_io_inst_0_bits_xcpt1_pf_inst | _ibuf_io_inst_0_bits_xcpt1_gf_inst | _ibuf_io_inst_0_bits_xcpt1_ae_inst | id_illegal_insn;	// @[RocketCore.scala:286:20, :315:19, :340:99, :360:19, :1224:26]
  wire              _T_29 = ex_reg_valid & ex_ctrl_wxd;	// @[RocketCore.scala:217:20, :222:35, :404:19]
  wire              _T_32 = _dcache_kill_mem_T & ~mem_ctrl_mem;	// @[RocketCore.scala:218:21, :405:{20,36,39}]
  wire              id_bypass_src_1_1 = _T_29 & _fp_data_hazard_ex_T_3;	// @[RocketCore.scala:404:19, :407:{74,82}]
  wire              id_bypass_src_1_2 = _T_32 & _fp_data_hazard_mem_T_3;	// @[RocketCore.scala:405:36, :407:{74,82}]
  wire              do_bypass_1 = id_bypass_src_1_0 | id_bypass_src_1_1 | id_bypass_src_1_2 | _dcache_kill_mem_T & _fp_data_hazard_mem_T_3;	// @[RocketCore.scala:405:20, :407:{74,82}, :540:48, :1272:41]
  wire              _T_54 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_57) & ~do_bypass_1;	// @[Cat.scala:33:92, RocketCore.scala:540:48, :544:{23,26}, pla.scala:114:39]
  wire              ex_sfence = ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h14 | ex_ctrl_mem_cmd == 5'h15 | ex_ctrl_mem_cmd == 5'h16);	// @[Mux.scala:47:70, RocketCore.scala:217:20, :575:{44,64,96,110,129}, package.scala:16:47]
  wire              mem_pc_valid = mem_reg_valid | mem_reg_replay | mem_reg_xcpt_interrupt;	// @[RocketCore.scala:239:36, :240:36, :244:36, :636:54]
  wire              mem_npc_misaligned = ~(_csr_io_status_isa[2]) & _mem_npc_T_4[1] & ~mem_reg_sfence;	// @[RocketCore.scala:250:27, :315:19, :334:51, :641:21, :645:{28,66,70,73}]
  wire              _T_82 = mem_reg_valid & mem_reg_flush_pipe;	// @[RocketCore.scala:240:36, :245:36, :660:23]
  wire              _T_87 = mem_reg_xcpt_interrupt | mem_reg_xcpt;	// @[RocketCore.scala:239:36, :243:36, :710:29]
  wire              _T_88 = mem_reg_valid & mem_npc_misaligned;	// @[RocketCore.scala:240:36, :645:70, :711:20]
  wire              mem_xcpt = _T_87 | _T_88 | mem_reg_valid & mem_ldst_xcpt;	// @[RocketCore.scala:240:36, :710:29, :711:20, :712:20, :1224:26]
  wire              ctrl_killm = killm_common | mem_xcpt | fpu_kill_mem;	// @[RocketCore.scala:722:51, :724:68, :726:45, :1224:26]
  wire              id_bypass_src_0_1 = _T_29 & _fp_data_hazard_ex_T_1;	// @[RocketCore.scala:404:19, :407:{74,82}]
  wire              id_bypass_src_0_2 = _T_32 & _fp_data_hazard_mem_T_1;	// @[RocketCore.scala:405:36, :407:{74,82}]
  wire              do_bypass = ~(|_ibuf_io_inst_0_bits_inst_rs1) | id_bypass_src_0_1 | id_bypass_src_0_2 | _dcache_kill_mem_T & _fp_data_hazard_mem_T_1;	// @[RocketCore.scala:286:20, :405:20, :407:{74,82}, :540:48, :1272:41]
  always @(posedge clock) begin
    id_reg_pause <= ~(_csr_io_time[4:0] == 5'h0 | _csr_io_inhibit_cycle | io_dmem_perf_release | take_pc_mem_wb) & (~ctrl_killd & (&_id_ctrl_decoder_decoded_T_10) & _ibuf_io_inst_0_bits_inst_bits[23:20] == 4'h0 | id_reg_pause);	// @[Cat.scala:33:92, RocketCore.scala:129:25, :282:35, :286:20, :315:19, :350:33, :495:19, :500:22, :506:{42,51,66}, :1029:104, :1110:{28,62,118}, :1111:{18,33}, pla.scala:98:74]
    imem_might_request_reg <= ex_pc_valid | mem_pc_valid | _csr_io_customCSRs_0_value[1];	// @[CustomCSRs.scala:38:61, RocketCore.scala:130:35, :315:19, :566:51, :636:54, :1039:59]
    if (ctrl_killd) begin	// @[RocketCore.scala:1029:104]
    end
    else begin	// @[RocketCore.scala:1029:104]
      ex_ctrl_fp <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_63;	// @[Cat.scala:33:92, RocketCore.scala:217:20, pla.scala:114:39]
      ex_ctrl_branch <= |{&_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_106};	// @[Cat.scala:33:92, RocketCore.scala:217:20, pla.scala:98:74, :114:39]
      ex_ctrl_jal <= &_id_ctrl_decoder_decoded_T_46;	// @[Cat.scala:33:92, RocketCore.scala:217:20, pla.scala:98:74]
      ex_ctrl_jalr <= &_id_ctrl_decoder_decoded_T_44;	// @[Cat.scala:33:92, RocketCore.scala:217:20, pla.scala:98:74]
      ex_ctrl_rxs2 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_57;	// @[Cat.scala:33:92, RocketCore.scala:217:20, pla.scala:114:39]
      ex_ctrl_rxs1 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_55;	// @[Cat.scala:33:92, RocketCore.scala:217:20, pla.scala:114:39]
      if (id_xcpt) begin	// @[RocketCore.scala:1224:26]
        if (_T_41)	// @[RocketCore.scala:518:28]
          ex_ctrl_sel_alu2 <= 2'h0;	// @[RocketCore.scala:217:20]
        else	// @[RocketCore.scala:518:28]
          ex_ctrl_sel_alu2 <= {1'h0, |_T_37};	// @[RocketCore.scala:217:20, :512:24, :513:{22,29,34}, :515:26]
        if (_T_41 | (|_T_37))	// @[RocketCore.scala:511:24, :513:{22,29,34}, :514:26, :518:{28,52}, :519:26]
          ex_ctrl_sel_alu1 <= 2'h2;	// @[RocketCore.scala:217:20]
        else	// @[RocketCore.scala:511:24, :513:34, :514:26, :518:52, :519:26]
          ex_ctrl_sel_alu1 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:217:20]
        ex_ctrl_alu_fn <= 4'h0;	// @[RocketCore.scala:217:20]
      end
      else begin	// @[RocketCore.scala:1224:26]
        ex_ctrl_sel_alu2 <= {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_124, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_154}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_56, &_id_ctrl_decoder_decoded_T_60, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_114, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_138}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:217:20, pla.scala:98:74, :114:39]
        ex_ctrl_sel_alu1 <= {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4]}, &_id_ctrl_decoder_decoded_T_46}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_22, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_66, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_94, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_118, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_176, &_id_ctrl_decoder_decoded_T_240, &_id_ctrl_decoder_decoded_T_250}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:217:20, :286:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
        ex_ctrl_alu_fn <= id_ctrl_alu_fn;	// @[Decode.scala:50:77, RocketCore.scala:217:20]
      end
      ex_ctrl_sel_imm <= {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_12, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_56, &_id_ctrl_decoder_decoded_T_60, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_108, &_id_ctrl_decoder_decoded_T_114, &_id_ctrl_decoder_decoded_T_128, &_id_ctrl_decoder_decoded_T_138}, |{&_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_46}, |{&_id_ctrl_decoder_decoded_T_38, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_124, &_id_ctrl_decoder_decoded_T_134}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:217:20, :286:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_alu_dw <= id_xcpt | (|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_14, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_26, &_id_ctrl_decoder_decoded_T_42, &_id_ctrl_decoder_decoded_T_46, &_id_ctrl_decoder_decoded_T_54, &_id_ctrl_decoder_decoded_T_62, &_id_ctrl_decoder_decoded_T_70, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_92, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_108, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_160, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_174});	// @[Cat.scala:33:92, RocketCore.scala:217:20, :286:20, :501:13, :508:20, :510:22, :1224:26, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_mem <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_29;	// @[Cat.scala:33:92, RocketCore.scala:217:20, pla.scala:114:39]
      ex_ctrl_mem_cmd <= id_ctrl_mem_cmd;	// @[Decode.scala:50:77, RocketCore.scala:217:20]
      ex_ctrl_rfs1 <= |{&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_188, &_id_ctrl_decoder_decoded_T_210, &_id_ctrl_decoder_decoded_T_214, &_id_ctrl_decoder_decoded_T_218, &_id_ctrl_decoder_decoded_T_236, &_id_ctrl_decoder_decoded_T_244};	// @[Cat.scala:33:92, RocketCore.scala:217:20, pla.scala:98:74, :114:39]
      ex_ctrl_rfs2 <= |{&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_184, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_188, &_id_ctrl_decoder_decoded_T_218};	// @[Cat.scala:33:92, RocketCore.scala:217:20, :286:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_wfd <= |{&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_36, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_188, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_212, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_218, &_id_ctrl_decoder_decoded_T_240, &_id_ctrl_decoder_decoded_T_250};	// @[Cat.scala:33:92, RocketCore.scala:217:20, :286:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_div <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_12;	// @[Cat.scala:33:92, RocketCore.scala:217:20, pla.scala:114:39]
      ex_ctrl_wxd <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_10;	// @[Cat.scala:33:92, RocketCore.scala:217:20, pla.scala:114:39]
      if (id_system_insn & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_29))	// @[Cat.scala:33:92, RocketCore.scala:317:36, :319:35, pla.scala:114:39]
        ex_ctrl_csr <= 3'h0;	// @[RocketCore.scala:217:20, :1295:24]
      else if (id_csr_ren)	// @[RocketCore.scala:318:54]
        ex_ctrl_csr <= 3'h2;	// @[RocketCore.scala:217:20, :1288:26]
      else	// @[RocketCore.scala:318:54]
        ex_ctrl_csr <= id_ctrl_csr;	// @[Decode.scala:50:77, RocketCore.scala:217:20]
      ex_ctrl_fence_i <= &_id_ctrl_decoder_decoded_T_52;	// @[Cat.scala:33:92, RocketCore.scala:217:20, pla.scala:98:74]
      ex_reg_rvc <= id_xcpt & (|_T_37) | _ibuf_io_inst_0_bits_rvc;	// @[RocketCore.scala:223:35, :286:20, :502:16, :508:20, :513:{22,29,34}, :516:20, :1224:26]
      ex_reg_flush_pipe <= (&_id_ctrl_decoder_decoded_T_52) | id_system_insn | id_csr_en & ~id_csr_ren & _csr_io_decode_0_write_flush;	// @[Cat.scala:33:92, RocketCore.scala:226:35, :315:19, :317:36, :318:54, :320:{54,66}, :523:42, package.scala:73:59, pla.scala:98:74]
      ex_reg_load_use <= mem_reg_valid & data_hazard_mem & mem_ctrl_mem;	// @[RocketCore.scala:218:21, :227:35, :240:36, :984:38, :987:51]
      if (id_ctrl_mem_cmd == 5'h14 | id_ctrl_mem_cmd == 5'h15 | id_ctrl_mem_cmd == 5'h16 | id_ctrl_mem_cmd == 5'h5)	// @[Decode.scala:50:77, Mux.scala:47:70, RocketCore.scala:1266:39, package.scala:16:47, :73:59]
        ex_reg_mem_size <= {|_ibuf_io_inst_0_bits_inst_rs2, |_ibuf_io_inst_0_bits_inst_rs1};	// @[Cat.scala:33:92, RocketCore.scala:231:28, :286:20, :528:{40,59}]
      else	// @[package.scala:73:59]
        ex_reg_mem_size <= _ibuf_io_inst_0_bits_inst_bits[13:12];	// @[RocketCore.scala:231:28, :286:20, :526:95]
      ex_reg_rs_bypass_0 <= ~id_illegal_insn & do_bypass;	// @[RocketCore.scala:340:99, :411:29, :540:48, :542:27, :549:47, :551:27]
      ex_reg_rs_bypass_1 <= do_bypass_1;	// @[RocketCore.scala:411:29, :540:48]
      if (id_illegal_insn) begin	// @[RocketCore.scala:340:99]
        ex_reg_rs_lsb_0 <= inst[1:0];	// @[RocketCore.scala:412:26, :550:21, :552:31]
        ex_reg_rs_msb_0 <= {32'h0, inst[31:2]};	// @[RocketCore.scala:413:26, :544:38, :549:47, :550:21, :553:{24,32}]
      end
      else if ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_55) & ~do_bypass) begin	// @[Cat.scala:33:92, RocketCore.scala:540:48, :544:{23,26}, pla.scala:114:39]
        ex_reg_rs_lsb_0 <= id_rs_0[1:0];	// @[RocketCore.scala:412:26, :545:37, :837:35, :888:17, :1277:25, :1280:{31,39}]
        ex_reg_rs_msb_0 <= id_rs_0[63:2];	// @[RocketCore.scala:413:26, :546:38, :837:35, :888:17, :1277:25, :1280:{31,39}]
      end
      else if (|_ibuf_io_inst_0_bits_inst_rs1) begin	// @[RocketCore.scala:286:20, :1272:41]
        if (id_bypass_src_0_1)	// @[RocketCore.scala:407:74]
          ex_reg_rs_lsb_0 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:412:26]
        else	// @[RocketCore.scala:407:74]
          ex_reg_rs_lsb_0 <= {1'h1, ~id_bypass_src_0_2};	// @[Mux.scala:47:70, RocketCore.scala:407:74, :412:26]
      end
      else	// @[RocketCore.scala:1272:41]
        ex_reg_rs_lsb_0 <= 2'h0;	// @[RocketCore.scala:412:26]
      if (_T_54)	// @[RocketCore.scala:544:23]
        ex_reg_rs_lsb_1 <= id_rs_1[1:0];	// @[RocketCore.scala:412:26, :545:37, :837:35, :888:17, :1277:25, :1280:{31,39}]
      else if (id_bypass_src_1_0)	// @[RocketCore.scala:1272:41]
        ex_reg_rs_lsb_1 <= 2'h0;	// @[RocketCore.scala:412:26]
      else if (id_bypass_src_1_1)	// @[RocketCore.scala:407:74]
        ex_reg_rs_lsb_1 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:412:26]
      else	// @[RocketCore.scala:407:74]
        ex_reg_rs_lsb_1 <= {1'h1, ~id_bypass_src_1_2};	// @[Mux.scala:47:70, RocketCore.scala:407:74, :412:26]
    end
    ex_ctrl_rocc <= ctrl_killd & ex_ctrl_rocc;	// @[RocketCore.scala:217:20, :500:22, :501:13, :1029:104]
    ex_ctrl_zbk <= ctrl_killd & ex_ctrl_zbk;	// @[RocketCore.scala:217:20, :500:22, :501:13, :1029:104]
    ex_ctrl_zkn <= ctrl_killd & ex_ctrl_zkn;	// @[RocketCore.scala:217:20, :500:22, :501:13, :1029:104]
    ex_ctrl_zks <= ctrl_killd & ex_ctrl_zks;	// @[RocketCore.scala:217:20, :500:22, :501:13, :1029:104]
    ex_ctrl_mul <= ctrl_killd & ex_ctrl_mul;	// @[RocketCore.scala:217:20, :500:22, :501:13, :1029:104]
    if (_T_82 | ~ex_pc_valid) begin	// @[RocketCore.scala:218:21, :566:51, :660:{23,46}, :662:28]
    end
    else begin	// @[RocketCore.scala:218:21, :660:46, :662:28]
      mem_ctrl_fp <= ex_ctrl_fp;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_rocc <= ex_ctrl_rocc;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_branch <= ex_ctrl_branch;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_jal <= ex_ctrl_jal;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_jalr <= ex_ctrl_jalr;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_rxs2 <= ex_ctrl_rxs2;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_rxs1 <= ex_ctrl_rxs1;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_mem <= ex_ctrl_mem;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_rfs1 <= ex_ctrl_rfs1;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_rfs2 <= ex_ctrl_rfs2;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_wfd <= ex_ctrl_wfd;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_mul <= ex_ctrl_mul;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_div <= ex_ctrl_div;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_wxd <= ex_ctrl_wxd;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_csr <= ex_ctrl_csr;	// @[RocketCore.scala:217:20, :218:21]
      mem_ctrl_fence_i <= _T_86 | ex_ctrl_fence_i;	// @[RocketCore.scala:217:20, :218:21, :663:14, :696:{24,48}, :698:24]
      mem_reg_rvc <= ex_reg_rvc;	// @[RocketCore.scala:223:35, :241:36]
      mem_reg_btb_resp_entry <= ex_reg_btb_resp_entry;	// @[RocketCore.scala:224:35, :242:36]
      mem_reg_btb_resp_bht_history <= ex_reg_btb_resp_bht_history;	// @[RocketCore.scala:224:35, :242:36]
      mem_reg_flush_pipe <= _T_86 | ex_reg_flush_pipe;	// @[RocketCore.scala:226:35, :245:36, :671:24, :696:{24,48}, :699:26]
      mem_reg_cause <= ex_reg_cause;	// @[RocketCore.scala:228:35, :246:36]
      mem_reg_slow_bypass <= _mem_reg_store_T_3 | ~(ex_reg_mem_size[1]);	// @[RocketCore.scala:231:28, :247:36, :574:{40,50,69}]
      mem_reg_load <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h0 | ex_ctrl_mem_cmd == 5'h10 | ex_ctrl_mem_cmd == 5'h6 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[Consts.scala:85:68, RocketCore.scala:217:20, :248:36, :574:40, :667:33, :1266:39, package.scala:16:47]
      mem_reg_store <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h1 | ex_ctrl_mem_cmd == 5'h11 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[Consts.scala:86:{32,49,76}, RocketCore.scala:217:20, :249:36, :574:40, :668:34, :1266:39, package.scala:16:47]
      mem_reg_pc <= ex_reg_pc;	// @[RocketCore.scala:230:22, :251:23]
      mem_reg_inst <= ex_reg_inst;	// @[RocketCore.scala:233:24, :252:25]
      mem_reg_mem_size <= ex_reg_mem_size;	// @[RocketCore.scala:231:28, :253:29]
      mem_reg_hls_or_dv <= ex_reg_hls;	// @[RocketCore.scala:232:23, :254:30]
      mem_reg_raw_inst <= ex_reg_raw_inst;	// @[RocketCore.scala:234:28, :255:29]
      mem_scie_pipelined <= ex_scie_pipelined;	// @[RocketCore.scala:236:30, :257:31]
      if (ex_scie_unpipelined | ex_ctrl_zbk | ex_ctrl_zkn | ex_ctrl_zks)	// @[Mux.scala:27:73, RocketCore.scala:217:20, :235:32]
        mem_reg_wdata <= 64'h0;	// @[RocketCore.scala:258:26]
      else	// @[Mux.scala:27:73]
        mem_reg_wdata <= _alu_io_out;	// @[RocketCore.scala:258:26, :425:19]
      mem_br_taken <= _alu_io_cmp_out;	// @[RocketCore.scala:260:25, :425:19]
    end
    if (mem_pc_valid) begin	// @[RocketCore.scala:636:54]
      wb_ctrl_rocc <= mem_ctrl_rocc;	// @[RocketCore.scala:218:21, :219:20]
      wb_ctrl_rxs2 <= mem_ctrl_rxs2;	// @[RocketCore.scala:218:21, :219:20]
      wb_ctrl_rxs1 <= mem_ctrl_rxs1;	// @[RocketCore.scala:218:21, :219:20]
      wb_ctrl_mem <= mem_ctrl_mem;	// @[RocketCore.scala:218:21, :219:20]
      wb_ctrl_rfs1 <= mem_ctrl_rfs1;	// @[RocketCore.scala:218:21, :219:20]
      wb_ctrl_rfs2 <= mem_ctrl_rfs2;	// @[RocketCore.scala:218:21, :219:20]
      wb_ctrl_wfd <= mem_ctrl_wfd;	// @[RocketCore.scala:218:21, :219:20]
      wb_ctrl_div <= mem_ctrl_div;	// @[RocketCore.scala:218:21, :219:20]
      wb_ctrl_wxd <= mem_ctrl_wxd;	// @[RocketCore.scala:218:21, :219:20]
      wb_ctrl_csr <= mem_ctrl_csr;	// @[RocketCore.scala:218:21, :219:20]
      wb_ctrl_fence_i <= mem_ctrl_fence_i;	// @[RocketCore.scala:218:21, :219:20]
      if (_T_87)	// @[RocketCore.scala:710:29]
        wb_reg_cause <= mem_reg_cause;	// @[RocketCore.scala:246:36, :268:35]
      else	// @[RocketCore.scala:710:29]
        wb_reg_cause <= {60'h0, _T_88 ? 4'h0 : mem_debug_breakpoint ? 4'hE : 4'h3};	// @[Mux.scala:47:70, RocketCore.scala:268:35, :704:64, :711:20]
      wb_reg_sfence <= mem_reg_sfence;	// @[RocketCore.scala:250:27, :269:26]
      wb_reg_pc <= mem_reg_pc;	// @[RocketCore.scala:251:23, :270:22]
      wb_reg_mem_size <= mem_reg_mem_size;	// @[RocketCore.scala:253:29, :271:28]
      wb_reg_hls_or_dv <= mem_reg_hls_or_dv;	// @[RocketCore.scala:254:30, :272:29]
      wb_reg_inst <= mem_reg_inst;	// @[RocketCore.scala:252:25, :275:24]
      wb_reg_raw_inst <= mem_reg_raw_inst;	// @[RocketCore.scala:255:29, :276:28]
      if (mem_scie_pipelined)	// @[RocketCore.scala:257:31]
        wb_reg_wdata <= 64'h0;	// @[RocketCore.scala:277:25]
      else if (~mem_reg_xcpt & mem_ctrl_fp & mem_ctrl_wxd)	// @[RocketCore.scala:218:21, :243:36, :646:27, :737:40]
        wb_reg_wdata <= io_fpu_toint_data;	// @[RocketCore.scala:277:25]
      else if (~mem_reg_xcpt & (mem_ctrl_jalr ^ mem_npc_misaligned))	// @[RocketCore.scala:218:21, :243:36, :645:70, :646:{27,41,59}]
        wb_reg_wdata <= {{24{_mem_br_target_T_10[39]}}, _mem_br_target_T_10};	// @[RocketCore.scala:277:25, :637:41, :646:26]
      else	// @[RocketCore.scala:646:41]
        wb_reg_wdata <= mem_reg_wdata;	// @[RocketCore.scala:258:26, :277:25]
    end
    ex_reg_xcpt_interrupt <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & _csr_io_interrupt;	// @[RocketCore.scala:221:35, :282:35, :286:20, :315:19, :496:20, :498:62]
    ex_reg_valid <= ~ctrl_killd;	// @[RocketCore.scala:222:35, :495:19, :1029:104]
    if (~ctrl_killd | _csr_io_interrupt | _ibuf_io_inst_0_bits_replay) begin	// @[RocketCore.scala:286:20, :315:19, :495:19, :556:41, :1029:104]
      ex_reg_btb_resp_entry <= _ibuf_io_btb_resp_entry;	// @[RocketCore.scala:224:35, :286:20]
      ex_reg_btb_resp_bht_history <= _ibuf_io_btb_resp_bht_history;	// @[RocketCore.scala:224:35, :286:20]
      if (_csr_io_interrupt)	// @[RocketCore.scala:315:19]
        ex_reg_cause <= _csr_io_interrupt_cause;	// @[RocketCore.scala:228:35, :315:19]
      else	// @[RocketCore.scala:315:19]
        ex_reg_cause <= {59'h0, _bpu_io_debug_if ? 5'hE : _bpu_io_xcpt_if ? 5'h3 : _ibuf_io_inst_0_bits_xcpt0_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt0_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt0_ae_inst ? 5'h1 : _ibuf_io_inst_0_bits_xcpt1_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt1_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt1_ae_inst ? 5'h1 : 5'h2};	// @[Mux.scala:47:70, RocketCore.scala:228:35, :286:20, :360:19, :1266:39]
      ex_reg_pc <= _ibuf_io_pc;	// @[RocketCore.scala:230:22, :286:20]
      ex_reg_inst <= _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:233:24, :286:20]
      ex_reg_raw_inst <= _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:234:28, :286:20]
    end
    ex_reg_xcpt <= ~ctrl_killd & id_xcpt;	// @[RocketCore.scala:225:35, :495:19, :497:30, :1029:104, :1224:26]
    ex_reg_replay <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & _ibuf_io_inst_0_bits_replay;	// @[RocketCore.scala:229:26, :282:35, :286:20, :496:{20,54}]
    ex_reg_hls <= ctrl_killd & ex_reg_hls;	// @[RocketCore.scala:232:23, :500:22, :525:16, :1029:104]
    ex_scie_unpipelined <= ctrl_killd & ex_scie_unpipelined;	// @[RocketCore.scala:235:32, :500:22, :504:25, :1029:104]
    ex_scie_pipelined <= ctrl_killd & ex_scie_pipelined;	// @[RocketCore.scala:236:30, :500:22, :505:23, :1029:104]
    mem_reg_xcpt_interrupt <= ~take_pc_mem_wb & ex_reg_xcpt_interrupt;	// @[RocketCore.scala:221:35, :239:36, :282:35, :496:20, :656:45]
    mem_reg_valid <= ~ctrl_killx;	// @[RocketCore.scala:240:36, :572:48, :653:20]
    mem_reg_xcpt <= ~ctrl_killx & (ex_reg_xcpt_interrupt | ex_reg_xcpt);	// @[RocketCore.scala:221:35, :225:35, :243:36, :572:48, :630:28, :653:20, :655:31]
    mem_reg_replay <= ~take_pc_mem_wb & replay_ex;	// @[RocketCore.scala:244:36, :282:35, :496:20, :571:33, :654:37]
    mem_reg_sfence <= ~_T_82 & (ex_pc_valid ? ex_sfence : mem_reg_sfence);	// @[RocketCore.scala:250:27, :566:51, :575:44, :660:{23,46}, :661:20, :662:28, :669:20]
    if (_T_82 | ~(ex_pc_valid & ex_ctrl_rxs2 & (ex_ctrl_mem | ex_ctrl_rocc | ex_sfence))) begin	// @[RocketCore.scala:217:20, :259:24, :566:51, :575:44, :660:{23,46}, :662:28, :692:{56,71}, :694:19]
    end
    else	// @[RocketCore.scala:259:24, :660:46, :662:28]
      mem_reg_rs2 <= _GEN_8[ex_ctrl_rocc ? 2'h3 : ex_reg_mem_size];	// @[AMOALU.scala:27:{13,19}, Mux.scala:47:70, RocketCore.scala:217:20, :231:28, :259:24, :693:21]
    wb_reg_valid <= ~ctrl_killm;	// @[RocketCore.scala:264:35, :726:45, :729:19]
    wb_reg_xcpt <= mem_xcpt & ~take_pc_wb;	// @[RocketCore.scala:265:35, :730:34, :731:27, :785:53, :1224:26]
    wb_reg_replay <= (dcache_kill_mem | mem_reg_replay | fpu_kill_mem) & ~take_pc_wb;	// @[RocketCore.scala:244:36, :266:35, :721:55, :722:51, :723:55, :730:{31,34}, :785:53]
    wb_reg_flush_pipe <= ~ctrl_killm & mem_reg_flush_pipe;	// @[RocketCore.scala:245:36, :267:35, :726:45, :729:19, :732:36]
    if (~ctrl_killd & _T_54)	// @[RocketCore.scala:413:26, :495:19, :500:22, :544:{23,38}, :546:26, :1029:104]
      ex_reg_rs_msb_1 <= id_rs_1[63:2];	// @[RocketCore.scala:413:26, :546:38, :837:35, :888:17, :1277:25, :1280:{31,39}]
    div_io_kill_REG <= _div_io_req_ready & _div_io_req_valid_T;	// @[Decoupled.scala:51:35, RocketCore.scala:481:19, :482:36, :725:41]
    dcache_blocked_blocked <= ~io_dmem_req_ready & ~io_dmem_perf_grant & (dcache_blocked_blocked | _io_dmem_req_valid_output | io_dmem_s2_nack);	// @[RocketCore.scala:568:45, :1009:22, :1010:{63,83,116}, :1084:41]
    rocc_blocked <= ~wb_xcpt & (_io_rocc_cmd_valid_T & ~replay_wb_common | rocc_blocked);	// @[RocketCore.scala:356:53, :782:42, :879:48, :1013:25, :1014:{50,72}, :1042:47, :1102:53, :1224:26]
    io_imem_progress_REG <= wb_reg_valid & ~replay_wb_common;	// @[RocketCore.scala:264:35, :782:42, :1042:{30,44,47}]
    if (ex_reg_rs_bypass_0)	// @[RocketCore.scala:411:29]
      coreMonitorBundle_rd0val_REG <= _ex_rs_T_5;	// @[RocketCore.scala:1145:46, package.scala:33:76]
    else	// @[RocketCore.scala:411:29]
      coreMonitorBundle_rd0val_REG <= _ex_rs_T_6;	// @[Cat.scala:33:92, RocketCore.scala:1145:46]
    coreMonitorBundle_rd0val_REG_1 <= coreMonitorBundle_rd0val_REG;	// @[RocketCore.scala:1145:{38,46}]
    if (ex_reg_rs_bypass_1)	// @[RocketCore.scala:411:29]
      coreMonitorBundle_rd1val_REG <= _ex_rs_T_12;	// @[RocketCore.scala:1147:46, package.scala:33:76]
    else	// @[RocketCore.scala:411:29]
      coreMonitorBundle_rd1val_REG <= _ex_rs_T_13;	// @[Cat.scala:33:92, RocketCore.scala:1147:46]
    coreMonitorBundle_rd1val_REG_1 <= coreMonitorBundle_rd1val_REG;	// @[RocketCore.scala:1147:{38,46}]
    if (reset) begin
      id_reg_fence <= 1'h0;	// @[RocketCore.scala:307:29]
      counter <= 32'h0;	// @[RocketCore.scala:578:24]
      miss_detected <= 1'h0;	// @[RocketCore.scala:579:30]
      miss_events <= 32'h0;	// @[RocketCore.scala:580:28]
      access_detected <= 1'h0;	// @[RocketCore.scala:607:32]
      access_events <= 32'h0;	// @[RocketCore.scala:608:30]
      prevl1miss <= 1'h0;	// @[RocketCore.scala:821:29]
      prevl1miss_trig <= 1'h0;	// @[RocketCore.scala:822:34]
      _r <= 32'h0;	// @[RocketCore.scala:1251:29]
      _id_stall_fpu_r <= 32'h0;	// @[RocketCore.scala:1251:29]
    end
    else begin
      id_reg_fence <= ~ctrl_killd & ((&_id_ctrl_decoder_decoded_T_10) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_2) & _ibuf_io_inst_0_bits_inst_bits[26]) | id_mem_busy & id_reg_fence;	// @[Cat.scala:33:92, RocketCore.scala:286:20, :307:29, :347:29, :351:{37,52}, :352:38, :353:{23,38}, :495:19, :500:22, :507:{26,41}, :1029:104, pla.scala:98:74, :114:39]
      if (reset) begin
        counter <= 32'h0;	// @[RocketCore.scala:578:24]
        miss_events <= 32'h0;	// @[RocketCore.scala:580:28]
        access_events <= 32'h0;	// @[RocketCore.scala:608:30]
      end
      else begin
        if (wb_dcache_miss)	// @[RocketCore.scala:567:36]
          counter <= counter + 32'h1;	// @[RocketCore.scala:578:24, :592:28, :1255:58]
        else if (miss_detected)	// @[RocketCore.scala:579:30]
          counter <= 32'h0;	// @[RocketCore.scala:578:24]
        if (wb_dcache_miss | ~(miss_detected & _T_61)) begin	// @[RocketCore.scala:567:36, :579:30, :580:28, :587:26, :593:31, :595:{22,29}, :597:25]
        end
        else	// @[RocketCore.scala:580:28, :587:26, :593:31]
          miss_events <= miss_events + 32'h28;	// @[RocketCore.scala:580:28, :597:40]
        if (_io_dmem_req_valid_output & ~access_detected)	// @[RocketCore.scala:607:32, :608:30, :614:29, :616:{14,32}, :618:27, :1084:41]
          access_events <= access_events + 32'h1;	// @[RocketCore.scala:608:30, :618:44, :1255:58]
      end
      miss_detected <= ~reset & wb_dcache_miss;	// @[RocketCore.scala:567:36, :579:30, :582:24, :584:19, :587:26]
      access_detected <= ~reset & _io_dmem_req_valid_output;	// @[RocketCore.scala:582:24, :584:19, :587:26, :607:32, :610:26, :611:21, :614:29, :1084:41]
      prevl1miss <= wb_dcache_miss;	// @[RocketCore.scala:567:36, :821:29]
      prevl1miss_trig <= stallpc_flag;	// @[RocketCore.scala:809:55, :822:34]
      if (ll_wen | _T_1284)	// @[RocketCore.scala:861:27, :871:44, :876:12, :971:28, :1258:17]
        _r <= _T_1282 | (_T_1284 ? _id_stall_fpu_T_3 : 32'h0);	// @[RocketCore.scala:971:28, :1246:60, :1247:62, :1251:29, :1255:{49,58}]
      else if (ll_wen)	// @[RocketCore.scala:861:27, :871:44, :876:12]
        _r <= _T_1282;	// @[RocketCore.scala:1247:62, :1251:29]
      if (_id_stall_fpu_T_12 | io_fpu_sboard_clr)	// @[RocketCore.scala:1258:17]
        _id_stall_fpu_r <= _id_stall_fpu_T_11 & ~(io_fpu_sboard_clr ? 32'h1 << io_fpu_sboard_clra : 32'h0);	// @[RocketCore.scala:1247:{62,64}, :1251:29, :1255:{49,58}]
      else if (_id_stall_fpu_T_12)	// @[RocketCore.scala:1258:17]
        _id_stall_fpu_r <= _id_stall_fpu_T_11;	// @[RocketCore.scala:1247:62, :1251:29]
      else	// @[RocketCore.scala:1258:17]
        _id_stall_fpu_r <= {32{_id_stall_fpu_T_6}} & _id_stall_fpu_T_4 | _id_stall_fpu_r;	// @[RocketCore.scala:996:72, :1251:29, :1255:49, :1259:{18,23}]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         coreMonitorBundle_wrenx = wb_wen & ~wb_set_sboard;	// @[RocketCore.scala:781:53, :880:25, :1140:{37,40}]
    wire         _T_1298 = wb_ctrl_rxs1 | wb_ctrl_rfs1;	// @[RocketCore.scala:219:20, :1186:27]
    wire         _T_1302 = wb_ctrl_rxs2 | wb_ctrl_rfs2;	// @[RocketCore.scala:219:20, :1188:27]
    always @(posedge clock) begin	// @[RocketCore.scala:596:19]
      if ((`PRINTF_COND_) & ~reset & ~wb_dcache_miss & miss_detected & _T_61 & ~reset)	// @[RocketCore.scala:567:36, :579:30, :582:24, :587:26, :595:22, :596:19]
        $fwrite(32'h80000002, "DCache miss lasted for %d cycles\n", counter);	// @[RocketCore.scala:578:24, :596:19]
      if ((`PRINTF_COND_) & ~reset)	// @[RocketCore.scala:596:19, :603:7]
        $fwrite(32'h80000002, "Total DCache miss events: %d\n", miss_events);	// @[RocketCore.scala:580:28, :596:19, :603:7]
      if ((`PRINTF_COND_) & ~reset & ~_io_dmem_req_valid_output & access_detected & ~reset)	// @[RocketCore.scala:582:24, :596:19, :607:32, :614:29, :622:15, :1084:41]
        $fwrite(32'h80000002, "DCache access detect!\n");	// @[RocketCore.scala:596:19, :622:15]
      if ((`PRINTF_COND_) & ~reset)	// @[RocketCore.scala:596:19, :626:7]
        $fwrite(32'h80000002, "Total DCache access events: %d\n", access_events);	// @[RocketCore.scala:596:19, :608:30, :626:7]
      if (~reset & ~(~(wb_reg_xcpt & _csr_io_htval_htval_valid_imem_T) | io_imem_gpa_valid)) begin	// @[RocketCore.scala:265:35, :913:40, :915:{11,12,30}, package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[RocketCore.scala:915:11]
          $error("Assertion failed\n    at RocketCore.scala:915 assert(!htval_valid_imem || io.imem.gpa.valid)\n");	// @[RocketCore.scala:915:11]
        if (`STOP_COND_)	// @[RocketCore.scala:915:11]
          $fatal;	// @[RocketCore.scala:915:11]
      end
      if ((`PRINTF_COND_) & ~reset)	// @[RocketCore.scala:596:19, :1005:9]
        $fwrite(32'h80000002, "independent load run flag: %d\n", _T_1289 & wb_valid);	// @[RocketCore.scala:596:19, :879:45, :996:35, :1005:{9,74}]
      if ((`PRINTF_COND_) & _csr_io_trace_0_valid & ~reset)	// @[RocketCore.scala:315:19, :596:19, :1180:13]
        $fwrite(32'h80000002, "C%d: %d [%d] pc=[%x] W[r%d=%x][%d] R[r%d=%x] R[r%d=%x] inst=[%x] DASM(%x)\n", io_hartid, _csr_io_time[31:0], _csr_io_trace_0_valid & ~_csr_io_trace_0_exception, {{24{_csr_io_trace_0_iaddr[39]}}, _csr_io_trace_0_iaddr}, wb_ctrl_wxd | wb_ctrl_wfd ? wb_reg_inst[11:7] : 5'h0, coreMonitorBundle_wrenx ? coreMonitorBundle_wrdata : 64'h0, coreMonitorBundle_wrenx, _T_1298 ? wb_reg_inst[19:15] : 5'h0, _T_1298 ? coreMonitorBundle_rd0val_REG_1 : 64'h0, _T_1302 ? wb_reg_inst[24:20] : 5'h0, _T_1302 ? coreMonitorBundle_rd1val_REG_1 : 64'h0, _csr_io_trace_0_insn, _csr_io_trace_0_insn);	// @[Bitwise.scala:77:12, Cat.scala:33:92, RocketCore.scala:219:20, :275:24, :315:19, :401:29, :596:19, :883:21, :901:29, :1138:{52,55}, :1140:37, :1144:42, :1145:38, :1146:42, :1147:38, :1180:13, :1183:{13,26}, :1184:13, :1186:{13,27}, :1187:13, :1188:{13,27}, :1189:13, package.scala:124:38]
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        id_reg_pause = _RANDOM_0[2];	// @[RocketCore.scala:129:25]
        imem_might_request_reg = _RANDOM_0[3];	// @[RocketCore.scala:129:25, :130:35]
        ex_ctrl_fp = _RANDOM_0[5];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_rocc = _RANDOM_0[6];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_branch = _RANDOM_0[7];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_jal = _RANDOM_0[8];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_jalr = _RANDOM_0[9];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_rxs2 = _RANDOM_0[10];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_rxs1 = _RANDOM_0[11];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_zbk = _RANDOM_0[13];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_zkn = _RANDOM_0[14];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_zks = _RANDOM_0[15];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_sel_alu2 = _RANDOM_0[17:16];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_sel_alu1 = _RANDOM_0[19:18];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_sel_imm = _RANDOM_0[22:20];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_alu_dw = _RANDOM_0[23];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_alu_fn = _RANDOM_0[27:24];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_mem = _RANDOM_0[28];	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_mem_cmd = {_RANDOM_0[31:29], _RANDOM_1[1:0]};	// @[RocketCore.scala:129:25, :217:20]
        ex_ctrl_rfs1 = _RANDOM_1[2];	// @[RocketCore.scala:217:20]
        ex_ctrl_rfs2 = _RANDOM_1[3];	// @[RocketCore.scala:217:20]
        ex_ctrl_wfd = _RANDOM_1[5];	// @[RocketCore.scala:217:20]
        ex_ctrl_mul = _RANDOM_1[6];	// @[RocketCore.scala:217:20]
        ex_ctrl_div = _RANDOM_1[7];	// @[RocketCore.scala:217:20]
        ex_ctrl_wxd = _RANDOM_1[8];	// @[RocketCore.scala:217:20]
        ex_ctrl_csr = _RANDOM_1[11:9];	// @[RocketCore.scala:217:20]
        ex_ctrl_fence_i = _RANDOM_1[12];	// @[RocketCore.scala:217:20]
        mem_ctrl_fp = _RANDOM_1[17];	// @[RocketCore.scala:217:20, :218:21]
        mem_ctrl_rocc = _RANDOM_1[18];	// @[RocketCore.scala:217:20, :218:21]
        mem_ctrl_branch = _RANDOM_1[19];	// @[RocketCore.scala:217:20, :218:21]
        mem_ctrl_jal = _RANDOM_1[20];	// @[RocketCore.scala:217:20, :218:21]
        mem_ctrl_jalr = _RANDOM_1[21];	// @[RocketCore.scala:217:20, :218:21]
        mem_ctrl_rxs2 = _RANDOM_1[22];	// @[RocketCore.scala:217:20, :218:21]
        mem_ctrl_rxs1 = _RANDOM_1[23];	// @[RocketCore.scala:217:20, :218:21]
        mem_ctrl_mem = _RANDOM_2[8];	// @[RocketCore.scala:218:21]
        mem_ctrl_rfs1 = _RANDOM_2[14];	// @[RocketCore.scala:218:21]
        mem_ctrl_rfs2 = _RANDOM_2[15];	// @[RocketCore.scala:218:21]
        mem_ctrl_wfd = _RANDOM_2[17];	// @[RocketCore.scala:218:21]
        mem_ctrl_mul = _RANDOM_2[18];	// @[RocketCore.scala:218:21]
        mem_ctrl_div = _RANDOM_2[19];	// @[RocketCore.scala:218:21]
        mem_ctrl_wxd = _RANDOM_2[20];	// @[RocketCore.scala:218:21]
        mem_ctrl_csr = _RANDOM_2[23:21];	// @[RocketCore.scala:218:21]
        mem_ctrl_fence_i = _RANDOM_2[24];	// @[RocketCore.scala:218:21]
        wb_ctrl_rocc = _RANDOM_2[30];	// @[RocketCore.scala:218:21, :219:20]
        wb_ctrl_rxs2 = _RANDOM_3[2];	// @[RocketCore.scala:219:20]
        wb_ctrl_rxs1 = _RANDOM_3[3];	// @[RocketCore.scala:219:20]
        wb_ctrl_mem = _RANDOM_3[20];	// @[RocketCore.scala:219:20]
        wb_ctrl_rfs1 = _RANDOM_3[26];	// @[RocketCore.scala:219:20]
        wb_ctrl_rfs2 = _RANDOM_3[27];	// @[RocketCore.scala:219:20]
        wb_ctrl_wfd = _RANDOM_3[29];	// @[RocketCore.scala:219:20]
        wb_ctrl_div = _RANDOM_3[31];	// @[RocketCore.scala:219:20]
        wb_ctrl_wxd = _RANDOM_4[0];	// @[RocketCore.scala:219:20]
        wb_ctrl_csr = _RANDOM_4[3:1];	// @[RocketCore.scala:219:20]
        wb_ctrl_fence_i = _RANDOM_4[4];	// @[RocketCore.scala:219:20]
        ex_reg_xcpt_interrupt = _RANDOM_4[8];	// @[RocketCore.scala:219:20, :221:35]
        ex_reg_valid = _RANDOM_4[9];	// @[RocketCore.scala:219:20, :222:35]
        ex_reg_rvc = _RANDOM_4[10];	// @[RocketCore.scala:219:20, :223:35]
        ex_reg_btb_resp_entry = _RANDOM_5[28:24];	// @[RocketCore.scala:224:35]
        ex_reg_btb_resp_bht_history = {_RANDOM_5[31:29], _RANDOM_6[4:0]};	// @[RocketCore.scala:224:35]
        ex_reg_xcpt = _RANDOM_6[6];	// @[RocketCore.scala:224:35, :225:35]
        ex_reg_flush_pipe = _RANDOM_6[7];	// @[RocketCore.scala:224:35, :226:35]
        ex_reg_load_use = _RANDOM_6[8];	// @[RocketCore.scala:224:35, :227:35]
        ex_reg_cause = {_RANDOM_6[31:9], _RANDOM_7, _RANDOM_8[8:0]};	// @[RocketCore.scala:224:35, :228:35]
        ex_reg_replay = _RANDOM_8[9];	// @[RocketCore.scala:228:35, :229:26]
        ex_reg_pc = {_RANDOM_8[31:10], _RANDOM_9[17:0]};	// @[RocketCore.scala:228:35, :230:22]
        ex_reg_mem_size = _RANDOM_9[19:18];	// @[RocketCore.scala:230:22, :231:28]
        ex_reg_hls = _RANDOM_9[20];	// @[RocketCore.scala:230:22, :232:23]
        ex_reg_inst = {_RANDOM_9[31:21], _RANDOM_10[20:0]};	// @[RocketCore.scala:230:22, :233:24]
        ex_reg_raw_inst = {_RANDOM_10[31:21], _RANDOM_11[20:0]};	// @[RocketCore.scala:233:24, :234:28]
        ex_scie_unpipelined = _RANDOM_11[21];	// @[RocketCore.scala:234:28, :235:32]
        ex_scie_pipelined = _RANDOM_11[22];	// @[RocketCore.scala:234:28, :236:30]
        mem_reg_xcpt_interrupt = _RANDOM_11[24];	// @[RocketCore.scala:234:28, :239:36]
        mem_reg_valid = _RANDOM_11[25];	// @[RocketCore.scala:234:28, :240:36]
        mem_reg_rvc = _RANDOM_11[26];	// @[RocketCore.scala:234:28, :241:36]
        mem_reg_btb_resp_entry = _RANDOM_13[12:8];	// @[RocketCore.scala:242:36]
        mem_reg_btb_resp_bht_history = _RANDOM_13[20:13];	// @[RocketCore.scala:242:36]
        mem_reg_xcpt = _RANDOM_13[22];	// @[RocketCore.scala:242:36, :243:36]
        mem_reg_replay = _RANDOM_13[23];	// @[RocketCore.scala:242:36, :244:36]
        mem_reg_flush_pipe = _RANDOM_13[24];	// @[RocketCore.scala:242:36, :245:36]
        mem_reg_cause = {_RANDOM_13[31:25], _RANDOM_14, _RANDOM_15[24:0]};	// @[RocketCore.scala:242:36, :246:36]
        mem_reg_slow_bypass = _RANDOM_15[25];	// @[RocketCore.scala:246:36, :247:36]
        mem_reg_load = _RANDOM_15[26];	// @[RocketCore.scala:246:36, :248:36]
        mem_reg_store = _RANDOM_15[27];	// @[RocketCore.scala:246:36, :249:36]
        mem_reg_sfence = _RANDOM_15[28];	// @[RocketCore.scala:246:36, :250:27]
        mem_reg_pc = {_RANDOM_15[31:29], _RANDOM_16, _RANDOM_17[4:0]};	// @[RocketCore.scala:246:36, :251:23]
        mem_reg_inst = {_RANDOM_17[31:5], _RANDOM_18[4:0]};	// @[RocketCore.scala:251:23, :252:25]
        mem_reg_mem_size = _RANDOM_18[6:5];	// @[RocketCore.scala:252:25, :253:29]
        mem_reg_hls_or_dv = _RANDOM_18[7];	// @[RocketCore.scala:252:25, :254:30]
        mem_reg_raw_inst = {_RANDOM_18[31:8], _RANDOM_19[7:0]};	// @[RocketCore.scala:252:25, :255:29]
        mem_scie_pipelined = _RANDOM_19[9];	// @[RocketCore.scala:255:29, :257:31]
        mem_reg_wdata = {_RANDOM_19[31:10], _RANDOM_20, _RANDOM_21[9:0]};	// @[RocketCore.scala:255:29, :258:26]
        mem_reg_rs2 = {_RANDOM_21[31:10], _RANDOM_22, _RANDOM_23[9:0]};	// @[RocketCore.scala:258:26, :259:24]
        mem_br_taken = _RANDOM_23[10];	// @[RocketCore.scala:259:24, :260:25]
        wb_reg_valid = _RANDOM_23[12];	// @[RocketCore.scala:259:24, :264:35]
        wb_reg_xcpt = _RANDOM_23[13];	// @[RocketCore.scala:259:24, :265:35]
        wb_reg_replay = _RANDOM_23[14];	// @[RocketCore.scala:259:24, :266:35]
        wb_reg_flush_pipe = _RANDOM_23[15];	// @[RocketCore.scala:259:24, :267:35]
        wb_reg_cause = {_RANDOM_23[31:16], _RANDOM_24, _RANDOM_25[15:0]};	// @[RocketCore.scala:259:24, :268:35]
        wb_reg_sfence = _RANDOM_25[16];	// @[RocketCore.scala:268:35, :269:26]
        wb_reg_pc = {_RANDOM_25[31:17], _RANDOM_26[24:0]};	// @[RocketCore.scala:268:35, :270:22]
        wb_reg_mem_size = _RANDOM_26[26:25];	// @[RocketCore.scala:270:22, :271:28]
        wb_reg_hls_or_dv = _RANDOM_26[27];	// @[RocketCore.scala:270:22, :272:29]
        wb_reg_inst = {_RANDOM_26[31:30], _RANDOM_27[29:0]};	// @[RocketCore.scala:270:22, :275:24]
        wb_reg_raw_inst = {_RANDOM_27[31:30], _RANDOM_28[29:0]};	// @[RocketCore.scala:275:24, :276:28]
        wb_reg_wdata = {_RANDOM_28[31:30], _RANDOM_29, _RANDOM_30[29:0]};	// @[RocketCore.scala:276:28, :277:25]
        id_reg_fence = _RANDOM_32[31];	// @[RocketCore.scala:307:29]
        ex_reg_rs_bypass_0 = _RANDOM_33[0];	// @[RocketCore.scala:411:29]
        ex_reg_rs_bypass_1 = _RANDOM_33[1];	// @[RocketCore.scala:411:29]
        ex_reg_rs_lsb_0 = _RANDOM_33[3:2];	// @[RocketCore.scala:411:29, :412:26]
        ex_reg_rs_lsb_1 = _RANDOM_33[5:4];	// @[RocketCore.scala:411:29, :412:26]
        ex_reg_rs_msb_0 = {_RANDOM_33[31:6], _RANDOM_34, _RANDOM_35[3:0]};	// @[RocketCore.scala:411:29, :413:26]
        ex_reg_rs_msb_1 = {_RANDOM_35[31:4], _RANDOM_36, _RANDOM_37[1:0]};	// @[RocketCore.scala:413:26]
        counter = {_RANDOM_37[31:2], _RANDOM_38[1:0]};	// @[RocketCore.scala:413:26, :578:24]
        miss_detected = _RANDOM_38[2];	// @[RocketCore.scala:578:24, :579:30]
        miss_events = {_RANDOM_38[31:3], _RANDOM_39[2:0]};	// @[RocketCore.scala:578:24, :580:28]
        access_detected = _RANDOM_39[3];	// @[RocketCore.scala:580:28, :607:32]
        access_events = {_RANDOM_39[31:4], _RANDOM_40[3:0]};	// @[RocketCore.scala:580:28, :608:30]
        div_io_kill_REG = _RANDOM_40[4];	// @[RocketCore.scala:608:30, :725:41]
        prevl1miss = _RANDOM_40[14];	// @[RocketCore.scala:608:30, :821:29]
        prevl1miss_trig = _RANDOM_40[15];	// @[RocketCore.scala:608:30, :822:34]
        _r = {_RANDOM_40[31:16], _RANDOM_41[15:0]};	// @[RocketCore.scala:608:30, :1251:29]
        _id_stall_fpu_r = {_RANDOM_41[31:16], _RANDOM_42[15:0]};	// @[RocketCore.scala:1251:29]
        dcache_blocked_blocked = _RANDOM_42[16];	// @[RocketCore.scala:1009:22, :1251:29]
        rocc_blocked = _RANDOM_42[17];	// @[RocketCore.scala:1013:25, :1251:29]
        io_imem_progress_REG = _RANDOM_42[18];	// @[RocketCore.scala:1042:30, :1251:29]
        coreMonitorBundle_rd0val_REG = {_RANDOM_42[31:20], _RANDOM_43, _RANDOM_44[19:0]};	// @[RocketCore.scala:1145:46, :1251:29]
        coreMonitorBundle_rd0val_REG_1 = {_RANDOM_44[31:20], _RANDOM_45, _RANDOM_46[19:0]};	// @[RocketCore.scala:1145:{38,46}]
        coreMonitorBundle_rd1val_REG = {_RANDOM_46[31:20], _RANDOM_47, _RANDOM_48[19:0]};	// @[RocketCore.scala:1145:38, :1147:46]
        coreMonitorBundle_rd1val_REG_1 = {_RANDOM_48[31:20], _RANDOM_49, _RANDOM_50[19:0]};	// @[RocketCore.scala:1147:{38,46}]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  IBuf ibuf (	// @[RocketCore.scala:286:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_imem_valid                (io_imem_resp_valid),
    .io_imem_bits_btb_taken       (io_imem_resp_bits_btb_taken),
    .io_imem_bits_btb_bridx       (io_imem_resp_bits_btb_bridx),
    .io_imem_bits_btb_entry       (io_imem_resp_bits_btb_entry),
    .io_imem_bits_btb_bht_history (io_imem_resp_bits_btb_bht_history),
    .io_imem_bits_pc              (io_imem_resp_bits_pc),
    .io_imem_bits_data            (io_imem_resp_bits_data),
    .io_imem_bits_xcpt_pf_inst    (io_imem_resp_bits_xcpt_pf_inst),
    .io_imem_bits_xcpt_gf_inst    (io_imem_resp_bits_xcpt_gf_inst),
    .io_imem_bits_xcpt_ae_inst    (io_imem_resp_bits_xcpt_ae_inst),
    .io_imem_bits_replay          (io_imem_resp_bits_replay),
    .io_kill                      (take_pc_mem_wb),	// @[RocketCore.scala:282:35]
    .io_inst_0_ready              (~_ctrl_stalld_T_28),	// @[RocketCore.scala:1026:22, :1052:28]
    .io_imem_ready                (io_imem_resp_ready),
    .io_pc                        (_ibuf_io_pc),
    .io_btb_resp_entry            (_ibuf_io_btb_resp_entry),
    .io_btb_resp_bht_history      (_ibuf_io_btb_resp_bht_history),
    .io_inst_0_valid              (_ibuf_io_inst_0_valid),
    .io_inst_0_bits_xcpt0_pf_inst (_ibuf_io_inst_0_bits_xcpt0_pf_inst),
    .io_inst_0_bits_xcpt0_gf_inst (_ibuf_io_inst_0_bits_xcpt0_gf_inst),
    .io_inst_0_bits_xcpt0_ae_inst (_ibuf_io_inst_0_bits_xcpt0_ae_inst),
    .io_inst_0_bits_xcpt1_pf_inst (_ibuf_io_inst_0_bits_xcpt1_pf_inst),
    .io_inst_0_bits_xcpt1_gf_inst (_ibuf_io_inst_0_bits_xcpt1_gf_inst),
    .io_inst_0_bits_xcpt1_ae_inst (_ibuf_io_inst_0_bits_xcpt1_ae_inst),
    .io_inst_0_bits_replay        (_ibuf_io_inst_0_bits_replay),
    .io_inst_0_bits_rvc           (_ibuf_io_inst_0_bits_rvc),
    .io_inst_0_bits_inst_bits     (_ibuf_io_inst_0_bits_inst_bits),
    .io_inst_0_bits_inst_rd       (_ibuf_io_inst_0_bits_inst_rd),
    .io_inst_0_bits_inst_rs1      (_ibuf_io_inst_0_bits_inst_rs1),
    .io_inst_0_bits_inst_rs2      (_ibuf_io_inst_0_bits_inst_rs2),
    .io_inst_0_bits_inst_rs3      (_ibuf_io_inst_0_bits_inst_rs3),
    .io_inst_0_bits_raw           (_ibuf_io_inst_0_bits_raw)
  );
  rf_combMem rf_ext (	// @[RocketCore.scala:1265:15]
    .R0_addr  (~_ibuf_io_inst_0_bits_inst_rs1),	// @[RocketCore.scala:286:20, :1266:39]
    .R0_en    (1'h1),
    .R0_clk   (clock),
    .R1_addr  (~_ibuf_io_inst_0_bits_inst_rs2),	// @[RocketCore.scala:286:20, :1266:39]
    .R1_en    (1'h1),
    .R1_clk   (clock),
    .R2_addr  (5'h1F),	// @[RocketCore.scala:399:36]
    .R2_en    (1'h1),
    .R2_clk   (clock),
    .R3_addr  (5'h15),	// @[package.scala:16:47]
    .R3_en    (1'h1),
    .R3_clk   (clock),
    .R4_addr  (5'h14),	// @[Mux.scala:47:70]
    .R4_en    (1'h1),
    .R4_clk   (clock),
    .R5_addr  (5'h13),	// @[RocketCore.scala:1272:41]
    .R5_en    (1'h1),
    .R5_clk   (clock),
    .R6_addr  (5'h12),	// @[RocketCore.scala:1272:41]
    .R6_en    (1'h1),
    .R6_clk   (clock),
    .R7_addr  (5'h11),	// @[Consts.scala:86:49]
    .R7_en    (1'h1),
    .R7_clk   (clock),
    .R8_addr  (5'h10),	// @[package.scala:16:47]
    .R8_en    (1'h1),
    .R8_clk   (clock),
    .R9_addr  (5'hF),	// @[RocketCore.scala:1266:39]
    .R9_en    (1'h1),
    .R9_clk   (clock),
    .R10_addr (5'hE),	// @[RocketCore.scala:1266:39]
    .R10_en   (1'h1),
    .R10_clk  (clock),
    .R11_addr (5'hD),	// @[RocketCore.scala:1266:39]
    .R11_en   (1'h1),
    .R11_clk  (clock),
    .R12_addr (5'hC),	// @[RocketCore.scala:1266:39]
    .R12_en   (1'h1),
    .R12_clk  (clock),
    .R13_addr (5'h1E),	// @[RocketCore.scala:1272:41]
    .R13_en   (1'h1),
    .R13_clk  (clock),
    .R14_addr (5'hB),	// @[RocketCore.scala:1266:39]
    .R14_en   (1'h1),
    .R14_clk  (clock),
    .R15_addr (5'hA),	// @[RocketCore.scala:1266:39]
    .R15_en   (1'h1),
    .R15_clk  (clock),
    .R16_addr (5'h9),	// @[RocketCore.scala:1266:39]
    .R16_en   (1'h1),
    .R16_clk  (clock),
    .R17_addr (5'h8),	// @[RocketCore.scala:1266:39]
    .R17_en   (1'h1),
    .R17_clk  (clock),
    .R18_addr (5'h7),	// @[RocketCore.scala:1266:39]
    .R18_en   (1'h1),
    .R18_clk  (clock),
    .R19_addr (5'h6),	// @[RocketCore.scala:1266:39]
    .R19_en   (1'h1),
    .R19_clk  (clock),
    .R20_addr (5'h5),	// @[RocketCore.scala:1266:39]
    .R20_en   (1'h1),
    .R20_clk  (clock),
    .R21_addr (5'h4),	// @[RocketCore.scala:1266:39]
    .R21_en   (1'h1),
    .R21_clk  (clock),
    .R22_addr (5'h3),	// @[RocketCore.scala:1266:39]
    .R22_en   (1'h1),
    .R22_clk  (clock),
    .R23_addr (5'h2),	// @[Mux.scala:47:70]
    .R23_en   (1'h1),
    .R23_clk  (clock),
    .R24_addr (5'h1D),	// @[RocketCore.scala:1272:41]
    .R24_en   (1'h1),
    .R24_clk  (clock),
    .R25_addr (5'h1),	// @[RocketCore.scala:1266:39]
    .R25_en   (1'h1),
    .R25_clk  (clock),
    .R26_addr (5'h1C),	// @[RocketCore.scala:1272:41]
    .R26_en   (1'h1),
    .R26_clk  (clock),
    .R27_addr (5'h1B),	// @[RocketCore.scala:1272:41]
    .R27_en   (1'h1),
    .R27_clk  (clock),
    .R28_addr (5'h1A),	// @[RocketCore.scala:1272:41]
    .R28_en   (1'h1),
    .R28_clk  (clock),
    .R29_addr (5'h19),	// @[RocketCore.scala:1272:41]
    .R29_en   (1'h1),
    .R29_clk  (clock),
    .R30_addr (5'h18),	// @[RocketCore.scala:1272:41]
    .R30_en   (1'h1),
    .R30_clk  (clock),
    .R31_addr (5'h17),	// @[Mux.scala:47:70]
    .R31_en   (1'h1),
    .R31_clk  (clock),
    .R32_addr (5'h16),	// @[Mux.scala:47:70]
    .R32_en   (1'h1),
    .R32_clk  (clock),
    .W0_addr  (5'h1E),	// @[RocketCore.scala:1272:41]
    .W0_en    (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W0_clk   (clock),
    .W0_data  (_rcu_io_rf_out_1),	// @[RocketCore.scala:795:21]
    .W1_addr  (5'h15),	// @[package.scala:16:47]
    .W1_en    (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W1_clk   (clock),
    .W1_data  (_rcu_io_rf_out_10),	// @[RocketCore.scala:795:21]
    .W2_addr  (5'h14),	// @[Mux.scala:47:70]
    .W2_en    (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W2_clk   (clock),
    .W2_data  (_rcu_io_rf_out_11),	// @[RocketCore.scala:795:21]
    .W3_addr  (5'h13),	// @[RocketCore.scala:1272:41]
    .W3_en    (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W3_clk   (clock),
    .W3_data  (_rcu_io_rf_out_12),	// @[RocketCore.scala:795:21]
    .W4_addr  (5'h12),	// @[RocketCore.scala:1272:41]
    .W4_en    (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W4_clk   (clock),
    .W4_data  (_rcu_io_rf_out_13),	// @[RocketCore.scala:795:21]
    .W5_addr  (5'h11),	// @[Consts.scala:86:49]
    .W5_en    (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W5_clk   (clock),
    .W5_data  (_rcu_io_rf_out_14),	// @[RocketCore.scala:795:21]
    .W6_addr  (5'h10),	// @[package.scala:16:47]
    .W6_en    (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W6_clk   (clock),
    .W6_data  (_rcu_io_rf_out_15),	// @[RocketCore.scala:795:21]
    .W7_addr  (5'hF),	// @[RocketCore.scala:1266:39]
    .W7_en    (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W7_clk   (clock),
    .W7_data  (_rcu_io_rf_out_16),	// @[RocketCore.scala:795:21]
    .W8_addr  (5'hE),	// @[RocketCore.scala:1266:39]
    .W8_en    (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W8_clk   (clock),
    .W8_data  (_rcu_io_rf_out_17),	// @[RocketCore.scala:795:21]
    .W9_addr  (5'hD),	// @[RocketCore.scala:1266:39]
    .W9_en    (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W9_clk   (clock),
    .W9_data  (_rcu_io_rf_out_18),	// @[RocketCore.scala:795:21]
    .W10_addr (5'hC),	// @[RocketCore.scala:1266:39]
    .W10_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W10_clk  (clock),
    .W10_data (_rcu_io_rf_out_19),	// @[RocketCore.scala:795:21]
    .W11_addr (5'h1D),	// @[RocketCore.scala:1272:41]
    .W11_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W11_clk  (clock),
    .W11_data (_rcu_io_rf_out_2),	// @[RocketCore.scala:795:21]
    .W12_addr (5'hB),	// @[RocketCore.scala:1266:39]
    .W12_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W12_clk  (clock),
    .W12_data (_rcu_io_rf_out_20),	// @[RocketCore.scala:795:21]
    .W13_addr (5'hA),	// @[RocketCore.scala:1266:39]
    .W13_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W13_clk  (clock),
    .W13_data (_rcu_io_rf_out_21),	// @[RocketCore.scala:795:21]
    .W14_addr (5'h9),	// @[RocketCore.scala:1266:39]
    .W14_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W14_clk  (clock),
    .W14_data (_rcu_io_rf_out_22),	// @[RocketCore.scala:795:21]
    .W15_addr (5'h8),	// @[RocketCore.scala:1266:39]
    .W15_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W15_clk  (clock),
    .W15_data (_rcu_io_rf_out_23),	// @[RocketCore.scala:795:21]
    .W16_addr (5'h7),	// @[RocketCore.scala:1266:39]
    .W16_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W16_clk  (clock),
    .W16_data (_rcu_io_rf_out_24),	// @[RocketCore.scala:795:21]
    .W17_addr (5'h6),	// @[RocketCore.scala:1266:39]
    .W17_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W17_clk  (clock),
    .W17_data (_rcu_io_rf_out_25),	// @[RocketCore.scala:795:21]
    .W18_addr (5'h5),	// @[RocketCore.scala:1266:39]
    .W18_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W18_clk  (clock),
    .W18_data (_rcu_io_rf_out_26),	// @[RocketCore.scala:795:21]
    .W19_addr (5'h4),	// @[RocketCore.scala:1266:39]
    .W19_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W19_clk  (clock),
    .W19_data (_rcu_io_rf_out_27),	// @[RocketCore.scala:795:21]
    .W20_addr (5'h3),	// @[RocketCore.scala:1266:39]
    .W20_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W20_clk  (clock),
    .W20_data (_rcu_io_rf_out_28),	// @[RocketCore.scala:795:21]
    .W21_addr (5'h2),	// @[Mux.scala:47:70]
    .W21_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W21_clk  (clock),
    .W21_data (_rcu_io_rf_out_29),	// @[RocketCore.scala:795:21]
    .W22_addr (5'h1C),	// @[RocketCore.scala:1272:41]
    .W22_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W22_clk  (clock),
    .W22_data (_rcu_io_rf_out_3),	// @[RocketCore.scala:795:21]
    .W23_addr (5'h1),	// @[RocketCore.scala:1266:39]
    .W23_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W23_clk  (clock),
    .W23_data (_rcu_io_rf_out_30),	// @[RocketCore.scala:795:21]
    .W24_addr (~rf_waddr),	// @[RocketCore.scala:882:21, :1266:39]
    .W24_en   (rf_wen & (|rf_waddr)),	// @[RocketCore.scala:881:23, :882:21, :888:17, :1265:15, :1277:{16,25}]
    .W24_clk  (clock),
    .W24_data (coreMonitorBundle_wrdata),	// @[RocketCore.scala:883:21]
    .W25_addr (5'h1B),	// @[RocketCore.scala:1272:41]
    .W25_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W25_clk  (clock),
    .W25_data (_rcu_io_rf_out_4),	// @[RocketCore.scala:795:21]
    .W26_addr (5'h1A),	// @[RocketCore.scala:1272:41]
    .W26_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W26_clk  (clock),
    .W26_data (_rcu_io_rf_out_5),	// @[RocketCore.scala:795:21]
    .W27_addr (5'h19),	// @[RocketCore.scala:1272:41]
    .W27_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W27_clk  (clock),
    .W27_data (_rcu_io_rf_out_6),	// @[RocketCore.scala:795:21]
    .W28_addr (5'h18),	// @[RocketCore.scala:1272:41]
    .W28_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W28_clk  (clock),
    .W28_data (_rcu_io_rf_out_7),	// @[RocketCore.scala:795:21]
    .W29_addr (5'h17),	// @[Mux.scala:47:70]
    .W29_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W29_clk  (clock),
    .W29_data (_rcu_io_rf_out_8),	// @[RocketCore.scala:795:21]
    .W30_addr (5'h16),	// @[Mux.scala:47:70]
    .W30_en   (_rcu_io_runahead_backflag),	// @[RocketCore.scala:795:21]
    .W30_clk  (clock),
    .W30_data (_rcu_io_rf_out_9),	// @[RocketCore.scala:795:21]
    .R0_data  (_rf_ext_R0_data),
    .R1_data  (_rf_ext_R1_data),
    .R2_data  (_rf_ext_R2_data),
    .R3_data  (_rf_ext_R3_data),
    .R4_data  (_rf_ext_R4_data),
    .R5_data  (_rf_ext_R5_data),
    .R6_data  (_rf_ext_R6_data),
    .R7_data  (_rf_ext_R7_data),
    .R8_data  (_rf_ext_R8_data),
    .R9_data  (_rf_ext_R9_data),
    .R10_data (_rf_ext_R10_data),
    .R11_data (_rf_ext_R11_data),
    .R12_data (_rf_ext_R12_data),
    .R13_data (_rf_ext_R13_data),
    .R14_data (_rf_ext_R14_data),
    .R15_data (_rf_ext_R15_data),
    .R16_data (_rf_ext_R16_data),
    .R17_data (_rf_ext_R17_data),
    .R18_data (_rf_ext_R18_data),
    .R19_data (_rf_ext_R19_data),
    .R20_data (_rf_ext_R20_data),
    .R21_data (_rf_ext_R21_data),
    .R22_data (_rf_ext_R22_data),
    .R23_data (_rf_ext_R23_data),
    .R24_data (_rf_ext_R24_data),
    .R25_data (_rf_ext_R25_data),
    .R26_data (_rf_ext_R26_data),
    .R27_data (_rf_ext_R27_data),
    .R28_data (_rf_ext_R28_data),
    .R29_data (_rf_ext_R29_data),
    .R30_data (_rf_ext_R30_data),
    .R31_data (_rf_ext_R31_data),
    .R32_data (_rf_ext_R32_data)
  );
  CSRFile csr (	// @[RocketCore.scala:315:19]
    .clock                      (clock),
    .reset                      (reset),
    .io_ungated_clock           (clock),
    .io_interrupts_debug        (io_interrupts_debug),
    .io_interrupts_mtip         (io_interrupts_mtip),
    .io_interrupts_msip         (io_interrupts_msip),
    .io_interrupts_meip         (io_interrupts_meip),
    .io_interrupts_seip         (io_interrupts_seip),
    .io_hartid                  (io_hartid),
    .io_rw_addr                 (wb_reg_inst[31:20]),	// @[RocketCore.scala:275:24, :930:32]
    .io_rw_cmd                  (wb_ctrl_csr & {wb_reg_valid, 2'h3}),	// @[CSR.scala:168:{9,15}, Mux.scala:47:70, RocketCore.scala:219:20, :264:35]
    .io_rw_wdata                (wb_reg_wdata),	// @[RocketCore.scala:277:25]
    .io_decode_0_inst           (_ibuf_io_inst_0_bits_inst_bits),	// @[RocketCore.scala:286:20]
    .io_exception               (wb_xcpt),	// @[RocketCore.scala:1224:26]
    .io_retire                  (wb_valid),	// @[RocketCore.scala:879:45]
    .io_cause                   (wb_reg_xcpt ? wb_reg_cause : {59'h0, _T_110 ? 5'hF : _T_112 ? 5'hD : _T_114 ? 5'h17 : _T_116 ? 5'h15 : {2'h0, _T_118 ? 3'h7 : _T_120 ? 3'h5 : {1'h1, _T_122, 1'h0}}}),	// @[Mux.scala:47:70, RocketCore.scala:265:35, :268:35, :755:34, :756:34, :757:34, :758:34, :759:34, :760:34, :761:34, :1266:39, :1287:24, package.scala:16:47]
    .io_pc                      (wb_reg_pc),	// @[RocketCore.scala:270:22]
    .io_tval                    (wb_xcpt & (~wb_reg_xcpt | wb_reg_cause == 64'h3 | wb_reg_cause == 64'h1 | wb_reg_cause == 64'hC | _csr_io_htval_htval_valid_imem_T | wb_reg_cause == 64'h2) ? {wb_reg_wdata[63:39] == 25'h0 | (&(wb_reg_wdata[63:39])) ? wb_reg_wdata[39] : ~(wb_reg_wdata[38]), wb_reg_wdata[38:0]} : 40'h0),	// @[Cat.scala:33:92, RocketCore.scala:265:35, :268:35, :277:25, :905:24, :908:32, :909:{28,46}, :911:21, :1224:26, :1239:17, :1240:{18,21,29,34,46,51,54}, :1241:16, package.scala:16:47, pla.scala:114:39]
    .io_gva                     (wb_xcpt & ~wb_reg_xcpt & wb_reg_hls_or_dv),	// @[RocketCore.scala:265:35, :272:29, :905:24, :910:25, :1224:26]
    .io_fcsr_flags_valid        (io_fpu_fcsr_flags_valid),
    .io_fcsr_flags_bits         (io_fpu_fcsr_flags_bits),
    .io_inst_0                  ({(&(wb_reg_raw_inst[1:0])) ? wb_reg_inst[31:16] : 16'h0, wb_reg_raw_inst[15:0]}),	// @[Cat.scala:33:92, RocketCore.scala:275:24, :276:28, :896:{50,66,73,91,119}]
    .io_rw_rdata                (_csr_io_rw_rdata),
    .io_decode_0_fp_illegal     (_csr_io_decode_0_fp_illegal),
    .io_decode_0_fp_csr         (_csr_io_decode_0_fp_csr),
    .io_decode_0_read_illegal   (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal  (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush    (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal (_csr_io_decode_0_system_illegal),
    .io_csr_stall               (_csr_io_csr_stall),
    .io_eret                    (_csr_io_eret),
    .io_singleStep              (_csr_io_singleStep),
    .io_status_debug            (_csr_io_status_debug),
    .io_status_wfi              (io_wfi),
    .io_status_isa              (_csr_io_status_isa),
    .io_status_dprv             (_csr_io_status_dprv),
    .io_status_prv              (_csr_io_status_prv),
    .io_status_mxr              (io_ptw_status_mxr),
    .io_status_sum              (io_ptw_status_sum),
    .io_ptbr_mode               (io_ptw_ptbr_mode),
    .io_ptbr_ppn                (io_ptw_ptbr_ppn),
    .io_evec                    (_csr_io_evec),
    .io_time                    (_csr_io_time),
    .io_fcsr_rm                 (io_fpu_fcsr_rm),
    .io_interrupt               (_csr_io_interrupt),
    .io_interrupt_cause         (_csr_io_interrupt_cause),
    .io_bp_0_control_action     (_csr_io_bp_0_control_action),
    .io_bp_0_control_chain      (_csr_io_bp_0_control_chain),
    .io_bp_0_control_tmatch     (_csr_io_bp_0_control_tmatch),
    .io_bp_0_control_m          (_csr_io_bp_0_control_m),
    .io_bp_0_control_s          (_csr_io_bp_0_control_s),
    .io_bp_0_control_u          (_csr_io_bp_0_control_u),
    .io_bp_0_control_x          (_csr_io_bp_0_control_x),
    .io_bp_0_control_w          (_csr_io_bp_0_control_w),
    .io_bp_0_control_r          (_csr_io_bp_0_control_r),
    .io_bp_0_address            (_csr_io_bp_0_address),
    .io_pmp_0_cfg_l             (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a             (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x             (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w             (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r             (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr              (io_ptw_pmp_0_addr),
    .io_pmp_0_mask              (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l             (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a             (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x             (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w             (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r             (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr              (io_ptw_pmp_1_addr),
    .io_pmp_1_mask              (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l             (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a             (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x             (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w             (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r             (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr              (io_ptw_pmp_2_addr),
    .io_pmp_2_mask              (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l             (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a             (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x             (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w             (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r             (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr              (io_ptw_pmp_3_addr),
    .io_pmp_3_mask              (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l             (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a             (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x             (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w             (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r             (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr              (io_ptw_pmp_4_addr),
    .io_pmp_4_mask              (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l             (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a             (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x             (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w             (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r             (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr              (io_ptw_pmp_5_addr),
    .io_pmp_5_mask              (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l             (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a             (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x             (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w             (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r             (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr              (io_ptw_pmp_6_addr),
    .io_pmp_6_mask              (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l             (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a             (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x             (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w             (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r             (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr              (io_ptw_pmp_7_addr),
    .io_pmp_7_mask              (io_ptw_pmp_7_mask),
    .io_inhibit_cycle           (_csr_io_inhibit_cycle),
    .io_trace_0_valid           (_csr_io_trace_0_valid),
    .io_trace_0_iaddr           (_csr_io_trace_0_iaddr),
    .io_trace_0_insn            (_csr_io_trace_0_insn),
    .io_trace_0_exception       (_csr_io_trace_0_exception),
    .io_customCSRs_0_value      (_csr_io_customCSRs_0_value)
  );
  BreakpointUnit bpu (	// @[RocketCore.scala:360:19]
    .io_status_debug        (_csr_io_status_debug),	// @[RocketCore.scala:315:19]
    .io_status_prv          (_csr_io_status_prv),	// @[RocketCore.scala:315:19]
    .io_bp_0_control_action (_csr_io_bp_0_control_action),	// @[RocketCore.scala:315:19]
    .io_bp_0_control_chain  (_csr_io_bp_0_control_chain),	// @[RocketCore.scala:315:19]
    .io_bp_0_control_tmatch (_csr_io_bp_0_control_tmatch),	// @[RocketCore.scala:315:19]
    .io_bp_0_control_m      (_csr_io_bp_0_control_m),	// @[RocketCore.scala:315:19]
    .io_bp_0_control_s      (_csr_io_bp_0_control_s),	// @[RocketCore.scala:315:19]
    .io_bp_0_control_u      (_csr_io_bp_0_control_u),	// @[RocketCore.scala:315:19]
    .io_bp_0_control_x      (_csr_io_bp_0_control_x),	// @[RocketCore.scala:315:19]
    .io_bp_0_control_w      (_csr_io_bp_0_control_w),	// @[RocketCore.scala:315:19]
    .io_bp_0_control_r      (_csr_io_bp_0_control_r),	// @[RocketCore.scala:315:19]
    .io_bp_0_address        (_csr_io_bp_0_address),	// @[RocketCore.scala:315:19]
    .io_pc                  (_ibuf_io_pc[38:0]),	// @[RocketCore.scala:286:20, :363:13]
    .io_ea                  (mem_reg_wdata[38:0]),	// @[RocketCore.scala:258:26, :364:13]
    .io_xcpt_if             (_bpu_io_xcpt_if),
    .io_xcpt_ld             (_bpu_io_xcpt_ld),
    .io_xcpt_st             (_bpu_io_xcpt_st),
    .io_debug_if            (_bpu_io_debug_if),
    .io_debug_ld            (_bpu_io_debug_ld),
    .io_debug_st            (_bpu_io_debug_st)
  );
  ALU alu (	// @[RocketCore.scala:425:19]
    .io_dw        (ex_ctrl_alu_dw),	// @[RocketCore.scala:217:20]
    .io_fn        (ex_ctrl_alu_fn),	// @[RocketCore.scala:217:20]
    .io_in2       (_GEN_2[ex_ctrl_sel_alu2]),	// @[Mux.scala:81:{58,61}, RocketCore.scala:217:20]
    .io_in1       (ex_ctrl_sel_alu1 == 2'h2 ? {{24{ex_reg_pc[39]}}, ex_reg_pc} : ex_ctrl_sel_alu1 == 2'h1 ? ex_rs_0 : 64'h0),	// @[Mux.scala:81:{58,61}, RocketCore.scala:217:20, :230:22, :415:14]
    .io_out       (_alu_io_out),
    .io_adder_out (_alu_io_adder_out),
    .io_cmp_out   (_alu_io_cmp_out)
  );
  MulDiv div (	// @[RocketCore.scala:481:19]
    .clock             (clock),
    .reset             (reset),
    .io_req_valid      (_div_io_req_valid_T),	// @[RocketCore.scala:482:36]
    .io_req_bits_fn    (ex_ctrl_alu_fn),	// @[RocketCore.scala:217:20]
    .io_req_bits_dw    (ex_ctrl_alu_dw),	// @[RocketCore.scala:217:20]
    .io_req_bits_in1   (ex_rs_0),	// @[RocketCore.scala:415:14]
    .io_req_bits_in2   (ex_rs_1),	// @[RocketCore.scala:415:14]
    .io_req_bits_tag   (ex_reg_inst[11:7]),	// @[RocketCore.scala:233:24, :399:29]
    .io_kill           (killm_common & div_io_kill_REG),	// @[RocketCore.scala:724:68, :725:{31,41}]
    .io_resp_ready     (_GEN),	// @[RocketCore.scala:858:21, :871:44, :872:23]
    .io_req_ready      (_div_io_req_ready),
    .io_resp_valid     (_div_io_resp_valid),
    .io_resp_bits_data (_div_io_resp_bits_data),
    .io_resp_bits_tag  (_div_io_resp_bits_tag)
  );
  RCU rcu (	// @[RocketCore.scala:795:21]
    .clock                (clock),
    .reset                (reset),
    .io_wb_valid          (databack_flag),	// @[RocketCore.scala:826:80]
    .io_l2miss            (miss_risingedge),	// @[RocketCore.scala:828:19]
    .io_rf_in_0           (rf_wen & (|rf_waddr) & rf_waddr == 5'h0 ? coreMonitorBundle_wrdata : _rf_ext_R2_data),	// @[RocketCore.scala:837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_1           (rf_wen & (|rf_waddr) & rf_waddr == 5'h1 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_1 : _rf_ext_R13_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_2           (rf_wen & (|rf_waddr) & rf_waddr == 5'h2 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_2 : _rf_ext_R24_data),	// @[Mux.scala:47:70, RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_3           (rf_wen & (|rf_waddr) & rf_waddr == 5'h3 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_3 : _rf_ext_R26_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_4           (rf_wen & (|rf_waddr) & rf_waddr == 5'h4 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_4 : _rf_ext_R27_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_5           (rf_wen & (|rf_waddr) & rf_waddr == 5'h5 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_5 : _rf_ext_R28_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_6           (rf_wen & (|rf_waddr) & rf_waddr == 5'h6 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_6 : _rf_ext_R29_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_7           (rf_wen & (|rf_waddr) & rf_waddr == 5'h7 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_7 : _rf_ext_R30_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_8           (rf_wen & (|rf_waddr) & rf_waddr == 5'h8 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_8 : _rf_ext_R31_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_9           (rf_wen & (|rf_waddr) & rf_waddr == 5'h9 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_9 : _rf_ext_R32_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_10          (rf_wen & (|rf_waddr) & rf_waddr == 5'hA ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_10 : _rf_ext_R3_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_11          (rf_wen & (|rf_waddr) & rf_waddr == 5'hB ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_11 : _rf_ext_R4_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_12          (rf_wen & (|rf_waddr) & rf_waddr == 5'hC ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_12 : _rf_ext_R5_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_13          (rf_wen & (|rf_waddr) & rf_waddr == 5'hD ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_13 : _rf_ext_R6_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_14          (rf_wen & (|rf_waddr) & rf_waddr == 5'hE ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_14 : _rf_ext_R7_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_15          (rf_wen & (|rf_waddr) & rf_waddr == 5'hF ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_15 : _rf_ext_R8_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1266:39, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_16          (rf_wen & (|rf_waddr) & rf_waddr == 5'h10 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_16 : _rf_ext_R9_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:19, :1277:{16,25}, :1280:{20,31,39}, package.scala:16:47]
    .io_rf_in_17          (rf_wen & (|rf_waddr) & rf_waddr == 5'h11 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_17 : _rf_ext_R10_data),	// @[Consts.scala:86:49, RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_18          (rf_wen & (|rf_waddr) & rf_waddr == 5'h12 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_18 : _rf_ext_R11_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:{19,41}, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_19          (rf_wen & (|rf_waddr) & rf_waddr == 5'h13 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_19 : _rf_ext_R12_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:{19,41}, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_20          (rf_wen & (|rf_waddr) & rf_waddr == 5'h14 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_20 : _rf_ext_R14_data),	// @[Mux.scala:47:70, RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_21          (rf_wen & (|rf_waddr) & rf_waddr == 5'h15 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_21 : _rf_ext_R15_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:19, :1277:{16,25}, :1280:{20,31,39}, package.scala:16:47]
    .io_rf_in_22          (rf_wen & (|rf_waddr) & rf_waddr == 5'h16 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_22 : _rf_ext_R16_data),	// @[Mux.scala:47:70, RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_23          (rf_wen & (|rf_waddr) & rf_waddr == 5'h17 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_23 : _rf_ext_R17_data),	// @[Mux.scala:47:70, RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:19, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_24          (rf_wen & (|rf_waddr) & rf_waddr == 5'h18 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_24 : _rf_ext_R18_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:{19,41}, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_25          (rf_wen & (|rf_waddr) & rf_waddr == 5'h19 ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_25 : _rf_ext_R19_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:{19,41}, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_26          (rf_wen & (|rf_waddr) & rf_waddr == 5'h1A ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_26 : _rf_ext_R20_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:{19,41}, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_27          (rf_wen & (|rf_waddr) & rf_waddr == 5'h1B ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_27 : _rf_ext_R21_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:{19,41}, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_28          (rf_wen & (|rf_waddr) & rf_waddr == 5'h1C ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_28 : _rf_ext_R22_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:{19,41}, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_29          (rf_wen & (|rf_waddr) & rf_waddr == 5'h1D ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_29 : _rf_ext_R23_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:{19,41}, :1277:{16,25}, :1280:{20,31,39}]
    .io_rf_in_30          (rf_wen & (|rf_waddr) & rf_waddr == 5'h1E ? coreMonitorBundle_wrdata : _rcu_io_runahead_backflag ? _rcu_io_rf_out_30 : _rf_ext_R25_data),	// @[RocketCore.scala:795:21, :837:35, :881:23, :882:21, :883:21, :888:17, :1265:15, :1272:{19,41}, :1277:{16,25}, :1280:{20,31,39}]
    .io_ipc               (wb_reg_pc),	// @[RocketCore.scala:270:22]
    .io_rf_out_0          (_rcu_io_rf_out_0),
    .io_rf_out_1          (_rcu_io_rf_out_1),
    .io_rf_out_2          (_rcu_io_rf_out_2),
    .io_rf_out_3          (_rcu_io_rf_out_3),
    .io_rf_out_4          (_rcu_io_rf_out_4),
    .io_rf_out_5          (_rcu_io_rf_out_5),
    .io_rf_out_6          (_rcu_io_rf_out_6),
    .io_rf_out_7          (_rcu_io_rf_out_7),
    .io_rf_out_8          (_rcu_io_rf_out_8),
    .io_rf_out_9          (_rcu_io_rf_out_9),
    .io_rf_out_10         (_rcu_io_rf_out_10),
    .io_rf_out_11         (_rcu_io_rf_out_11),
    .io_rf_out_12         (_rcu_io_rf_out_12),
    .io_rf_out_13         (_rcu_io_rf_out_13),
    .io_rf_out_14         (_rcu_io_rf_out_14),
    .io_rf_out_15         (_rcu_io_rf_out_15),
    .io_rf_out_16         (_rcu_io_rf_out_16),
    .io_rf_out_17         (_rcu_io_rf_out_17),
    .io_rf_out_18         (_rcu_io_rf_out_18),
    .io_rf_out_19         (_rcu_io_rf_out_19),
    .io_rf_out_20         (_rcu_io_rf_out_20),
    .io_rf_out_21         (_rcu_io_rf_out_21),
    .io_rf_out_22         (_rcu_io_rf_out_22),
    .io_rf_out_23         (_rcu_io_rf_out_23),
    .io_rf_out_24         (_rcu_io_rf_out_24),
    .io_rf_out_25         (_rcu_io_rf_out_25),
    .io_rf_out_26         (_rcu_io_rf_out_26),
    .io_rf_out_27         (_rcu_io_rf_out_27),
    .io_rf_out_28         (_rcu_io_rf_out_28),
    .io_rf_out_29         (_rcu_io_rf_out_29),
    .io_rf_out_30         (_rcu_io_rf_out_30),
    .io_runahead_backflag (_rcu_io_runahead_backflag),
    .io_runahead_trig     (_rcu_io_runahead_trig)
  );
  PlusArgTimeout PlusArgTimeout (	// @[PlusArg.scala:89:11]
    .clock    (clock),
    .reset    (reset),
    .io_count (_csr_io_time[31:0])	// @[PlusArg.scala:89:82, RocketCore.scala:315:19]
  );
  assign io_imem_might_request = imem_might_request_reg;	// @[RocketCore.scala:130:35]
  assign io_imem_req_valid = take_pc_mem_wb;	// @[RocketCore.scala:282:35]
  assign io_imem_req_bits_pc = wb_xcpt | _csr_io_eret ? _csr_io_evec : replay_wb ? wb_reg_pc : _mem_npc_T_5;	// @[RocketCore.scala:270:22, :315:19, :641:129, :784:36, :1034:{8,17}, :1035:8, :1224:26]
  assign io_imem_req_bits_speculative = ~take_pc_wb;	// @[RocketCore.scala:730:34, :785:53]
  assign io_imem_sfence_valid = _io_imem_sfence_valid_output;	// @[RocketCore.scala:1043:40]
  assign io_imem_sfence_bits_rs1 = wb_reg_mem_size[0];	// @[RocketCore.scala:271:28, :1044:45]
  assign io_imem_sfence_bits_rs2 = wb_reg_mem_size[1];	// @[RocketCore.scala:271:28, :1045:45]
  assign io_imem_sfence_bits_addr = wb_reg_wdata[38:0];	// @[RocketCore.scala:277:25, :1046:28]
  assign io_imem_btb_update_valid = mem_reg_valid & ~take_pc_wb & mem_wrong_npc & (~mem_cfi | _mem_cfi_taken_T | mem_ctrl_jalr | mem_ctrl_jal);	// @[RocketCore.scala:218:21, :240:36, :638:25, :643:8, :647:50, :730:34, :785:53, :1054:{77,81,90}]
  assign io_imem_btb_update_bits_prediction_entry = mem_reg_btb_resp_entry;	// @[RocketCore.scala:242:36]
  assign io_imem_btb_update_bits_pc = ~_io_imem_btb_update_bits_pc_T_1;	// @[RocketCore.scala:1063:{33,66}]
  assign io_imem_btb_update_bits_isValid = mem_cfi;	// @[RocketCore.scala:647:50]
  assign io_imem_btb_update_bits_br_pc = _io_imem_btb_update_bits_br_pc_output;	// @[RocketCore.scala:1062:69]
  assign io_imem_btb_update_bits_cfiType = _io_imem_btb_update_bits_cfiType_T_9 & mem_reg_inst[7] ? 2'h2 : mem_ctrl_jalr & {mem_reg_inst[19:18], mem_reg_inst[16:15]} == 4'h1 ? 2'h3 : {1'h0, _io_imem_btb_update_bits_cfiType_T_9};	// @[Mux.scala:47:70, RocketCore.scala:218:21, :252:25, :400:31, :1057:{8,23,41,53}, :1058:{8,23,64}, :1266:39]
  assign io_imem_bht_update_valid = mem_reg_valid & ~take_pc_wb;	// @[RocketCore.scala:240:36, :730:34, :785:53, :1066:45]
  assign io_imem_bht_update_bits_prediction_history = mem_reg_btb_resp_bht_history;	// @[RocketCore.scala:242:36]
  assign io_imem_bht_update_bits_pc = ~_io_imem_btb_update_bits_pc_T_1;	// @[RocketCore.scala:1063:{33,66}]
  assign io_imem_bht_update_bits_branch = mem_ctrl_branch;	// @[RocketCore.scala:218:21]
  assign io_imem_bht_update_bits_taken = mem_br_taken;	// @[RocketCore.scala:260:25]
  assign io_imem_bht_update_bits_mispredict = mem_wrong_npc;	// @[RocketCore.scala:643:8]
  assign io_imem_flush_icache = wb_reg_valid & wb_ctrl_fence_i & ~io_dmem_s2_nack;	// @[RocketCore.scala:219:20, :264:35, :1037:{59,62}]
  assign io_imem_progress = io_imem_progress_REG;	// @[RocketCore.scala:1042:30]
  assign io_dmem_req_valid = _io_dmem_req_valid_output;	// @[RocketCore.scala:1084:41]
  assign io_dmem_req_bits_addr = {ex_rs_0[63:39] == 25'h0 | (&(ex_rs_0[63:39])) ? _alu_io_adder_out[39] : ~(_alu_io_adder_out[38]), _alu_io_adder_out[38:0]};	// @[Cat.scala:33:92, RocketCore.scala:415:14, :425:19, :1239:17, :1240:{18,21,29,34,46,51,54}, :1241:16, pla.scala:114:39]
  assign io_dmem_req_bits_tag = {1'h0, ex_reg_inst[11:7], ex_ctrl_fp};	// @[RocketCore.scala:217:20, :233:24, :399:29, :1087:25]
  assign io_dmem_req_bits_cmd = ex_ctrl_mem_cmd;	// @[RocketCore.scala:217:20]
  assign io_dmem_req_bits_size = ex_reg_mem_size;	// @[RocketCore.scala:231:28]
  assign io_dmem_req_bits_signed = ~(ex_reg_hls ? ex_reg_inst[20] : ex_reg_inst[14]);	// @[RocketCore.scala:232:23, :233:24, :1090:{30,34,75}, :1291:39]
  assign io_dmem_req_bits_dprv = ex_reg_hls ? 2'h0 : _csr_io_status_dprv;	// @[RocketCore.scala:232:23, :315:19, :1094:31]
  assign io_dmem_req_bits_dv = ex_reg_hls;	// @[RocketCore.scala:232:23]
  assign io_dmem_s1_kill = killm_common | mem_ldst_xcpt | fpu_kill_mem;	// @[RocketCore.scala:722:51, :724:68, :1097:52, :1224:26]
  assign io_dmem_s1_data_data = mem_ctrl_fp ? io_fpu_store_data : mem_reg_rs2;	// @[RocketCore.scala:218:21, :259:24, :1096:63]
  assign io_ptw_sfence_valid = _io_imem_sfence_valid_output;	// @[RocketCore.scala:1043:40]
  assign io_ptw_sfence_bits_rs1 = wb_reg_mem_size[0];	// @[RocketCore.scala:271:28, :1044:45]
  assign io_ptw_status_debug = _csr_io_status_debug;	// @[RocketCore.scala:315:19]
  assign io_ptw_status_prv = _csr_io_status_prv;	// @[RocketCore.scala:315:19]
  assign io_ptw_customCSRs_csrs_0_value = _csr_io_customCSRs_0_value;	// @[RocketCore.scala:315:19]
  assign io_fpu_inst = _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:286:20]
  assign io_fpu_fromint_data = ex_rs_0;	// @[RocketCore.scala:415:14]
  assign io_fpu_dmem_resp_val = dmem_resp_valid & io_dmem_resp_bits_tag[0];	// @[RocketCore.scala:788:45, :791:44, :1078:43]
  assign io_fpu_dmem_resp_type = {1'h0, io_dmem_resp_bits_size};	// @[RocketCore.scala:1080:25]
  assign io_fpu_dmem_resp_tag = io_dmem_resp_bits_tag[5:1];	// @[RocketCore.scala:790:46]
  assign io_fpu_dmem_resp_data = io_dmem_resp_bits_data_word_bypass;
  assign io_fpu_valid = ~ctrl_killd & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_63);	// @[Cat.scala:33:92, RocketCore.scala:495:19, :1029:104, :1073:31, pla.scala:114:39]
  assign io_fpu_killx = ctrl_killx;	// @[RocketCore.scala:572:48]
  assign io_fpu_killm = killm_common;	// @[RocketCore.scala:724:68]
endmodule

