--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UART.ucf

Design file:              UART.ncd
Physical constraint file: UART.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2434 paths analyzed, 563 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.127ns.
--------------------------------------------------------------------------------

Paths for end point Receive1/DATA_3 (SLICE_X87Y81.D1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Receive1/PRSCL_6 (FF)
  Destination:          Receive1/DATA_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.064ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.104 - 0.132)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Receive1/PRSCL_6 to Receive1/DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y86.CQ      Tcko                  0.341   Receive1/PRSCL<7>
                                                       Receive1/PRSCL_6
    SLICE_X89Y88.D1      net (fanout=3)        0.966   Receive1/PRSCL<6>
    SLICE_X89Y88.D       Tilo                  0.097   Receive1/PRSCL<13>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>2
    SLICE_X88Y86.A1      net (fanout=2)        0.616   Receive1/GND_10_o_GND_10_o_equal_11_o<15>1
    SLICE_X88Y86.A       Tilo                  0.097   Receive1/INDEX<3>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>3
    SLICE_X87Y81.D1      net (fanout=13)       0.883   Receive1/GND_10_o_GND_10_o_equal_11_o
    SLICE_X87Y81.CLK     Tas                   0.064   Receive1/DATA<3>
                                                       Receive1/DATA_3_rstpot
                                                       Receive1/DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      3.064ns (0.599ns logic, 2.465ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Receive1/PRSCL_3 (FF)
  Destination:          Receive1/DATA_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.812ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.104 - 0.131)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Receive1/PRSCL_3 to Receive1/DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y85.DQ      Tcko                  0.341   Receive1/PRSCL<3>
                                                       Receive1/PRSCL_3
    SLICE_X89Y88.D2      net (fanout=3)        0.714   Receive1/PRSCL<3>
    SLICE_X89Y88.D       Tilo                  0.097   Receive1/PRSCL<13>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>2
    SLICE_X88Y86.A1      net (fanout=2)        0.616   Receive1/GND_10_o_GND_10_o_equal_11_o<15>1
    SLICE_X88Y86.A       Tilo                  0.097   Receive1/INDEX<3>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>3
    SLICE_X87Y81.D1      net (fanout=13)       0.883   Receive1/GND_10_o_GND_10_o_equal_11_o
    SLICE_X87Y81.CLK     Tas                   0.064   Receive1/DATA<3>
                                                       Receive1/DATA_3_rstpot
                                                       Receive1/DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (0.599ns logic, 2.213ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Receive1/PRSCL_9 (FF)
  Destination:          Receive1/DATA_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.709ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.104 - 0.134)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Receive1/PRSCL_9 to Receive1/DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y87.BQ      Tcko                  0.341   Receive1/PRSCL<11>
                                                       Receive1/PRSCL_9
    SLICE_X88Y87.C2      net (fanout=3)        0.627   Receive1/PRSCL<9>
    SLICE_X88Y87.C       Tilo                  0.097   Receive1/GND_10_o_GND_10_o_equal_11_o<15>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>1
    SLICE_X88Y86.A3      net (fanout=2)        0.600   Receive1/GND_10_o_GND_10_o_equal_11_o<15>
    SLICE_X88Y86.A       Tilo                  0.097   Receive1/INDEX<3>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>3
    SLICE_X87Y81.D1      net (fanout=13)       0.883   Receive1/GND_10_o_GND_10_o_equal_11_o
    SLICE_X87Y81.CLK     Tas                   0.064   Receive1/DATA<3>
                                                       Receive1/DATA_3_rstpot
                                                       Receive1/DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (0.599ns logic, 2.110ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point Receive1/DATA_2 (SLICE_X87Y81.C1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Receive1/PRSCL_6 (FF)
  Destination:          Receive1/DATA_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.104 - 0.132)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Receive1/PRSCL_6 to Receive1/DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y86.CQ      Tcko                  0.341   Receive1/PRSCL<7>
                                                       Receive1/PRSCL_6
    SLICE_X89Y88.D1      net (fanout=3)        0.966   Receive1/PRSCL<6>
    SLICE_X89Y88.D       Tilo                  0.097   Receive1/PRSCL<13>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>2
    SLICE_X88Y86.A1      net (fanout=2)        0.616   Receive1/GND_10_o_GND_10_o_equal_11_o<15>1
    SLICE_X88Y86.A       Tilo                  0.097   Receive1/INDEX<3>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>3
    SLICE_X87Y81.C1      net (fanout=13)       0.880   Receive1/GND_10_o_GND_10_o_equal_11_o
    SLICE_X87Y81.CLK     Tas                   0.065   Receive1/DATA<3>
                                                       Receive1/DATA_2_rstpot
                                                       Receive1/DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.600ns logic, 2.462ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Receive1/PRSCL_3 (FF)
  Destination:          Receive1/DATA_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.810ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.104 - 0.131)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Receive1/PRSCL_3 to Receive1/DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y85.DQ      Tcko                  0.341   Receive1/PRSCL<3>
                                                       Receive1/PRSCL_3
    SLICE_X89Y88.D2      net (fanout=3)        0.714   Receive1/PRSCL<3>
    SLICE_X89Y88.D       Tilo                  0.097   Receive1/PRSCL<13>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>2
    SLICE_X88Y86.A1      net (fanout=2)        0.616   Receive1/GND_10_o_GND_10_o_equal_11_o<15>1
    SLICE_X88Y86.A       Tilo                  0.097   Receive1/INDEX<3>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>3
    SLICE_X87Y81.C1      net (fanout=13)       0.880   Receive1/GND_10_o_GND_10_o_equal_11_o
    SLICE_X87Y81.CLK     Tas                   0.065   Receive1/DATA<3>
                                                       Receive1/DATA_2_rstpot
                                                       Receive1/DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (0.600ns logic, 2.210ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Receive1/PRSCL_9 (FF)
  Destination:          Receive1/DATA_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.707ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.104 - 0.134)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Receive1/PRSCL_9 to Receive1/DATA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y87.BQ      Tcko                  0.341   Receive1/PRSCL<11>
                                                       Receive1/PRSCL_9
    SLICE_X88Y87.C2      net (fanout=3)        0.627   Receive1/PRSCL<9>
    SLICE_X88Y87.C       Tilo                  0.097   Receive1/GND_10_o_GND_10_o_equal_11_o<15>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>1
    SLICE_X88Y86.A3      net (fanout=2)        0.600   Receive1/GND_10_o_GND_10_o_equal_11_o<15>
    SLICE_X88Y86.A       Tilo                  0.097   Receive1/INDEX<3>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>3
    SLICE_X87Y81.C1      net (fanout=13)       0.880   Receive1/GND_10_o_GND_10_o_equal_11_o
    SLICE_X87Y81.CLK     Tas                   0.065   Receive1/DATA<3>
                                                       Receive1/DATA_2_rstpot
                                                       Receive1/DATA_2
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (0.600ns logic, 2.107ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point Receive1/DATA_7 (SLICE_X89Y82.D1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Receive1/PRSCL_6 (FF)
  Destination:          Receive1/DATA_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.940ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.105 - 0.132)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Receive1/PRSCL_6 to Receive1/DATA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y86.CQ      Tcko                  0.341   Receive1/PRSCL<7>
                                                       Receive1/PRSCL_6
    SLICE_X89Y88.D1      net (fanout=3)        0.966   Receive1/PRSCL<6>
    SLICE_X89Y88.D       Tilo                  0.097   Receive1/PRSCL<13>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>2
    SLICE_X88Y86.A1      net (fanout=2)        0.616   Receive1/GND_10_o_GND_10_o_equal_11_o<15>1
    SLICE_X88Y86.A       Tilo                  0.097   Receive1/INDEX<3>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>3
    SLICE_X89Y82.D1      net (fanout=13)       0.759   Receive1/GND_10_o_GND_10_o_equal_11_o
    SLICE_X89Y82.CLK     Tas                   0.064   Receive1/DATA<7>
                                                       Receive1/DATA_7_rstpot
                                                       Receive1/DATA_7
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (0.599ns logic, 2.341ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Receive1/PRSCL_3 (FF)
  Destination:          Receive1/DATA_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.105 - 0.131)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Receive1/PRSCL_3 to Receive1/DATA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y85.DQ      Tcko                  0.341   Receive1/PRSCL<3>
                                                       Receive1/PRSCL_3
    SLICE_X89Y88.D2      net (fanout=3)        0.714   Receive1/PRSCL<3>
    SLICE_X89Y88.D       Tilo                  0.097   Receive1/PRSCL<13>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>2
    SLICE_X88Y86.A1      net (fanout=2)        0.616   Receive1/GND_10_o_GND_10_o_equal_11_o<15>1
    SLICE_X88Y86.A       Tilo                  0.097   Receive1/INDEX<3>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>3
    SLICE_X89Y82.D1      net (fanout=13)       0.759   Receive1/GND_10_o_GND_10_o_equal_11_o
    SLICE_X89Y82.CLK     Tas                   0.064   Receive1/DATA<7>
                                                       Receive1/DATA_7_rstpot
                                                       Receive1/DATA_7
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.599ns logic, 2.089ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Receive1/PRSCL_9 (FF)
  Destination:          Receive1/DATA_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.585ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.105 - 0.134)
  Source Clock:         Clk_100M_BUFGP rising at 0.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Receive1/PRSCL_9 to Receive1/DATA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y87.BQ      Tcko                  0.341   Receive1/PRSCL<11>
                                                       Receive1/PRSCL_9
    SLICE_X88Y87.C2      net (fanout=3)        0.627   Receive1/PRSCL<9>
    SLICE_X88Y87.C       Tilo                  0.097   Receive1/GND_10_o_GND_10_o_equal_11_o<15>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>1
    SLICE_X88Y86.A3      net (fanout=2)        0.600   Receive1/GND_10_o_GND_10_o_equal_11_o<15>
    SLICE_X88Y86.A       Tilo                  0.097   Receive1/INDEX<3>
                                                       Receive1/GND_10_o_GND_10_o_equal_11_o<15>3
    SLICE_X89Y82.D1      net (fanout=13)       0.759   Receive1/GND_10_o_GND_10_o_equal_11_o
    SLICE_X89Y82.CLK     Tas                   0.064   Receive1/DATA<7>
                                                       Receive1/DATA_7_rstpot
                                                       Receive1/DATA_7
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.599ns logic, 1.986ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------

Paths for end point transmit1/TX_FLG (SLICE_X88Y126.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               start (FF)
  Destination:          transmit1/TX_FLG (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.073 - 0.058)
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: start to transmit1/TX_FLG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y125.CQ     Tcko                  0.164   start
                                                       start
    SLICE_X88Y126.A6     net (fanout=1)        0.109   start
    SLICE_X88Y126.CLK    Tah         (-Th)     0.075   transmit1/UART_Tx
                                                       transmit1/TX_FLG_rstpot1
                                                       transmit1/TX_FLG
    -------------------------------------------------  ---------------------------
    Total                                      0.198ns (0.089ns logic, 0.109ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point Receive1/DATA_0 (SLICE_X87Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Receive1/DATA_0 (FF)
  Destination:          Receive1/DATA_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Receive1/DATA_0 to Receive1/DATA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y81.AQ      Tcko                  0.141   Receive1/DATA<3>
                                                       Receive1/DATA_0
    SLICE_X87Y81.A6      net (fanout=10)       0.127   Receive1/DATA<0>
    SLICE_X87Y81.CLK     Tah         (-Th)     0.046   Receive1/DATA<3>
                                                       Receive1/DATA_0_rstpot
                                                       Receive1/DATA_0
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.095ns logic, 0.127ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point Receive1/DATAFLL_7 (SLICE_X88Y89.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Receive1/DATAFLL_7 (FF)
  Destination:          Receive1/DATAFLL_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_100M_BUFGP rising at 10.000ns
  Destination Clock:    Clk_100M_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Receive1/DATAFLL_7 to Receive1/DATAFLL_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y89.DQ      Tcko                  0.164   Receive1/DATAFLL<7>
                                                       Receive1/DATAFLL_7
    SLICE_X88Y89.D3      net (fanout=2)        0.147   Receive1/DATAFLL<7>
    SLICE_X88Y89.CLK     Tah         (-Th)     0.076   Receive1/DATAFLL<7>
                                                       Receive1/Mmux_DATAFLL[7]_UART_Rx_MUX_112_o11
                                                       Receive1/DATAFLL_7
    -------------------------------------------------  ---------------------------
    Total                                      0.235ns (0.088ns logic, 0.147ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_100M_BUFGP/IBUFG" PERIOD = 10 ns HIGH 5 ns;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_100M_BUFGP/BUFG/I0
  Logical resource: Clk_100M_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_100M_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: SS_Driver1/Count<3>/CLK
  Logical resource: SS_Driver1/Count_0/CK
  Location pin: SLICE_X82Y80.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: SS_Driver1/Count<3>/CLK
  Logical resource: SS_Driver1/Count_0/CK
  Location pin: SLICE_X82Y80.CLK
  Clock network: Clk_100M_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |    3.127|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2434 paths, 0 nets, and 531 connections

Design statistics:
   Minimum period:   3.127ns{1}   (Maximum frequency: 319.795MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 16 17:04:37 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 774 MB



