# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_4/muthumala.srcs/sources_1/new/Decoder_2_TO_4.vhd" \
"../../../../project_final.srcs/sim_1/imports/Nano-Processor/project_4/muthumala.srcs/sim_1/new/TB_DECODER_2_TO_4.vhd" \

# Do not sort compile order
nosort
