
---------- Begin Simulation Statistics ----------
final_tick                               135075893125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    384                       # Simulator instruction rate (inst/s)
host_mem_usage                               31232152                       # Number of bytes of host memory used
host_op_rate                                      394                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                186232.72                       # Real time elapsed on the host
host_tick_rate                                 424378                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71444022                       # Number of instructions simulated
sim_ops                                      73332826                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079033                       # Number of seconds simulated
sim_ticks                                 79033103750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.074881                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  353902                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               447553                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3859                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34168                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            453054                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53441                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61639                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8198                       # Number of indirect misses.
system.cpu.branchPred.lookups                  789823                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  132320                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8372                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4918196                       # Number of instructions committed
system.cpu.committedOps                       5294483                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.674421                       # CPI: cycles per instruction
system.cpu.discardedOps                         88499                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3391939                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            851272                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           382821                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7063716                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.373913                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3556                       # number of quiesce instructions executed
system.cpu.numCycles                         13153327                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3556                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3775990     71.32%     71.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10025      0.19%     71.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 930283     17.57%     89.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite                578185     10.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5294483                       # Class of committed instruction
system.cpu.quiesceCycles                    113299639                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6089611                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          573                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36436                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1405100                       # Transaction distribution
system.membus.trans_dist::ReadResp            1421454                       # Transaction distribution
system.membus.trans_dist::WriteReq             552457                       # Transaction distribution
system.membus.trans_dist::WriteResp            552457                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4309                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13814                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1938                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1939                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12202                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4161                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        36426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        36426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        93747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3839658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3839658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3969831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       780864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       780864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       662080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       776374                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    122866336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    122866336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124423574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1978847                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000306                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017497                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1978241     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     606      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1978847                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4600185265                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            77051872                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35298358                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14401500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           76300798                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8287400176                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           61414500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4146111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1036528                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5182638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1036528                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4146111                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5182638                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5182638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5182638                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10365277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3066187                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3066186                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2170                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        26208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60782                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       520608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7647242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7942154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10109                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10109                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8671893                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1622                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3410                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8328104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    122355732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    127074324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       161508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       161508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137856642                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14619382250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          9369362                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          728                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  12163348967                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6882378000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2801664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       516096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12438332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9950666                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5597249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7462999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35449247                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7462999                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5597249                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13060249                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12438332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9950666                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13060249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13060249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48509496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       161508                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       603876                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5055                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447423                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5597249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13060249                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18657498                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5597249                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2043549                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7640798                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5597249                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18657498                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2043549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26298297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1401433                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1401425                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       518400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       518400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       137424                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3676170                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3839658                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4395944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    117637140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       161508                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    122866336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2279577                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2279577    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2279577                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4922698015                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7525425000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    158776024                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2555904                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    165264088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3737132                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3806120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7543252                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39694006                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        79872                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39896758                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       934283                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       118992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1053275                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2008981256                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     32339664                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49753329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2091074248                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47285654                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48158554                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95444208                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2056266910                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80498218                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49753329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2186518456                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171638804                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    202899476                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     99811328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     92405780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    192217108                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42909701                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43886597                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24952832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2887685                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27840517                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12438332                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2171733057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    378954521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4146111                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2567272021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1262905330                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1169203481                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2432108811                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12438332                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3434638387                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1548158002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4146111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4999380832                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       780928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       785024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       780928                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       780928                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12202                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           64                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12266                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9881024                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        51826                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        9932850                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9881024                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9881024                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9881024                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        51826                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       9932850                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1840040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87687188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       161700                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         386304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           90075232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       275776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2555904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33453376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        28776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1370117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1407464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4309                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        39936                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             522709                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     23281890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1109499486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2045978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4887876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1139715230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3489373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     32339664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    378954521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7462999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1036528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            423283085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3489373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     55621553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1488454007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7462999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1036528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2045978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4887876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1562998315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     68712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1835910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003447328250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2223                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2223                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2522526                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             553755                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1407468                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     522709                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1407468                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   522709                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             87865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             87884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             87868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             87814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             87909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             87800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            87788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            87825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            87845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32643                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47104417135                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7026455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             83993305885                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33519.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59769.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2979                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1309803                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  484240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1407454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               522709                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1207342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   49533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9270                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       133951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.167412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.325876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.475212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4592      3.43%      3.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3819      2.85%      6.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2396      1.79%      8.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2538      1.89%      9.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2704      2.02%     11.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2314      1.73%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1786      1.33%     15.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1827      1.36%     16.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       111975     83.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       133951                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     632.125956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1461.893582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1806     81.24%     81.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.22%     81.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.13%     81.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.09%     81.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.13%     81.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     81.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     82.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.31%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           39      1.75%     84.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     84.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     84.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.09%     84.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           27      1.21%     85.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.13%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.04%     85.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          158      7.11%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.09%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.04%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            2      0.09%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           11      0.49%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.09%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.04%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           65      2.92%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           71      3.19%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2223                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     235.130454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.712278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    408.545581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1645     74.00%     74.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            34      1.53%     75.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            24      1.08%     76.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.22%     76.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.18%     77.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.49%     77.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.31%     77.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.27%     78.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      0.36%     78.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.09%     78.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.13%     78.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     78.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.13%     78.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.13%     78.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     79.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     79.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.09%     79.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     79.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.09%     79.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            3      0.13%     79.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            4      0.18%     79.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     79.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      0.40%     80.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          443     19.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2223                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               89938624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  139264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33452480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                90075488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33453376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1137.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       423.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1139.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    423.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79033149875                       # Total gap between requests
system.mem_ctrls.avgGap                      40946.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1840040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87547988                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       161956                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       386176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       276800                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2555904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948032                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23281889.647412460297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1107738198.880997419357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2049217.256003311137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4886256.285993323661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3502329.870222261176                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 32339663.745016466826                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 378930227.702211439610                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7462999.325773030519                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1036527.684135143179                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        28776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1370117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4309                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        39936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2147813575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  81235729820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    358994645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    250767845                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 120147738695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  99197865810                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1153800610675                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  90796119820                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   6586346350                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     74639.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59291.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    141336.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41552.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27882974.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2483920.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2465554.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9852009.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5145583.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         66101186.700001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         46135823.999998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2555914837.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       726441781.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     756615768.300160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     750777170.999535                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     971878484.700058                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5873865053.700730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         74.321579                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50671323905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4275390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24088399220                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7112                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3556                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     19913874.683633                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    117614004.539862                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3556    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         5750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3556                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     64262154750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  70813738375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1604463                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1604463                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1604463                       # number of overall hits
system.cpu.icache.overall_hits::total         1604463                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12202                       # number of overall misses
system.cpu.icache.overall_misses::total         12202                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    528573750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    528573750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    528573750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    528573750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1616665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1616665                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1616665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1616665                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007548                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007548                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007548                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007548                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43318.615801                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43318.615801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43318.615801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43318.615801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12202                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12202                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12202                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12202                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    509778000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    509778000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    509778000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    509778000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007548                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007548                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007548                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007548                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41778.233077                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41778.233077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41778.233077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41778.233077                       # average overall mshr miss latency
system.cpu.icache.replacements                  12023                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1604463                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1604463                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12202                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    528573750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    528573750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1616665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1616665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007548                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007548                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43318.615801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43318.615801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    509778000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    509778000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41778.233077                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41778.233077                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.041100                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13145341                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12023                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1093.349497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.041100                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.902424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.902424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3245531                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3245531                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1473558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1473558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1473558                       # number of overall hits
system.cpu.dcache.overall_hits::total         1473558                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7967                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7967                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7967                       # number of overall misses
system.cpu.dcache.overall_misses::total          7967                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    598616500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    598616500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    598616500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    598616500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1481525                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1481525                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1481525                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1481525                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005378                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005378                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005378                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005378                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75137.002636                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75137.002636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75137.002636                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75137.002636                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4309                       # number of writebacks
system.cpu.dcache.writebacks::total              4309                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1868                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1868                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1868                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1868                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6099                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6099                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37724                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37724                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    451377750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    451377750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    451377750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    451377750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79783875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79783875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74008.484998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74008.484998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74008.484998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74008.484998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2114.936778                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2114.936778                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6100                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       935162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          935162                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4182                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    318916750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    318916750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       939344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       939344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76259.385462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76259.385462                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    311858500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    311858500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79783875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79783875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004437                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74822.096929                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74822.096929                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21757.260704                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21757.260704                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       538396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         538396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3785                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3785                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    279699750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    279699750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       542181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       542181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006981                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006981                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73896.895641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73896.895641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34057                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34057                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    139519250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    139519250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72252.330399                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72252.330399                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              205846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6100                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.745246                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5932200                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5932200                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135075893125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               135077456875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    384                       # Simulator instruction rate (inst/s)
host_mem_usage                               31232152                       # Number of bytes of host memory used
host_op_rate                                      394                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                186234.11                       # Real time elapsed on the host
host_tick_rate                                 424383                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71445985                       # Number of instructions simulated
sim_ops                                      73335250                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079035                       # Number of seconds simulated
sim_ticks                                 79034667500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.067763                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  354018                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               447740                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3859                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             34187                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            453104                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53441                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61639                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8198                       # Number of indirect misses.
system.cpu.branchPred.lookups                  790118                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  132414                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8372                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4920159                       # Number of instructions committed
system.cpu.committedOps                       5296907                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.673863                       # CPI: cycles per instruction
system.cpu.discardedOps                         88546                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3393115                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            851763                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           383016                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7063907                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.373991                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3556                       # number of quiesce instructions executed
system.cpu.numCycles                         13155829                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3556                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3777391     71.31%     71.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                  10025      0.19%     71.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                 930844     17.57%     89.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite                578646     10.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5296907                       # Class of committed instruction
system.cpu.quiesceCycles                    113299639                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6091922                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          573                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36439                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1405210                       # Transaction distribution
system.membus.trans_dist::ReadResp            1421574                       # Transaction distribution
system.membus.trans_dist::WriteReq             552457                       # Transaction distribution
system.membus.trans_dist::WriteResp            552457                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4310                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13815                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1938                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1939                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          12202                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4162                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        36428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        36428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        93750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3839886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3839886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3970064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       780928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       780928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       662208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       776502                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    122873828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    122873828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124431258                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1978958                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000306                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.017497                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1978352     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     606      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1978958                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4600302890                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            77051872                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            35299608                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14401500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           76306083                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8288037916                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           61419500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4146029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1036507                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5182536                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1036507                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4146029                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5182536                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5182536                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5182536                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10365072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1269760                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3066422                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3066422                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2170                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        26208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60782                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       520608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7647242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7942154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8672364                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1622                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3410                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8328104                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    122355732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    127074324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137864134                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14620205250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          9369833                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          728                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  12164052967                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6882614000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2801664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       516096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12438086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9950469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5597139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7462852                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35448545                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7462852                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5597139                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13059990                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12438086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9950469                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13059990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13059990                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48508536                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       169000                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       611368                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5290                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447658                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5597139                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13059990                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18657129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5597139                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2138302                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7735441                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5597139                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18657129                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2138302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26392570                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1401543                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1401543                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       518400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       518400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       137424                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3676170                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5300                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3839886                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4395944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    117637140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    122873828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2279687                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2279687    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2279687                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4922808015                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7526012000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    158779320                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2555904                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    165267384                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3737200                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3806120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7543320                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39694830                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        79872                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39897582                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       934300                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       118992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1053292                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2008983210                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     32339024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49752344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2091074578                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47285579                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48157601                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95443180                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2056268789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     80496625                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49752344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2186517758                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171638804                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    202899476                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     99811328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     92405780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    192217108                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42909701                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43886597                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24952832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2887685                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27840517                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12438086                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2171690088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    378947023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4146029                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2567221226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1262880343                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1169180347                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2432060690                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12438086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3434570431                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1548127371                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4146029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4999281916                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       780928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4096                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       785024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       780928                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       780928                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        12202                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           64                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        12266                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9880829                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        51825                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        9932654                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9880829                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9880829                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9880829                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        51825                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       9932654                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1840040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87687188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       169000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         386368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           90082596                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       275840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2555904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33453440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        28776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1370117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1407580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4310                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        39936                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             522710                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     23281429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1109477534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2138302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4888589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1139785854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3490114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     32339024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    378947023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7462852                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1036507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            423275520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3490114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     55620453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1488424557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7462852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1036507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2138302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4888589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1563061374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     68712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1835910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003447328250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2223                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2223                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2522726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             553755                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1407579                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     522710                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1407579                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   522710                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             87865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             87884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             87868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             87814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             87909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             87832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            87820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            87825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            87845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32643                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47107600590                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7027015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             83999429340                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33518.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59768.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2979                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1309907                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  484240                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1407564                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               522710                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1207432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   49546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    9655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9270                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       133958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.172785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.335138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.469498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4592      3.43%      3.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3819      2.85%      6.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2396      1.79%      8.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2538      1.89%      9.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2704      2.02%     11.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2314      1.73%     13.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1786      1.33%     15.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1827      1.36%     16.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       111982     83.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       133958                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     632.125956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1461.893582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1806     81.24%     81.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.22%     81.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.13%     81.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.09%     81.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.13%     81.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     81.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     82.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.31%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           39      1.75%     84.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     84.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.04%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     84.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.04%     84.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.09%     84.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           27      1.21%     85.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.04%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.13%     85.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.04%     85.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          158      7.11%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.09%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.04%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            2      0.09%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           11      0.49%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.09%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.04%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           65      2.92%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           71      3.19%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2223                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     235.130454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     44.712278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    408.545581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1645     74.00%     74.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            34      1.53%     75.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            24      1.08%     76.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      0.22%     76.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.18%     77.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.49%     77.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.31%     77.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.27%     78.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            8      0.36%     78.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.09%     78.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.13%     78.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     78.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.13%     78.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.13%     78.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     79.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     79.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.09%     79.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     79.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.09%     79.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            3      0.13%     79.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            4      0.18%     79.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.04%     79.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            9      0.40%     80.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          443     19.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2223                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               89945792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  139264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33452480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                90082532                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33453440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1138.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       423.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1139.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    423.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79034373875                       # Total gap between requests
system.mem_ctrls.avgGap                      40944.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1840040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87547988                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       169000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       386240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       276800                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2555904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948032                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23281429.000760961324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1107716281.592504978180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2138302.157088216860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4886969.379608005285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3502260.574449813459                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 32339023.884676937014                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 378922730.332230448723                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7462851.665694677271                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1036507.175790927373                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        28776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1370117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4310                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        39936                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2147813575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  81235729820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    365062385                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    250823560                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 120147738695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  99197865810                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1153800610675                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  90796119820                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   6586346350                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     74639.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59291.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    137759.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41554.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27876505.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2483920.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2465554.51                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9852009.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5145583.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         66105134.100001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         46138234.799998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2556123993.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       726441781.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     756615768.300160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     750819439.162035                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     971878484.700058                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5874122836.313231                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         74.323370                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50671323905                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4275390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24089962970                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7112                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3556                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     19913874.683633                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    117614004.539862                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3556    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         5750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3556                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     64263718500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  70813738375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1605105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1605105                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1605105                       # number of overall hits
system.cpu.icache.overall_hits::total         1605105                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12202                       # number of overall misses
system.cpu.icache.overall_misses::total         12202                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    528616875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    528616875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    528616875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    528616875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1617307                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1617307                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1617307                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1617307                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007545                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007545                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007545                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007545                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43322.150057                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43322.150057                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43322.150057                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43322.150057                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        12202                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12202                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12202                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12202                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    509819375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    509819375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    509819375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    509819375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007545                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007545                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007545                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007545                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41781.623914                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41781.623914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41781.623914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41781.623914                       # average overall mshr miss latency
system.cpu.icache.replacements                  12024                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1605105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1605105                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12202                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    528616875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    528616875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1617307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1617307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007545                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007545                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43322.150057                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43322.150057                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    509819375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    509819375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007545                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41781.623914                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41781.623914                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.041158                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21678530                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12489                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1735.809913                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.041158                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.902424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.902424                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3246816                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3246816                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1474597                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1474597                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1474597                       # number of overall hits
system.cpu.dcache.overall_hits::total         1474597                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7968                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7968                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7968                       # number of overall misses
system.cpu.dcache.overall_misses::total          7968                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    598705875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    598705875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    598705875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    598705875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1482565                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1482565                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1482565                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1482565                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005374                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005374                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005374                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005374                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75138.789533                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75138.789533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75138.789533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75138.789533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4310                       # number of writebacks
system.cpu.dcache.writebacks::total              4310                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1868                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1868                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1868                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1868                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6100                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6100                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37724                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37724                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    451465875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    451465875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    451465875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    451465875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79783875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79783875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004114                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004114                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004114                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004114                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74010.799180                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74010.799180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74010.799180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74010.799180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2114.936778                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2114.936778                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6101                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       935740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          935740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    319006125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    319006125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       939923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       939923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004450                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76262.520918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76262.520918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4169                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3667                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    311946625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    311946625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79783875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79783875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74825.287839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74825.287839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21757.260704                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21757.260704                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       538857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         538857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3785                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3785                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    279699750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    279699750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       542642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       542642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73896.895641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73896.895641                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34057                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34057                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    139519250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    139519250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72252.330399                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72252.330399                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1483623                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6613                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            224.349463                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5936361                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5936361                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 135077456875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
