Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 16 11:18:51 2023
| Host         : DESKTOP-AKM15S5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.173        0.000                      0                  103        0.183        0.000                      0                  103        2.000        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_pin               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         
virtual_clock         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       16.141        0.000                      0                   97        0.183        0.000                      0                   97        9.500        0.000                       0                    47  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
virtual_clock       clk_out1_clk_wiz_0       14.723        0.000                      0                    2        1.035        0.000                      0                    2  
clk_out1_clk_wiz_0  virtual_clock            14.173        0.000                      0                    4        1.081        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.141ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.934ns (26.610%)  route 2.576ns (73.390%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 18.696 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           0.913     0.716    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.152     0.868 f  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          1.057     1.925    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.326     2.251 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.606     2.857    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X39Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.562    18.696    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X39Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism              0.587    19.283    
                         clock uncertainty           -0.080    19.203    
    SLICE_X39Y54         FDRE (Setup_fdre_C_CE)      -0.205    18.998    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.998    
                         arrival time                          -2.857    
  -------------------------------------------------------------------
                         slack                                 16.141    

Slack (MET) :             16.250ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.959%)  route 2.530ns (73.041%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           0.913     0.716    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.152     0.868 f  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          1.057     1.925    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.326     2.251 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.561     2.812    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.563    18.697    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism              0.650    19.347    
                         clock uncertainty           -0.080    19.267    
    SLICE_X40Y54         FDRE (Setup_fdre_C_CE)      -0.205    19.062    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.062    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                 16.250    

Slack (MET) :             16.250ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.959%)  route 2.530ns (73.041%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           0.913     0.716    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.152     0.868 f  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          1.057     1.925    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.326     2.251 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.561     2.812    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.563    18.697    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism              0.650    19.347    
                         clock uncertainty           -0.080    19.267    
    SLICE_X40Y54         FDRE (Setup_fdre_C_CE)      -0.205    19.062    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.062    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                 16.250    

Slack (MET) :             16.250ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.934ns (26.959%)  route 2.530ns (73.041%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.197 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           0.913     0.716    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.152     0.868 f  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          1.057     1.925    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.326     2.251 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.561     2.812    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.563    18.697    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                         clock pessimism              0.650    19.347    
                         clock uncertainty           -0.080    19.267    
    SLICE_X40Y54         FDRE (Setup_fdre_C_CE)      -0.205    19.062    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.062    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                 16.250    

Slack (MET) :             16.276ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.934ns (27.334%)  route 2.483ns (72.666%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           0.913     0.716    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.152     0.868 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.905     1.774    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.326     2.100 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.665     2.764    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.563    18.697    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.628    19.325    
                         clock uncertainty           -0.080    19.245    
    SLICE_X41Y54         FDRE (Setup_fdre_C_CE)      -0.205    19.040    U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.040    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                 16.276    

Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.934ns (28.019%)  route 2.399ns (71.981%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           0.913     0.716    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.152     0.868 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.905     1.774    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.326     2.100 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.581     2.681    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.564    18.698    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.625    19.323    
                         clock uncertainty           -0.080    19.243    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.205    19.038    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                 16.357    

Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.934ns (28.019%)  route 2.399ns (71.981%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           0.913     0.716    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.152     0.868 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.905     1.774    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.326     2.100 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.581     2.681    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.564    18.698    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.625    19.323    
                         clock uncertainty           -0.080    19.243    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.205    19.038    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                 16.357    

Slack (MET) :             16.414ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.934ns (28.510%)  route 2.342ns (71.490%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           0.913     0.716    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.152     0.868 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          0.905     1.774    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.326     2.100 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.524     2.623    U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.563    18.697    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.625    19.322    
                         clock uncertainty           -0.080    19.242    
    SLICE_X41Y53         FDRE (Setup_fdre_C_CE)      -0.205    19.037    U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                 16.414    

Slack (MET) :             16.973ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.962ns (32.838%)  route 1.968ns (67.162%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 18.696 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.456    -0.197 f  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=7, routed)           0.913     0.716    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X41Y53         LUT4 (Prop_lut4_I3_O)        0.152     0.868 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=17, routed)          1.055     1.923    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X39Y54         LUT5 (Prop_lut5_I3_O)        0.354     2.277 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.277    U0/uart_rx_i0/uart_rx_ctl_i0/p_0_in[0]
    SLICE_X39Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.562    18.696    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X39Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism              0.587    19.283    
                         clock uncertainty           -0.080    19.203    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)        0.047    19.250    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.250    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                 16.973    

Slack (MET) :             16.976ns  (required time - arrival time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 1.002ns (33.991%)  route 1.946ns (66.009%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X42Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.135 r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/Q
                         net (fo=13, routed)          0.832     0.697    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[1]
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.153     0.850 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           1.114     1.964    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done__1
    SLICE_X41Y54         LUT5 (Prop_lut5_I2_O)        0.331     2.295 r  U0/uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.295    U0/uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X41Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.563    18.697    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.625    19.322    
                         clock uncertainty           -0.080    19.242    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.029    19.271    U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.271    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                 16.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/old_rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.415%)  route 0.133ns (48.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.588    -0.507    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.133    -0.232    U0/led_ctl_i0/rx_data_rdy
    SLICE_X43Y54         FDRE                                         r  U0/led_ctl_i0/old_rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.739    U0/led_ctl_i0/CLK
    SLICE_X43Y54         FDRE                                         r  U0/led_ctl_i0/old_rx_data_rdy_reg/C
                         clock pessimism              0.249    -0.491    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.075    -0.416    U0/led_ctl_i0/old_rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.506    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.127    -0.237    U0/led_ctl_i0/D[6]
    SLICE_X42Y54         FDRE                                         r  U0/led_ctl_i0/char_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.739    U0/led_ctl_i0/CLK
    SLICE_X42Y54         FDRE                                         r  U0/led_ctl_i0/char_data_reg[6]/C
                         clock pessimism              0.249    -0.491    
    SLICE_X42Y54         FDRE (Hold_fdre_C_D)         0.063    -0.428    U0/led_ctl_i0/char_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.506    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.237    U0/led_ctl_i0/D[4]
    SLICE_X42Y52         FDRE                                         r  U0/led_ctl_i0/char_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.859    -0.738    U0/led_ctl_i0/CLK
    SLICE_X42Y52         FDRE                                         r  U0/led_ctl_i0/char_data_reg[4]/C
                         clock pessimism              0.246    -0.493    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.063    -0.430    U0/led_ctl_i0/char_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.506    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.237    U0/led_ctl_i0/D[0]
    SLICE_X42Y52         FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.859    -0.738    U0/led_ctl_i0/CLK
    SLICE_X42Y52         FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/C
                         clock pessimism              0.246    -0.493    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.059    -0.434    U0/led_ctl_i0/char_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/char_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.685%)  route 0.141ns (40.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.506    U0/led_ctl_i0/CLK
    SLICE_X42Y52         FDRE                                         r  U0/led_ctl_i0/char_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  U0/led_ctl_i0/char_data_reg[0]/Q
                         net (fo=1, routed)           0.141    -0.200    U0/led_ctl_i0/char_data[0]
    SLICE_X42Y51         LUT3 (Prop_lut3_I2_O)        0.045    -0.155 r  U0/led_ctl_i0/led_pipeline_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    U0/led_ctl_i0/led_pipeline_reg[0]_i_1_n_0
    SLICE_X42Y51         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.859    -0.738    U0/led_ctl_i0/CLK
    SLICE_X42Y51         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                         clock pessimism              0.249    -0.490    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.120    -0.370    U0/led_ctl_i0/led_pipeline_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/char_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/led_pipeline_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.588    -0.507    U0/led_ctl_i0/CLK
    SLICE_X42Y54         FDRE                                         r  U0/led_ctl_i0/char_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  U0/led_ctl_i0/char_data_reg[2]/Q
                         net (fo=1, routed)           0.143    -0.199    U0/led_ctl_i0/char_data[2]
    SLICE_X42Y55         LUT3 (Prop_lut3_I2_O)        0.045    -0.154 r  U0/led_ctl_i0/led_pipeline_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    U0/led_ctl_i0/led_pipeline_reg[2]_i_1_n_0
    SLICE_X42Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.739    U0/led_ctl_i0/CLK
    SLICE_X42Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                         clock pessimism              0.249    -0.491    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.120    -0.371    U0/led_ctl_i0/led_pipeline_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.134%)  route 0.174ns (47.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.588    -0.507    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  U0/uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.192    U0/uart_rx_i0/uart_rx_ctl_i0/state_reg_n_0_[0]
    SLICE_X39Y54         LUT5 (Prop_lut5_I1_O)        0.048    -0.144 r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    U0/uart_rx_i0/uart_rx_ctl_i0/p_0_in[0]
    SLICE_X39Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.856    -0.741    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X39Y54         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism              0.269    -0.473    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.105    -0.368    U0/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/led_ctl_i0/char_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.111%)  route 0.172ns (54.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.506    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X40Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]/Q
                         net (fo=2, routed)           0.172    -0.193    U0/led_ctl_i0/D[5]
    SLICE_X42Y52         FDRE                                         r  U0/led_ctl_i0/char_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.859    -0.738    U0/led_ctl_i0/CLK
    SLICE_X42Y52         FDRE                                         r  U0/led_ctl_i0/char_data_reg[5]/C
                         clock pessimism              0.249    -0.490    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.063    -0.427    U0/led_ctl_i0/char_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.794%)  route 0.195ns (51.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.506    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X41Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  U0/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.195    -0.169    U0/uart_rx_i0/uart_rx_ctl_i0/state__0[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.124 r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.739    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X42Y53         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.249    -0.491    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.121    -0.370    U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.763%)  route 0.154ns (45.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.506    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/Q
                         net (fo=2, routed)           0.154    -0.211    U0/uart_rx_i0/uart_rx_ctl_i0/D[4]
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.045    -0.166 r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data[4]_i_1_n_0
    SLICE_X43Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.859    -0.738    U0/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y52         FDRE                                         r  U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]/C
                         clock pessimism              0.233    -0.506    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.092    -0.414    U0/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51     U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51     U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y52     U0/led_ctl_i0/char_data_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y54     U0/led_ctl_i0/char_data_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51     U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y51     U0/led_ctl_i0/led_pipeline_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.723ns  (required time - arrival time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.477ns (39.309%)  route 2.281ns (60.691%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    D19                                               0.000     0.000 r  btn_pin (IN)
                         net (fo=0)                   0.000     0.000    btn_pin
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           2.281     3.758    U0/meta_harden_btn_i0/btn_pin
    SLICE_X43Y54         FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.563    18.697    U0/meta_harden_btn_i0/CLK
    SLICE_X43Y54         FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000    18.697    
                         clock uncertainty           -0.173    18.524    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)       -0.043    18.481    U0/meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         18.481    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                 14.723    

Slack (MET) :             15.204ns  (required time - arrival time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.509ns (46.086%)  route 1.766ns (53.914%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    L19                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    L19                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  rst_pin_IBUF_inst/O
                         net (fo=2, routed)           1.766     3.275    U0/meta_harden_rst_i0/reset
    SLICE_X42Y56         FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.134 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.563    18.697    U0/meta_harden_rst_i0/CLK
    SLICE_X42Y56         FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000    18.697    
                         clock uncertainty           -0.173    18.524    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)       -0.045    18.479    U0/meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         18.479    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                 15.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 rst_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.277ns (27.129%)  route 0.744ns (72.871%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    L19                                               0.000    -0.500 r  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    L19                  IBUF (Prop_ibuf_I_O)         0.277    -0.223 r  rst_pin_IBUF_inst/O
                         net (fo=2, routed)           0.744     0.521    U0/meta_harden_rst_i0/reset
    SLICE_X42Y56         FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.739    U0/meta_harden_rst_i0/CLK
    SLICE_X42Y56         FDRE                                         r  U0/meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.173    -0.566    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.052    -0.514    U0/meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 btn_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0/meta_harden_btn_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.245ns (20.596%)  route 0.945ns (79.404%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    D19                                               0.000    -0.500 r  btn_pin (IN)
                         net (fo=0)                   0.000    -0.500    btn_pin
    D19                  IBUF (Prop_ibuf_I_O)         0.245    -0.255 r  btn_pin_IBUF_inst/O
                         net (fo=1, routed)           0.945     0.690    U0/meta_harden_btn_i0/btn_pin
    SLICE_X43Y54         FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.858    -0.739    U0/meta_harden_btn_i0/CLK
    SLICE_X43Y54         FDRE                                         r  U0/meta_harden_btn_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.739    
                         clock uncertainty            0.173    -0.566    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.076    -0.490    U0/meta_harden_btn_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  1.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack       14.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.173ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (virtual_clock rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 4.221ns (66.947%)  route 2.084ns (33.053%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.741    -0.652    U0/led_ctl_i0/CLK
    SLICE_X42Y51         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.478    -0.174 r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/Q
                         net (fo=1, routed)           2.084     1.910    led_pins_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.743     5.654 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.654    led_pins[1]
    P14                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.173    19.827    
                         output delay                -0.000    19.827    
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                 14.173    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (virtual_clock rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 4.085ns (65.897%)  route 2.114ns (34.103%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.741    -0.652    U0/led_ctl_i0/CLK
    SLICE_X42Y51         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.134 r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/Q
                         net (fo=1, routed)           2.114     1.980    led_pins_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.567     5.548 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.548    led_pins[0]
    R14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.173    19.827    
                         output delay                -0.000    19.827    
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.618ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (virtual_clock rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 4.047ns (69.039%)  route 1.815ns (30.961%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/led_ctl_i0/CLK
    SLICE_X42Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.518    -0.135 r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/Q
                         net (fo=1, routed)           1.815     1.680    led_pins_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.529     5.209 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.209    led_pins[2]
    N16                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.173    19.827    
                         output delay                -0.000    19.827    
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                 14.618    

Slack (MET) :             14.622ns  (required time - arrival time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (virtual_clock rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 4.180ns (71.360%)  route 1.678ns (28.640%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.740    -0.653    U0/led_ctl_i0/CLK
    SLICE_X42Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.175 r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/Q
                         net (fo=1, routed)           1.678     1.503    led_pins_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.702     5.205 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.205    led_pins[3]
    M14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.173    19.827    
                         output delay                -0.000    19.827    
  -------------------------------------------------------------------
                         required time                         19.827    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                 14.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 1.433ns (81.389%)  route 0.328ns (18.611%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.588    -0.507    U0/led_ctl_i0/CLK
    SLICE_X42Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.148    -0.359 r  U0/led_ctl_i0/led_pipeline_reg_reg[3]/Q
                         net (fo=1, routed)           0.328    -0.031    led_pins_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.285     1.254 r  led_pins_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.254    led_pins[3]
    M14                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                -0.000     0.173    
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 1.394ns (78.405%)  route 0.384ns (21.595%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.588    -0.507    U0/led_ctl_i0/CLK
    SLICE_X42Y55         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  U0/led_ctl_i0/led_pipeline_reg_reg[2]/Q
                         net (fo=1, routed)           0.384     0.041    led_pins_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.230     1.271 r  led_pins_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.271    led_pins[2]
    N16                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                -0.000     0.173    
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.955ns  (logic 1.432ns (73.237%)  route 0.523ns (26.763%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.506    U0/led_ctl_i0/CLK
    SLICE_X42Y51         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  U0/led_ctl_i0/led_pipeline_reg_reg[0]/Q
                         net (fo=1, routed)           0.523     0.182    led_pins_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.268     1.449 r  led_pins_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.449    led_pins[0]
    R14                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                -0.000     0.173    
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 1.474ns (74.700%)  route 0.499ns (25.300%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clk0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.589    -0.506    U0/led_ctl_i0/CLK
    SLICE_X42Y51         FDRE                                         r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.148    -0.358 r  U0/led_ctl_i0/led_pipeline_reg_reg[1]/Q
                         net (fo=1, routed)           0.499     0.142    led_pins_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.326     1.467 r  led_pins_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.467    led_pins[1]
    P14                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.173     0.173    
                         output delay                -0.000     0.173    
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.294    





