
Test-Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007950  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08007a10  08007a10  00017a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007afc  08007afc  00020098  2**0
                  CONTENTS
  4 .ARM          00000000  08007afc  08007afc  00020098  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007afc  08007afc  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007afc  08007afc  00017afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b00  08007b00  00017b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08007b04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a4  20000098  08007b9c  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000043c  08007b9c  0002043c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016662  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d7d  00000000  00000000  00036722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001460  00000000  00000000  000394a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001328  00000000  00000000  0003a900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000141a2  00000000  00000000  0003bc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018e62  00000000  00000000  0004fdca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000783da  00000000  00000000  00068c2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e1006  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c78  00000000  00000000  000e1058  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000098 	.word	0x20000098
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080079f8 	.word	0x080079f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000009c 	.word	0x2000009c
 8000104:	080079f8 	.word	0x080079f8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000224:	f3bf 8f4f 	dsb	sy
}
 8000228:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800022a:	4b04      	ldr	r3, [pc, #16]	; (800023c <__NVIC_SystemReset+0x1c>)
 800022c:	4a04      	ldr	r2, [pc, #16]	; (8000240 <__NVIC_SystemReset+0x20>)
 800022e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000230:	f3bf 8f4f 	dsb	sy
}
 8000234:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000236:	46c0      	nop			; (mov r8, r8)
 8000238:	e7fd      	b.n	8000236 <__NVIC_SystemReset+0x16>
 800023a:	46c0      	nop			; (mov r8, r8)
 800023c:	e000ed00 	.word	0xe000ed00
 8000240:	05fa0004 	.word	0x05fa0004

08000244 <poll_i2c_sensor>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int16_t poll_i2c_sensor(const uint8_t TEMP_ADDR) {
 8000244:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000246:	b087      	sub	sp, #28
 8000248:	af02      	add	r7, sp, #8
 800024a:	0002      	movs	r2, r0
 800024c:	1dfb      	adds	r3, r7, #7
 800024e:	701a      	strb	r2, [r3, #0]
	int16_t output;
	uint8_t buf[2];
	HAL_StatusTypeDef ret;
	buf[0] = REG_TEMP;
 8000250:	2200      	movs	r2, #0
 8000252:	2508      	movs	r5, #8
 8000254:	197b      	adds	r3, r7, r5
 8000256:	701a      	strb	r2, [r3, #0]
	ret = HAL_I2C_Master_Transmit(&hi2c1, TEMP_ADDR, buf, 1,
 8000258:	1dfb      	adds	r3, r7, #7
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	b299      	uxth	r1, r3
 800025e:	260d      	movs	r6, #13
 8000260:	19bc      	adds	r4, r7, r6
 8000262:	197a      	adds	r2, r7, r5
 8000264:	4825      	ldr	r0, [pc, #148]	; (80002fc <poll_i2c_sensor+0xb8>)
 8000266:	23fa      	movs	r3, #250	; 0xfa
 8000268:	009b      	lsls	r3, r3, #2
 800026a:	9300      	str	r3, [sp, #0]
 800026c:	2301      	movs	r3, #1
 800026e:	f003 f8c9 	bl	8003404 <HAL_I2C_Master_Transmit>
 8000272:	0003      	movs	r3, r0
 8000274:	7023      	strb	r3, [r4, #0]
				1000);
	if (ret != HAL_OK)
 8000276:	19bb      	adds	r3, r7, r6
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	2b00      	cmp	r3, #0
 800027c:	d008      	beq.n	8000290 <poll_i2c_sensor+0x4c>
	{
		strcpy((char *)buf, "Error Tx\r\n");
 800027e:	197b      	adds	r3, r7, r5
 8000280:	4a1f      	ldr	r2, [pc, #124]	; (8000300 <poll_i2c_sensor+0xbc>)
 8000282:	ca03      	ldmia	r2!, {r0, r1}
 8000284:	c303      	stmia	r3!, {r0, r1}
 8000286:	8811      	ldrh	r1, [r2, #0]
 8000288:	8019      	strh	r1, [r3, #0]
 800028a:	7892      	ldrb	r2, [r2, #2]
 800028c:	709a      	strb	r2, [r3, #2]
 800028e:	e02c      	b.n	80002ea <poll_i2c_sensor+0xa6>
	} else {
		/* Read 2 bytes from the temperature register */
		ret = HAL_I2C_Master_Receive(&hi2c1, TEMP_ADDR, buf, 2,
 8000290:	1dfb      	adds	r3, r7, #7
 8000292:	781b      	ldrb	r3, [r3, #0]
 8000294:	b299      	uxth	r1, r3
 8000296:	250d      	movs	r5, #13
 8000298:	197c      	adds	r4, r7, r5
 800029a:	2608      	movs	r6, #8
 800029c:	19ba      	adds	r2, r7, r6
 800029e:	4817      	ldr	r0, [pc, #92]	; (80002fc <poll_i2c_sensor+0xb8>)
 80002a0:	23fa      	movs	r3, #250	; 0xfa
 80002a2:	009b      	lsls	r3, r3, #2
 80002a4:	9300      	str	r3, [sp, #0]
 80002a6:	2302      	movs	r3, #2
 80002a8:	f003 f9b4 	bl	8003614 <HAL_I2C_Master_Receive>
 80002ac:	0003      	movs	r3, r0
 80002ae:	7023      	strb	r3, [r4, #0]
			1000);
		if (ret != HAL_OK)
 80002b0:	197b      	adds	r3, r7, r5
 80002b2:	781b      	ldrb	r3, [r3, #0]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d008      	beq.n	80002ca <poll_i2c_sensor+0x86>
		{
			strcpy((char *)buf, "Error Rx\r\n");
 80002b8:	19bb      	adds	r3, r7, r6
 80002ba:	4a12      	ldr	r2, [pc, #72]	; (8000304 <poll_i2c_sensor+0xc0>)
 80002bc:	ca03      	ldmia	r2!, {r0, r1}
 80002be:	c303      	stmia	r3!, {r0, r1}
 80002c0:	8811      	ldrh	r1, [r2, #0]
 80002c2:	8019      	strh	r1, [r3, #0]
 80002c4:	7892      	ldrb	r2, [r2, #2]
 80002c6:	709a      	strb	r2, [r3, #2]
 80002c8:	e00f      	b.n	80002ea <poll_i2c_sensor+0xa6>
		} else {
			output = (int16_t)(buf[0] << 8);
 80002ca:	2008      	movs	r0, #8
 80002cc:	183b      	adds	r3, r7, r0
 80002ce:	781b      	ldrb	r3, [r3, #0]
 80002d0:	021a      	lsls	r2, r3, #8
 80002d2:	210e      	movs	r1, #14
 80002d4:	187b      	adds	r3, r7, r1
 80002d6:	801a      	strh	r2, [r3, #0]
			output = (output | buf[1]) >> 3;
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	2200      	movs	r2, #0
 80002dc:	5e9b      	ldrsh	r3, [r3, r2]
 80002de:	183a      	adds	r2, r7, r0
 80002e0:	7852      	ldrb	r2, [r2, #1]
 80002e2:	4313      	orrs	r3, r2
 80002e4:	10da      	asrs	r2, r3, #3
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	801a      	strh	r2, [r3, #0]
		}
	}
	return output;
 80002ea:	230e      	movs	r3, #14
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	2200      	movs	r2, #0
 80002f0:	5e9b      	ldrsh	r3, [r3, r2]
}
 80002f2:	0018      	movs	r0, r3
 80002f4:	46bd      	mov	sp, r7
 80002f6:	b005      	add	sp, #20
 80002f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002fa:	46c0      	nop			; (mov r8, r8)
 80002fc:	2000014c 	.word	0x2000014c
 8000300:	08007a10 	.word	0x08007a10
 8000304:	08007a1c 	.word	0x08007a1c

08000308 <i2c>:


int16_t* i2c() {
 8000308:	b5f0      	push	{r4, r5, r6, r7, lr}
 800030a:	b085      	sub	sp, #20
 800030c:	af00      	add	r7, sp, #0
	int16_t output1 = poll_i2c_sensor(ADT7410_1);
 800030e:	2390      	movs	r3, #144	; 0x90
 8000310:	250e      	movs	r5, #14
 8000312:	197c      	adds	r4, r7, r5
 8000314:	0018      	movs	r0, r3
 8000316:	f7ff ff95 	bl	8000244 <poll_i2c_sensor>
 800031a:	0003      	movs	r3, r0
 800031c:	8023      	strh	r3, [r4, #0]
	int16_t output2 = poll_i2c_sensor(ADT7410_2);
 800031e:	2394      	movs	r3, #148	; 0x94
 8000320:	260c      	movs	r6, #12
 8000322:	19bc      	adds	r4, r7, r6
 8000324:	0018      	movs	r0, r3
 8000326:	f7ff ff8d 	bl	8000244 <poll_i2c_sensor>
 800032a:	0003      	movs	r3, r0
 800032c:	8023      	strh	r3, [r4, #0]
	int16_t output3 = poll_i2c_sensor(ADT7410_3);
 800032e:	2392      	movs	r3, #146	; 0x92
 8000330:	220a      	movs	r2, #10
 8000332:	18bc      	adds	r4, r7, r2
 8000334:	0018      	movs	r0, r3
 8000336:	f7ff ff85 	bl	8000244 <poll_i2c_sensor>
 800033a:	0003      	movs	r3, r0
 800033c:	8023      	strh	r3, [r4, #0]
	int16_t output4 = poll_i2c_sensor(ADT7410_4);
 800033e:	2396      	movs	r3, #150	; 0x96
 8000340:	2108      	movs	r1, #8
 8000342:	187c      	adds	r4, r7, r1
 8000344:	0018      	movs	r0, r3
 8000346:	f7ff ff7d 	bl	8000244 <poll_i2c_sensor>
 800034a:	0003      	movs	r3, r0
 800034c:	8023      	strh	r3, [r4, #0]

	int16_t* results = malloc(4 * sizeof(int16_t));
 800034e:	2008      	movs	r0, #8
 8000350:	f007 fa26 	bl	80077a0 <malloc>
 8000354:	0003      	movs	r3, r0
 8000356:	607b      	str	r3, [r7, #4]
	results[0] = output1;
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	197a      	adds	r2, r7, r5
 800035c:	8812      	ldrh	r2, [r2, #0]
 800035e:	801a      	strh	r2, [r3, #0]
	results[1] = output2;
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	3302      	adds	r3, #2
 8000364:	19ba      	adds	r2, r7, r6
 8000366:	8812      	ldrh	r2, [r2, #0]
 8000368:	801a      	strh	r2, [r3, #0]
	results[2] = output3;
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	3304      	adds	r3, #4
 800036e:	220a      	movs	r2, #10
 8000370:	18ba      	adds	r2, r7, r2
 8000372:	8812      	ldrh	r2, [r2, #0]
 8000374:	801a      	strh	r2, [r3, #0]
	results[3] = output4;
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	3306      	adds	r3, #6
 800037a:	2108      	movs	r1, #8
 800037c:	187a      	adds	r2, r7, r1
 800037e:	8812      	ldrh	r2, [r2, #0]
 8000380:	801a      	strh	r2, [r3, #0]
	return results;
 8000382:	687b      	ldr	r3, [r7, #4]
}
 8000384:	0018      	movs	r0, r3
 8000386:	46bd      	mov	sp, r7
 8000388:	b005      	add	sp, #20
 800038a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800038c <hk_adc>:

uint16_t* hk_adc(ADC_HandleTypeDef *adc) {
 800038c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800038e:	b08b      	sub	sp, #44	; 0x2c
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]

	HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcResultsDMA,
 8000394:	2311      	movs	r3, #17
 8000396:	001a      	movs	r2, r3
 8000398:	494c      	ldr	r1, [pc, #304]	; (80004cc <hk_adc+0x140>)
 800039a:	4b4d      	ldr	r3, [pc, #308]	; (80004d0 <hk_adc+0x144>)
 800039c:	0018      	movs	r0, r3
 800039e:	f001 ffb3 	bl	8002308 <HAL_ADC_Start_DMA>
							adcChannelCount);

	uint16_t PA1 = adcResultsDMA[1];       // ADC_IN1, BUS_Vmon: instrument bus voltage monitor
 80003a2:	2426      	movs	r4, #38	; 0x26
 80003a4:	193b      	adds	r3, r7, r4
 80003a6:	4a49      	ldr	r2, [pc, #292]	; (80004cc <hk_adc+0x140>)
 80003a8:	8852      	ldrh	r2, [r2, #2]
 80003aa:	801a      	strh	r2, [r3, #0]
	uint16_t PA2 = adcResultsDMA[2];       // ADC_IN2, BUS_Imon: instrument bus current monitor
 80003ac:	2524      	movs	r5, #36	; 0x24
 80003ae:	197b      	adds	r3, r7, r5
 80003b0:	4a46      	ldr	r2, [pc, #280]	; (80004cc <hk_adc+0x140>)
 80003b2:	8892      	ldrh	r2, [r2, #4]
 80003b4:	801a      	strh	r2, [r3, #0]
	uint16_t PA3 = adcResultsDMA[3];       // ADC_IN3, 3v3_mon: Accurate 5V for ADC monitor
 80003b6:	2622      	movs	r6, #34	; 0x22
 80003b8:	19bb      	adds	r3, r7, r6
 80003ba:	4a44      	ldr	r2, [pc, #272]	; (80004cc <hk_adc+0x140>)
 80003bc:	88d2      	ldrh	r2, [r2, #6]
 80003be:	801a      	strh	r2, [r3, #0]
	uint16_t PA5 = adcResultsDMA[4];       // ADC_IN5, n150v_mon: n150 voltage monitor
 80003c0:	2320      	movs	r3, #32
 80003c2:	18fb      	adds	r3, r7, r3
 80003c4:	4a41      	ldr	r2, [pc, #260]	; (80004cc <hk_adc+0x140>)
 80003c6:	8912      	ldrh	r2, [r2, #8]
 80003c8:	801a      	strh	r2, [r3, #0]
	uint16_t PA6 = adcResultsDMA[5];       // ADC_IN6, n800v_mon: n800 voltage monitor
 80003ca:	211e      	movs	r1, #30
 80003cc:	187b      	adds	r3, r7, r1
 80003ce:	4a3f      	ldr	r2, [pc, #252]	; (80004cc <hk_adc+0x140>)
 80003d0:	8952      	ldrh	r2, [r2, #10]
 80003d2:	801a      	strh	r2, [r3, #0]
	uint16_t PC0 = adcResultsDMA[9];       // ADC_IN10, 2v5_mon: 2.5v voltage monitor
 80003d4:	201c      	movs	r0, #28
 80003d6:	183b      	adds	r3, r7, r0
 80003d8:	4a3c      	ldr	r2, [pc, #240]	; (80004cc <hk_adc+0x140>)
 80003da:	8a52      	ldrh	r2, [r2, #18]
 80003dc:	801a      	strh	r2, [r3, #0]
	uint16_t PC1 = adcResultsDMA[10];      // ADC_IN11, n5v_mon: n5v voltage monitor
 80003de:	231a      	movs	r3, #26
 80003e0:	18fb      	adds	r3, r7, r3
 80003e2:	4a3a      	ldr	r2, [pc, #232]	; (80004cc <hk_adc+0x140>)
 80003e4:	8a92      	ldrh	r2, [r2, #20]
 80003e6:	801a      	strh	r2, [r3, #0]
	uint16_t PC2 = adcResultsDMA[11];      // ADC_IN12, 5v_mon: 5v voltage monitor
 80003e8:	2218      	movs	r2, #24
 80003ea:	18bb      	adds	r3, r7, r2
 80003ec:	4a37      	ldr	r2, [pc, #220]	; (80004cc <hk_adc+0x140>)
 80003ee:	8ad2      	ldrh	r2, [r2, #22]
 80003f0:	801a      	strh	r2, [r3, #0]
	uint16_t PC3 = adcResultsDMA[12];      // ADC_IN13, n3v3_mon: n3v3 voltage monitor
 80003f2:	2316      	movs	r3, #22
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	4a35      	ldr	r2, [pc, #212]	; (80004cc <hk_adc+0x140>)
 80003f8:	8b12      	ldrh	r2, [r2, #24]
 80003fa:	801a      	strh	r2, [r3, #0]
	uint16_t PC4 = adcResultsDMA[13];      // ADC_IN14, 5vref_mon: 5v reference voltage monitor
 80003fc:	2214      	movs	r2, #20
 80003fe:	18bb      	adds	r3, r7, r2
 8000400:	4a32      	ldr	r2, [pc, #200]	; (80004cc <hk_adc+0x140>)
 8000402:	8b52      	ldrh	r2, [r2, #26]
 8000404:	801a      	strh	r2, [r3, #0]
	uint16_t PC5 = adcResultsDMA[14];      // ADC_IN15, 15v_mon: 15v voltage monitor
 8000406:	2112      	movs	r1, #18
 8000408:	187b      	adds	r3, r7, r1
 800040a:	4a30      	ldr	r2, [pc, #192]	; (80004cc <hk_adc+0x140>)
 800040c:	8b92      	ldrh	r2, [r2, #28]
 800040e:	801a      	strh	r2, [r3, #0]
	uint16_t MCU_TEMP = adcResultsDMA[15]; //(internally connected) ADC_IN16, VSENSE
 8000410:	2310      	movs	r3, #16
 8000412:	18fb      	adds	r3, r7, r3
 8000414:	4a2d      	ldr	r2, [pc, #180]	; (80004cc <hk_adc+0x140>)
 8000416:	8bd2      	ldrh	r2, [r2, #30]
 8000418:	801a      	strh	r2, [r3, #0]
	uint16_t MCU_VREF = adcResultsDMA[16]; //(internally connected) ADC_IN17, VREFINT
 800041a:	210e      	movs	r1, #14
 800041c:	187b      	adds	r3, r7, r1
 800041e:	4a2b      	ldr	r2, [pc, #172]	; (80004cc <hk_adc+0x140>)
 8000420:	8c12      	ldrh	r2, [r2, #32]
 8000422:	801a      	strh	r2, [r3, #0]

	uint16_t* results = malloc(13 * sizeof(uint16_t));
 8000424:	201a      	movs	r0, #26
 8000426:	f007 f9bb 	bl	80077a0 <malloc>
 800042a:	0003      	movs	r3, r0
 800042c:	60bb      	str	r3, [r7, #8]
	results[0] = MCU_TEMP;
 800042e:	68bb      	ldr	r3, [r7, #8]
 8000430:	2210      	movs	r2, #16
 8000432:	18ba      	adds	r2, r7, r2
 8000434:	8812      	ldrh	r2, [r2, #0]
 8000436:	801a      	strh	r2, [r3, #0]
	results[1] = MCU_VREF;
 8000438:	68bb      	ldr	r3, [r7, #8]
 800043a:	3302      	adds	r3, #2
 800043c:	210e      	movs	r1, #14
 800043e:	187a      	adds	r2, r7, r1
 8000440:	8812      	ldrh	r2, [r2, #0]
 8000442:	801a      	strh	r2, [r3, #0]
	results[2] = PA1;
 8000444:	68bb      	ldr	r3, [r7, #8]
 8000446:	3304      	adds	r3, #4
 8000448:	193a      	adds	r2, r7, r4
 800044a:	8812      	ldrh	r2, [r2, #0]
 800044c:	801a      	strh	r2, [r3, #0]
	results[3] = PA2;
 800044e:	68bb      	ldr	r3, [r7, #8]
 8000450:	3306      	adds	r3, #6
 8000452:	197a      	adds	r2, r7, r5
 8000454:	8812      	ldrh	r2, [r2, #0]
 8000456:	801a      	strh	r2, [r3, #0]
	results[4] = PC0;
 8000458:	68bb      	ldr	r3, [r7, #8]
 800045a:	3308      	adds	r3, #8
 800045c:	201c      	movs	r0, #28
 800045e:	183a      	adds	r2, r7, r0
 8000460:	8812      	ldrh	r2, [r2, #0]
 8000462:	801a      	strh	r2, [r3, #0]
	results[5] = PA3;
 8000464:	68bb      	ldr	r3, [r7, #8]
 8000466:	330a      	adds	r3, #10
 8000468:	19ba      	adds	r2, r7, r6
 800046a:	8812      	ldrh	r2, [r2, #0]
 800046c:	801a      	strh	r2, [r3, #0]
	results[6] = PC2;
 800046e:	68bb      	ldr	r3, [r7, #8]
 8000470:	330c      	adds	r3, #12
 8000472:	2418      	movs	r4, #24
 8000474:	193a      	adds	r2, r7, r4
 8000476:	8812      	ldrh	r2, [r2, #0]
 8000478:	801a      	strh	r2, [r3, #0]
	results[7] = PC3;
 800047a:	68bb      	ldr	r3, [r7, #8]
 800047c:	330e      	adds	r3, #14
 800047e:	2416      	movs	r4, #22
 8000480:	193a      	adds	r2, r7, r4
 8000482:	8812      	ldrh	r2, [r2, #0]
 8000484:	801a      	strh	r2, [r3, #0]
	results[8] = PC1;
 8000486:	68bb      	ldr	r3, [r7, #8]
 8000488:	3310      	adds	r3, #16
 800048a:	201a      	movs	r0, #26
 800048c:	183a      	adds	r2, r7, r0
 800048e:	8812      	ldrh	r2, [r2, #0]
 8000490:	801a      	strh	r2, [r3, #0]
	results[9] = PC5;
 8000492:	68bb      	ldr	r3, [r7, #8]
 8000494:	3312      	adds	r3, #18
 8000496:	2412      	movs	r4, #18
 8000498:	193a      	adds	r2, r7, r4
 800049a:	8812      	ldrh	r2, [r2, #0]
 800049c:	801a      	strh	r2, [r3, #0]
	results[10] = PC4;
 800049e:	68bb      	ldr	r3, [r7, #8]
 80004a0:	3314      	adds	r3, #20
 80004a2:	2014      	movs	r0, #20
 80004a4:	183a      	adds	r2, r7, r0
 80004a6:	8812      	ldrh	r2, [r2, #0]
 80004a8:	801a      	strh	r2, [r3, #0]
	results[11] = PA5;
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	3316      	adds	r3, #22
 80004ae:	2220      	movs	r2, #32
 80004b0:	18ba      	adds	r2, r7, r2
 80004b2:	8812      	ldrh	r2, [r2, #0]
 80004b4:	801a      	strh	r2, [r3, #0]
	results[12] = PA6;
 80004b6:	68bb      	ldr	r3, [r7, #8]
 80004b8:	3318      	adds	r3, #24
 80004ba:	211e      	movs	r1, #30
 80004bc:	187a      	adds	r2, r7, r1
 80004be:	8812      	ldrh	r2, [r2, #0]
 80004c0:	801a      	strh	r2, [r3, #0]

	return results;
 80004c2:	68bb      	ldr	r3, [r7, #8]

}
 80004c4:	0018      	movs	r0, r3
 80004c6:	46bd      	mov	sp, r7
 80004c8:	b00b      	add	sp, #44	; 0x2c
 80004ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004cc:	200003e0 	.word	0x200003e0
 80004d0:	200000b4 	.word	0x200000b4

080004d4 <erpa_adc>:

uint16_t* erpa_adc() {
 80004d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004d6:	b085      	sub	sp, #20
 80004d8:	af00      	add	r7, sp, #0

	HAL_ADC_Start_DMA(&hadc, (uint32_t *)adcResultsDMA,
 80004da:	2311      	movs	r3, #17
 80004dc:	001a      	movs	r2, r3
 80004de:	491b      	ldr	r1, [pc, #108]	; (800054c <erpa_adc+0x78>)
 80004e0:	4b1b      	ldr	r3, [pc, #108]	; (8000550 <erpa_adc+0x7c>)
 80004e2:	0018      	movs	r0, r3
 80004e4:	f001 ff10 	bl	8002308 <HAL_ADC_Start_DMA>
					  adcChannelCount);
	uint16_t PA0 = adcResultsDMA[0]; 				// ADC_IN0, END_mon: entrance/collimator monitor
 80004e8:	240e      	movs	r4, #14
 80004ea:	193b      	adds	r3, r7, r4
 80004ec:	4a17      	ldr	r2, [pc, #92]	; (800054c <erpa_adc+0x78>)
 80004ee:	8812      	ldrh	r2, [r2, #0]
 80004f0:	801a      	strh	r2, [r3, #0]
	uint16_t PA7 = adcResultsDMA[6]; 				// ADC_IN7, SWP_mon: Sweep voltage monitor
 80004f2:	250c      	movs	r5, #12
 80004f4:	197b      	adds	r3, r7, r5
 80004f6:	4a15      	ldr	r2, [pc, #84]	; (800054c <erpa_adc+0x78>)
 80004f8:	8992      	ldrh	r2, [r2, #12]
 80004fa:	801a      	strh	r2, [r3, #0]
	uint16_t PB0 = adcResultsDMA[7]; 				// ADC_IN8, TMP 1: Sweep temperature
 80004fc:	260a      	movs	r6, #10
 80004fe:	19bb      	adds	r3, r7, r6
 8000500:	4a12      	ldr	r2, [pc, #72]	; (800054c <erpa_adc+0x78>)
 8000502:	89d2      	ldrh	r2, [r2, #14]
 8000504:	801a      	strh	r2, [r3, #0]
	uint16_t PB1 = adcResultsDMA[8]; 				// ADC_IN9, TMP 2: feedbacks
 8000506:	2308      	movs	r3, #8
 8000508:	18fb      	adds	r3, r7, r3
 800050a:	4a10      	ldr	r2, [pc, #64]	; (800054c <erpa_adc+0x78>)
 800050c:	8a12      	ldrh	r2, [r2, #16]
 800050e:	801a      	strh	r2, [r3, #0]

	uint16_t* results = malloc(4 * sizeof(uint16_t));
 8000510:	2008      	movs	r0, #8
 8000512:	f007 f945 	bl	80077a0 <malloc>
 8000516:	0003      	movs	r3, r0
 8000518:	607b      	str	r3, [r7, #4]

	results[0] = PA0;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	193a      	adds	r2, r7, r4
 800051e:	8812      	ldrh	r2, [r2, #0]
 8000520:	801a      	strh	r2, [r3, #0]
	results[1] = PA7;
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	3302      	adds	r3, #2
 8000526:	197a      	adds	r2, r7, r5
 8000528:	8812      	ldrh	r2, [r2, #0]
 800052a:	801a      	strh	r2, [r3, #0]
	results[2] = PB0;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	3304      	adds	r3, #4
 8000530:	19ba      	adds	r2, r7, r6
 8000532:	8812      	ldrh	r2, [r2, #0]
 8000534:	801a      	strh	r2, [r3, #0]
	results[3] = PB1;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	3306      	adds	r3, #6
 800053a:	2208      	movs	r2, #8
 800053c:	18ba      	adds	r2, r7, r2
 800053e:	8812      	ldrh	r2, [r2, #0]
 8000540:	801a      	strh	r2, [r3, #0]

	return results;
 8000542:	687b      	ldr	r3, [r7, #4]
}
 8000544:	0018      	movs	r0, r3
 8000546:	46bd      	mov	sp, r7
 8000548:	b005      	add	sp, #20
 800054a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800054c:	200003e0 	.word	0x200003e0
 8000550:	200000b4 	.word	0x200000b4

08000554 <set_erpa_sweep>:

void set_erpa_sweep() {
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
	DAC->DHR12R1 = DAC_OUT[step];
 8000558:	4b05      	ldr	r3, [pc, #20]	; (8000570 <set_erpa_sweep+0x1c>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	0019      	movs	r1, r3
 800055e:	4b05      	ldr	r3, [pc, #20]	; (8000574 <set_erpa_sweep+0x20>)
 8000560:	4a05      	ldr	r2, [pc, #20]	; (8000578 <set_erpa_sweep+0x24>)
 8000562:	0089      	lsls	r1, r1, #2
 8000564:	588a      	ldr	r2, [r1, r2]
 8000566:	609a      	str	r2, [r3, #8]
}
 8000568:	46c0      	nop			; (mov r8, r8)
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	20000402 	.word	0x20000402
 8000574:	40007400 	.word	0x40007400
 8000578:	20000000 	.word	0x20000000

0800057c <do_auto_sweep>:

void do_auto_sweep() {
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
	if (step == 7) {
 8000580:	4b11      	ldr	r3, [pc, #68]	; (80005c8 <do_auto_sweep+0x4c>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	2b07      	cmp	r3, #7
 8000586:	d103      	bne.n	8000590 <do_auto_sweep+0x14>
		is_increasing = 0;
 8000588:	4b10      	ldr	r3, [pc, #64]	; (80005cc <do_auto_sweep+0x50>)
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
 800058e:	e006      	b.n	800059e <do_auto_sweep+0x22>
	} else if (step == 0) {
 8000590:	4b0d      	ldr	r3, [pc, #52]	; (80005c8 <do_auto_sweep+0x4c>)
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d102      	bne.n	800059e <do_auto_sweep+0x22>
		is_increasing = 1;
 8000598:	4b0c      	ldr	r3, [pc, #48]	; (80005cc <do_auto_sweep+0x50>)
 800059a:	2201      	movs	r2, #1
 800059c:	601a      	str	r2, [r3, #0]
	}

	if (is_increasing) {
 800059e:	4b0b      	ldr	r3, [pc, #44]	; (80005cc <do_auto_sweep+0x50>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d006      	beq.n	80005b4 <do_auto_sweep+0x38>
		step++;
 80005a6:	4b08      	ldr	r3, [pc, #32]	; (80005c8 <do_auto_sweep+0x4c>)
 80005a8:	781b      	ldrb	r3, [r3, #0]
 80005aa:	3301      	adds	r3, #1
 80005ac:	b2da      	uxtb	r2, r3
 80005ae:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <do_auto_sweep+0x4c>)
 80005b0:	701a      	strb	r2, [r3, #0]
	} else {
		step--;
	}
}
 80005b2:	e005      	b.n	80005c0 <do_auto_sweep+0x44>
		step--;
 80005b4:	4b04      	ldr	r3, [pc, #16]	; (80005c8 <do_auto_sweep+0x4c>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	3b01      	subs	r3, #1
 80005ba:	b2da      	uxtb	r2, r3
 80005bc:	4b02      	ldr	r3, [pc, #8]	; (80005c8 <do_auto_sweep+0x4c>)
 80005be:	701a      	strb	r2, [r3, #0]
}
 80005c0:	46c0      	nop			; (mov r8, r8)
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	46c0      	nop			; (mov r8, r8)
 80005c8:	20000402 	.word	0x20000402
 80005cc:	20000020 	.word	0x20000020

080005d0 <spi>:

uint16_t spi(SPI_HandleTypeDef spi) {
 80005d0:	b084      	sub	sp, #16
 80005d2:	b5b0      	push	{r4, r5, r7, lr}
 80005d4:	b082      	sub	sp, #8
 80005d6:	af00      	add	r7, sp, #0
 80005d8:	2518      	movs	r5, #24
 80005da:	197c      	adds	r4, r7, r5
 80005dc:	6020      	str	r0, [r4, #0]
 80005de:	6061      	str	r1, [r4, #4]
 80005e0:	60a2      	str	r2, [r4, #8]
 80005e2:	60e3      	str	r3, [r4, #12]
	/* Write to SPI (begin transfer?) */
	HAL_SPI_Transmit(&spi, (uint8_t * ) &WRITE, 1, 1);
 80005e4:	4911      	ldr	r1, [pc, #68]	; (800062c <spi+0x5c>)
 80005e6:	1978      	adds	r0, r7, r5
 80005e8:	2301      	movs	r3, #1
 80005ea:	2201      	movs	r2, #1
 80005ec:	f004 f9e0 	bl	80049b0 <HAL_SPI_Transmit>
	spi.Instance->CR1 &= ~(1<<10); // THIS IS NEEDED TO STOP SPI1_SCK FROM GENERATING CLOCK PULSES
 80005f0:	0029      	movs	r1, r5
 80005f2:	197b      	adds	r3, r7, r5
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	681a      	ldr	r2, [r3, #0]
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	490c      	ldr	r1, [pc, #48]	; (8000630 <spi+0x60>)
 80005fe:	400a      	ands	r2, r1
 8000600:	601a      	str	r2, [r3, #0]
	while (!(spi.Instance->SR));
 8000602:	46c0      	nop			; (mov r8, r8)
 8000604:	2218      	movs	r2, #24
 8000606:	18bb      	adds	r3, r7, r2
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	689b      	ldr	r3, [r3, #8]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d0f9      	beq.n	8000604 <spi+0x34>
	uint16_t raw = spi.Instance->DR;
 8000610:	18bb      	adds	r3, r7, r2
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	68da      	ldr	r2, [r3, #12]
 8000616:	1dbb      	adds	r3, r7, #6
 8000618:	801a      	strh	r2, [r3, #0]
	return raw;
 800061a:	1dbb      	adds	r3, r7, #6
 800061c:	881b      	ldrh	r3, [r3, #0]
}
 800061e:	0018      	movs	r0, r3
 8000620:	46bd      	mov	sp, r7
 8000622:	b002      	add	sp, #8
 8000624:	bcb0      	pop	{r4, r5, r7}
 8000626:	bc08      	pop	{r3}
 8000628:	b004      	add	sp, #16
 800062a:	4718      	bx	r3
 800062c:	08007a48 	.word	0x08007a48
 8000630:	fffffbff 	.word	0xfffffbff

08000634 <send_erpa_packet>:

void send_erpa_packet(int erpa_spi, uint16_t* erpa_adc_results) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b086      	sub	sp, #24
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	6039      	str	r1, [r7, #0]

	uint8_t erpa_buf[14];
	erpa_buf[0] = erpa_sync;                  						// ERPA SYNC 0xAA MSB
 800063e:	22aa      	movs	r2, #170	; 0xaa
 8000640:	2108      	movs	r1, #8
 8000642:	187b      	adds	r3, r7, r1
 8000644:	701a      	strb	r2, [r3, #0]
	erpa_buf[1] = erpa_sync;                  						// ERPA SYNC 0xAA LSB
 8000646:	22aa      	movs	r2, #170	; 0xaa
 8000648:	187b      	adds	r3, r7, r1
 800064a:	705a      	strb	r2, [r3, #1]
	erpa_buf[2] = ((erpa_seq & 0xFF00) >> 8); 						// ERPA SEQ # MSB
 800064c:	4b2d      	ldr	r3, [pc, #180]	; (8000704 <send_erpa_packet+0xd0>)
 800064e:	881b      	ldrh	r3, [r3, #0]
 8000650:	0a1b      	lsrs	r3, r3, #8
 8000652:	b29b      	uxth	r3, r3
 8000654:	b2da      	uxtb	r2, r3
 8000656:	187b      	adds	r3, r7, r1
 8000658:	709a      	strb	r2, [r3, #2]
	erpa_buf[3] = (erpa_seq & 0xFF);          						// ERPA SEQ # MSB
 800065a:	4b2a      	ldr	r3, [pc, #168]	; (8000704 <send_erpa_packet+0xd0>)
 800065c:	881b      	ldrh	r3, [r3, #0]
 800065e:	b2da      	uxtb	r2, r3
 8000660:	187b      	adds	r3, r7, r1
 8000662:	70da      	strb	r2, [r3, #3]
	erpa_buf[4] = ((erpa_adc_results[0]) >> 8); 	  				// ENDmon MSB
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	881b      	ldrh	r3, [r3, #0]
 8000668:	0a1b      	lsrs	r3, r3, #8
 800066a:	b29b      	uxth	r3, r3
 800066c:	b2da      	uxtb	r2, r3
 800066e:	187b      	adds	r3, r7, r1
 8000670:	711a      	strb	r2, [r3, #4]
	erpa_buf[5] = (erpa_adc_results[0] & 0xFF);               		// ENDmon LSB
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	881b      	ldrh	r3, [r3, #0]
 8000676:	b2da      	uxtb	r2, r3
 8000678:	187b      	adds	r3, r7, r1
 800067a:	715a      	strb	r2, [r3, #5]
	erpa_buf[6] = ((erpa_adc_results[1] & 0xFF00) >> 8);      		// SWP Monitored MSB
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	3302      	adds	r3, #2
 8000680:	881b      	ldrh	r3, [r3, #0]
 8000682:	0a1b      	lsrs	r3, r3, #8
 8000684:	b29b      	uxth	r3, r3
 8000686:	b2da      	uxtb	r2, r3
 8000688:	187b      	adds	r3, r7, r1
 800068a:	719a      	strb	r2, [r3, #6]
	erpa_buf[7] = (erpa_adc_results[1] & 0xFF);               		// SWP Monitored LSB
 800068c:	683b      	ldr	r3, [r7, #0]
 800068e:	3302      	adds	r3, #2
 8000690:	881b      	ldrh	r3, [r3, #0]
 8000692:	b2da      	uxtb	r2, r3
 8000694:	187b      	adds	r3, r7, r1
 8000696:	71da      	strb	r2, [r3, #7]
	erpa_buf[8] = ((erpa_adc_results[2] & 0xFF00) >> 8);      		// TEMPURATURE 1 MSB
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	3304      	adds	r3, #4
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	0a1b      	lsrs	r3, r3, #8
 80006a0:	b29b      	uxth	r3, r3
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	721a      	strb	r2, [r3, #8]
	erpa_buf[9] = (erpa_adc_results[2] & 0xFF);               		// TEMPURATURE 1 LSB
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	3304      	adds	r3, #4
 80006ac:	881b      	ldrh	r3, [r3, #0]
 80006ae:	b2da      	uxtb	r2, r3
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	725a      	strb	r2, [r3, #9]
	erpa_buf[10] = ((erpa_adc_results[3] & 0xFF00) >> 8);     		// TEMPURATURE 2 MSB
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	3306      	adds	r3, #6
 80006b8:	881b      	ldrh	r3, [r3, #0]
 80006ba:	0a1b      	lsrs	r3, r3, #8
 80006bc:	b29b      	uxth	r3, r3
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	729a      	strb	r2, [r3, #10]
	erpa_buf[11] = (erpa_adc_results[3] & 0xFF);                    // TEMPURATURE 2 LSB
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	3306      	adds	r3, #6
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	b2da      	uxtb	r2, r3
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	72da      	strb	r2, [r3, #11]
	erpa_buf[12] = ((erpa_spi & 0xFF00) >> 8);      				// ERPA eADC MSB
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	121b      	asrs	r3, r3, #8
 80006d4:	b2da      	uxtb	r2, r3
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	731a      	strb	r2, [r3, #12]
	erpa_buf[13] = (erpa_spi & 0xFF);               				// ERPA eADC LSB
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	b2da      	uxtb	r2, r3
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	735a      	strb	r2, [r3, #13]

	HAL_UART_Transmit(&huart1, erpa_buf, sizeof(erpa_buf), 100);
 80006e2:	1879      	adds	r1, r7, r1
 80006e4:	4808      	ldr	r0, [pc, #32]	; (8000708 <send_erpa_packet+0xd4>)
 80006e6:	2364      	movs	r3, #100	; 0x64
 80006e8:	220e      	movs	r2, #14
 80006ea:	f005 fdc5 	bl	8006278 <HAL_UART_Transmit>

	erpa_seq++;
 80006ee:	4b05      	ldr	r3, [pc, #20]	; (8000704 <send_erpa_packet+0xd0>)
 80006f0:	881b      	ldrh	r3, [r3, #0]
 80006f2:	3301      	adds	r3, #1
 80006f4:	b29a      	uxth	r2, r3
 80006f6:	4b03      	ldr	r3, [pc, #12]	; (8000704 <send_erpa_packet+0xd0>)
 80006f8:	801a      	strh	r2, [r3, #0]
}
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	46bd      	mov	sp, r7
 80006fe:	b006      	add	sp, #24
 8000700:	bd80      	pop	{r7, pc}
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	20000414 	.word	0x20000414
 8000708:	200002f0 	.word	0x200002f0

0800070c <send_hk_packet>:

void send_hk_packet (int16_t * i2c_values, uint16_t* hk_adc_results) {
 800070c:	b580      	push	{r7, lr}
 800070e:	b08c      	sub	sp, #48	; 0x30
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	6039      	str	r1, [r7, #0]


	uint8_t hk_buf[38]; 										// buffer that is filled with HK packet info
	hk_buf[0] = hk_sync;                     					// HK SYNC 0xCC MSB					0 SYNC
 8000716:	22cc      	movs	r2, #204	; 0xcc
 8000718:	2108      	movs	r1, #8
 800071a:	187b      	adds	r3, r7, r1
 800071c:	701a      	strb	r2, [r3, #0]
	hk_buf[1] = hk_sync;                     					// HK SYNC 0xCC LSB
 800071e:	22cc      	movs	r2, #204	; 0xcc
 8000720:	187b      	adds	r3, r7, r1
 8000722:	705a      	strb	r2, [r3, #1]
	hk_buf[2] = ((hk_seq & 0xFF00) >> 8);    					// HK SEQ # MSB		1 SEQUENCE
 8000724:	4b89      	ldr	r3, [pc, #548]	; (800094c <send_hk_packet+0x240>)
 8000726:	881b      	ldrh	r3, [r3, #0]
 8000728:	0a1b      	lsrs	r3, r3, #8
 800072a:	b29b      	uxth	r3, r3
 800072c:	b2da      	uxtb	r2, r3
 800072e:	187b      	adds	r3, r7, r1
 8000730:	709a      	strb	r2, [r3, #2]
	hk_buf[3] = (hk_seq & 0xFF);             					// HK SEQ # LSB
 8000732:	4b86      	ldr	r3, [pc, #536]	; (800094c <send_hk_packet+0x240>)
 8000734:	881b      	ldrh	r3, [r3, #0]
 8000736:	b2da      	uxtb	r2, r3
 8000738:	187b      	adds	r3, r7, r1
 800073a:	70da      	strb	r2, [r3, #3]
	hk_buf[4] = ((hk_adc_results[0] & 0xFF00) >> 8); 			// VSENSE MSB		13 VSENSE
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	881b      	ldrh	r3, [r3, #0]
 8000740:	0a1b      	lsrs	r3, r3, #8
 8000742:	b29b      	uxth	r3, r3
 8000744:	b2da      	uxtb	r2, r3
 8000746:	187b      	adds	r3, r7, r1
 8000748:	711a      	strb	r2, [r3, #4]
	hk_buf[5] = (hk_adc_results[0] & 0xFF);          			// VSENSE LSB
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	881b      	ldrh	r3, [r3, #0]
 800074e:	b2da      	uxtb	r2, r3
 8000750:	187b      	adds	r3, r7, r1
 8000752:	715a      	strb	r2, [r3, #5]
	hk_buf[6] = ((hk_adc_results[1] & 0xFF00) >> 8);
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	3302      	adds	r3, #2
 8000758:	881b      	ldrh	r3, [r3, #0]
 800075a:	0a1b      	lsrs	r3, r3, #8
 800075c:	b29b      	uxth	r3, r3
 800075e:	b2da      	uxtb	r2, r3
 8000760:	187b      	adds	r3, r7, r1
 8000762:	719a      	strb	r2, [r3, #6]
	hk_buf[7] = (hk_adc_results[1] & 0xFF);
 8000764:	683b      	ldr	r3, [r7, #0]
 8000766:	3302      	adds	r3, #2
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	b2da      	uxtb	r2, r3
 800076c:	187b      	adds	r3, r7, r1
 800076e:	71da      	strb	r2, [r3, #7]
	hk_buf[8] = ((i2c_values[0] & 0xFF00) >> 8);
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	2200      	movs	r2, #0
 8000774:	5e9b      	ldrsh	r3, [r3, r2]
 8000776:	121b      	asrs	r3, r3, #8
 8000778:	b2da      	uxtb	r2, r3
 800077a:	187b      	adds	r3, r7, r1
 800077c:	721a      	strb	r2, [r3, #8]
	hk_buf[9] = (i2c_values[0] & 0xFF);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	2200      	movs	r2, #0
 8000782:	5e9b      	ldrsh	r3, [r3, r2]
 8000784:	b2da      	uxtb	r2, r3
 8000786:	0008      	movs	r0, r1
 8000788:	187b      	adds	r3, r7, r1
 800078a:	725a      	strb	r2, [r3, #9]
	hk_buf[10] = ((i2c_values[1] & 0xFF00) >> 8);
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	3302      	adds	r3, #2
 8000790:	2200      	movs	r2, #0
 8000792:	5e9b      	ldrsh	r3, [r3, r2]
 8000794:	121b      	asrs	r3, r3, #8
 8000796:	b2da      	uxtb	r2, r3
 8000798:	183b      	adds	r3, r7, r0
 800079a:	729a      	strb	r2, [r3, #10]
	hk_buf[11] = (i2c_values[1] & 0xFF);
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	3302      	adds	r3, #2
 80007a0:	2200      	movs	r2, #0
 80007a2:	5e9b      	ldrsh	r3, [r3, r2]
 80007a4:	b2da      	uxtb	r2, r3
 80007a6:	183b      	adds	r3, r7, r0
 80007a8:	72da      	strb	r2, [r3, #11]
	hk_buf[12] = ((i2c_values[2] & 0xFF00) >> 8);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	3304      	adds	r3, #4
 80007ae:	2200      	movs	r2, #0
 80007b0:	5e9b      	ldrsh	r3, [r3, r2]
 80007b2:	121b      	asrs	r3, r3, #8
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	183b      	adds	r3, r7, r0
 80007b8:	731a      	strb	r2, [r3, #12]
	hk_buf[13] = (i2c_values[2] & 0xFF);
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	3304      	adds	r3, #4
 80007be:	2200      	movs	r2, #0
 80007c0:	5e9b      	ldrsh	r3, [r3, r2]
 80007c2:	b2da      	uxtb	r2, r3
 80007c4:	183b      	adds	r3, r7, r0
 80007c6:	735a      	strb	r2, [r3, #13]
	hk_buf[14] = ((i2c_values[3] & 0xFF00) >> 8);
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	3306      	adds	r3, #6
 80007cc:	2200      	movs	r2, #0
 80007ce:	5e9b      	ldrsh	r3, [r3, r2]
 80007d0:	121b      	asrs	r3, r3, #8
 80007d2:	b2da      	uxtb	r2, r3
 80007d4:	183b      	adds	r3, r7, r0
 80007d6:	739a      	strb	r2, [r3, #14]
	hk_buf[15] = (i2c_values[3] & 0xFF);
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	3306      	adds	r3, #6
 80007dc:	2200      	movs	r2, #0
 80007de:	5e9b      	ldrsh	r3, [r3, r2]
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	183b      	adds	r3, r7, r0
 80007e4:	73da      	strb	r2, [r3, #15]
	hk_buf[16] = ((hk_adc_results[2] & 0xFF00) >> 8);       	// BUS_Vmon MSB			2 BUS_VMON PA1
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	3304      	adds	r3, #4
 80007ea:	881b      	ldrh	r3, [r3, #0]
 80007ec:	0a1b      	lsrs	r3, r3, #8
 80007ee:	b29b      	uxth	r3, r3
 80007f0:	b2da      	uxtb	r2, r3
 80007f2:	183b      	adds	r3, r7, r0
 80007f4:	741a      	strb	r2, [r3, #16]
	hk_buf[17] = (hk_adc_results[2] & 0xFF);                	// BUS_Vmon LSB
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	3304      	adds	r3, #4
 80007fa:	881b      	ldrh	r3, [r3, #0]
 80007fc:	b2da      	uxtb	r2, r3
 80007fe:	183b      	adds	r3, r7, r0
 8000800:	745a      	strb	r2, [r3, #17]
	hk_buf[18] = ((hk_adc_results[3] & 0xFF00) >> 8);       	// BUS_Imon MSB			3 BUS_IMON PA2
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	3306      	adds	r3, #6
 8000806:	881b      	ldrh	r3, [r3, #0]
 8000808:	0a1b      	lsrs	r3, r3, #8
 800080a:	b29b      	uxth	r3, r3
 800080c:	b2da      	uxtb	r2, r3
 800080e:	183b      	adds	r3, r7, r0
 8000810:	749a      	strb	r2, [r3, #18]
	hk_buf[19] = (hk_adc_results[3] & 0xFF);                	// BUS_Imon LSB
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	3306      	adds	r3, #6
 8000816:	881b      	ldrh	r3, [r3, #0]
 8000818:	b2da      	uxtb	r2, r3
 800081a:	183b      	adds	r3, r7, r0
 800081c:	74da      	strb	r2, [r3, #19]
	hk_buf[20] = ((hk_adc_results[4] & 0xFF00) >> 8);      		// 2v5_mon MSB			7 2V5_MON PC0
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	3308      	adds	r3, #8
 8000822:	881b      	ldrh	r3, [r3, #0]
 8000824:	0a1b      	lsrs	r3, r3, #8
 8000826:	b29b      	uxth	r3, r3
 8000828:	b2da      	uxtb	r2, r3
 800082a:	183b      	adds	r3, r7, r0
 800082c:	751a      	strb	r2, [r3, #20]
	hk_buf[21] = (hk_adc_results[4] & 0xFF);               		// 2v5_mon LSB
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	3308      	adds	r3, #8
 8000832:	881b      	ldrh	r3, [r3, #0]
 8000834:	b2da      	uxtb	r2, r3
 8000836:	183b      	adds	r3, r7, r0
 8000838:	755a      	strb	r2, [r3, #21]
	hk_buf[22] = ((hk_adc_results[5] & 0xFF00) >> 8);       	// 3v3_mon MSB			4 3v3_MON PA3
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	330a      	adds	r3, #10
 800083e:	881b      	ldrh	r3, [r3, #0]
 8000840:	0a1b      	lsrs	r3, r3, #8
 8000842:	b29b      	uxth	r3, r3
 8000844:	b2da      	uxtb	r2, r3
 8000846:	183b      	adds	r3, r7, r0
 8000848:	759a      	strb	r2, [r3, #22]
	hk_buf[23] = (hk_adc_results[5] & 0xFF);                	// 3v3_mon LSB
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	330a      	adds	r3, #10
 800084e:	881b      	ldrh	r3, [r3, #0]
 8000850:	b2da      	uxtb	r2, r3
 8000852:	183b      	adds	r3, r7, r0
 8000854:	75da      	strb	r2, [r3, #23]
	hk_buf[24] = ((hk_adc_results[6]) >> 8);      				// 5v_mon MSB			9 5V_MON PC2
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	330c      	adds	r3, #12
 800085a:	881b      	ldrh	r3, [r3, #0]
 800085c:	0a1b      	lsrs	r3, r3, #8
 800085e:	b29b      	uxth	r3, r3
 8000860:	b2da      	uxtb	r2, r3
 8000862:	183b      	adds	r3, r7, r0
 8000864:	761a      	strb	r2, [r3, #24]
	hk_buf[25] = (hk_adc_results[6] & 0xFF);               		// 5v_mon LSB
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	330c      	adds	r3, #12
 800086a:	881b      	ldrh	r3, [r3, #0]
 800086c:	b2da      	uxtb	r2, r3
 800086e:	183b      	adds	r3, r7, r0
 8000870:	765a      	strb	r2, [r3, #25]
	hk_buf[26] = ((hk_adc_results[7] & 0xFF00) >> 8);      		// n3v3_mon MSB			10 N3V3_MON PC3
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	330e      	adds	r3, #14
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	0a1b      	lsrs	r3, r3, #8
 800087a:	b29b      	uxth	r3, r3
 800087c:	b2da      	uxtb	r2, r3
 800087e:	183b      	adds	r3, r7, r0
 8000880:	769a      	strb	r2, [r3, #26]
	hk_buf[27] = (hk_adc_results[7] & 0xFF);               		// n3v3_mon LSB
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	330e      	adds	r3, #14
 8000886:	881b      	ldrh	r3, [r3, #0]
 8000888:	b2da      	uxtb	r2, r3
 800088a:	183b      	adds	r3, r7, r0
 800088c:	76da      	strb	r2, [r3, #27]
	hk_buf[28] = ((hk_adc_results[8] & 0xFF00) >> 8);      		// n5v_mon MSB			8 N5V_MON PC1
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	3310      	adds	r3, #16
 8000892:	881b      	ldrh	r3, [r3, #0]
 8000894:	0a1b      	lsrs	r3, r3, #8
 8000896:	b29b      	uxth	r3, r3
 8000898:	b2da      	uxtb	r2, r3
 800089a:	183b      	adds	r3, r7, r0
 800089c:	771a      	strb	r2, [r3, #28]
	hk_buf[29] = (hk_adc_results[8] & 0xFF);               		// n5v_mon LSB
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	3310      	adds	r3, #16
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	b2da      	uxtb	r2, r3
 80008a6:	183b      	adds	r3, r7, r0
 80008a8:	775a      	strb	r2, [r3, #29]
	hk_buf[30] = ((hk_adc_results[9] & 0xFF00) >> 8);      		// 15v_mon MSB			12 15V_MON PC5
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	3312      	adds	r3, #18
 80008ae:	881b      	ldrh	r3, [r3, #0]
 80008b0:	0a1b      	lsrs	r3, r3, #8
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	b2da      	uxtb	r2, r3
 80008b6:	183b      	adds	r3, r7, r0
 80008b8:	779a      	strb	r2, [r3, #30]
	hk_buf[31] = (hk_adc_results[9] & 0xFF);               		// 15v_mon LSB
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	3312      	adds	r3, #18
 80008be:	881b      	ldrh	r3, [r3, #0]
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	183b      	adds	r3, r7, r0
 80008c4:	77da      	strb	r2, [r3, #31]
	hk_buf[32] = ((hk_adc_results[10] & 0xFF00) >> 8);      	// 5vref_mon MSB		11 5VREF_MON PC4
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	3314      	adds	r3, #20
 80008ca:	881b      	ldrh	r3, [r3, #0]
 80008cc:	0a1b      	lsrs	r3, r3, #8
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	b2d9      	uxtb	r1, r3
 80008d2:	183b      	adds	r3, r7, r0
 80008d4:	2220      	movs	r2, #32
 80008d6:	5499      	strb	r1, [r3, r2]
	hk_buf[33] = (hk_adc_results[10] & 0xFF);               	// 5vref_mon LSB
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	3314      	adds	r3, #20
 80008dc:	881b      	ldrh	r3, [r3, #0]
 80008de:	b2d9      	uxtb	r1, r3
 80008e0:	183b      	adds	r3, r7, r0
 80008e2:	2221      	movs	r2, #33	; 0x21
 80008e4:	5499      	strb	r1, [r3, r2]
	hk_buf[34] = ((hk_adc_results[11] & 0xFF00) >> 8);      	// n150v_mon MSB		5 N150V_MON PA5
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	3316      	adds	r3, #22
 80008ea:	881b      	ldrh	r3, [r3, #0]
 80008ec:	0a1b      	lsrs	r3, r3, #8
 80008ee:	b29b      	uxth	r3, r3
 80008f0:	b2d9      	uxtb	r1, r3
 80008f2:	183b      	adds	r3, r7, r0
 80008f4:	2222      	movs	r2, #34	; 0x22
 80008f6:	5499      	strb	r1, [r3, r2]
	hk_buf[35] = (hk_adc_results[11] & 0xFF);               	// n150v_mon LSB
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	3316      	adds	r3, #22
 80008fc:	881b      	ldrh	r3, [r3, #0]
 80008fe:	b2d9      	uxtb	r1, r3
 8000900:	183b      	adds	r3, r7, r0
 8000902:	2223      	movs	r2, #35	; 0x23
 8000904:	5499      	strb	r1, [r3, r2]
	hk_buf[36] = ((hk_adc_results[12] & 0xFF00) >> 8);      	// n800v_mon MSB		6 N800V_MON PA6
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	3318      	adds	r3, #24
 800090a:	881b      	ldrh	r3, [r3, #0]
 800090c:	0a1b      	lsrs	r3, r3, #8
 800090e:	b29b      	uxth	r3, r3
 8000910:	b2d9      	uxtb	r1, r3
 8000912:	183b      	adds	r3, r7, r0
 8000914:	2224      	movs	r2, #36	; 0x24
 8000916:	5499      	strb	r1, [r3, r2]
	hk_buf[37] = (hk_adc_results[12] & 0xFF);               	// n800v_mon LSB
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	3318      	adds	r3, #24
 800091c:	881b      	ldrh	r3, [r3, #0]
 800091e:	b2d9      	uxtb	r1, r3
 8000920:	183b      	adds	r3, r7, r0
 8000922:	2225      	movs	r2, #37	; 0x25
 8000924:	5499      	strb	r1, [r3, r2]

	HAL_UART_Transmit(&huart1, hk_buf, sizeof(hk_buf), 100);
 8000926:	1839      	adds	r1, r7, r0
 8000928:	4809      	ldr	r0, [pc, #36]	; (8000950 <send_hk_packet+0x244>)
 800092a:	2364      	movs	r3, #100	; 0x64
 800092c:	2226      	movs	r2, #38	; 0x26
 800092e:	f005 fca3 	bl	8006278 <HAL_UART_Transmit>
	hk_counter = 1;
 8000932:	4b08      	ldr	r3, [pc, #32]	; (8000954 <send_hk_packet+0x248>)
 8000934:	2201      	movs	r2, #1
 8000936:	601a      	str	r2, [r3, #0]
	hk_seq++;
 8000938:	4b04      	ldr	r3, [pc, #16]	; (800094c <send_hk_packet+0x240>)
 800093a:	881b      	ldrh	r3, [r3, #0]
 800093c:	3301      	adds	r3, #1
 800093e:	b29a      	uxth	r2, r3
 8000940:	4b02      	ldr	r3, [pc, #8]	; (800094c <send_hk_packet+0x240>)
 8000942:	801a      	strh	r2, [r3, #0]

}
 8000944:	46c0      	nop			; (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	b00c      	add	sp, #48	; 0x30
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000418 	.word	0x20000418
 8000950:	200002f0 	.word	0x200002f0
 8000954:	2000041c 	.word	0x2000041c

08000958 <send_pmt_packet>:

void send_pmt_packet(uint16_t pmt_spi) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	0002      	movs	r2, r0
 8000960:	1dbb      	adds	r3, r7, #6
 8000962:	801a      	strh	r2, [r3, #0]

	uint8_t pmt_buf[6];
	pmt_buf[0] = pmt_sync;
 8000964:	22bb      	movs	r2, #187	; 0xbb
 8000966:	2108      	movs	r1, #8
 8000968:	187b      	adds	r3, r7, r1
 800096a:	701a      	strb	r2, [r3, #0]
	pmt_buf[1] = pmt_sync;
 800096c:	22bb      	movs	r2, #187	; 0xbb
 800096e:	187b      	adds	r3, r7, r1
 8000970:	705a      	strb	r2, [r3, #1]
	pmt_buf[2] = ((pmt_seq & 0xFF00) >> 8);
 8000972:	4b13      	ldr	r3, [pc, #76]	; (80009c0 <send_pmt_packet+0x68>)
 8000974:	881b      	ldrh	r3, [r3, #0]
 8000976:	0a1b      	lsrs	r3, r3, #8
 8000978:	b29b      	uxth	r3, r3
 800097a:	b2da      	uxtb	r2, r3
 800097c:	187b      	adds	r3, r7, r1
 800097e:	709a      	strb	r2, [r3, #2]
	pmt_buf[3] = (pmt_seq & 0xFF);
 8000980:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <send_pmt_packet+0x68>)
 8000982:	881b      	ldrh	r3, [r3, #0]
 8000984:	b2da      	uxtb	r2, r3
 8000986:	187b      	adds	r3, r7, r1
 8000988:	70da      	strb	r2, [r3, #3]
	pmt_buf[4] = ((pmt_raw & 0xFF00) >> 8);
 800098a:	4b0e      	ldr	r3, [pc, #56]	; (80009c4 <send_pmt_packet+0x6c>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	121b      	asrs	r3, r3, #8
 8000990:	b2da      	uxtb	r2, r3
 8000992:	187b      	adds	r3, r7, r1
 8000994:	711a      	strb	r2, [r3, #4]
	pmt_buf[5] = (pmt_raw & 0xFF);
 8000996:	4b0b      	ldr	r3, [pc, #44]	; (80009c4 <send_pmt_packet+0x6c>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	b2da      	uxtb	r2, r3
 800099c:	187b      	adds	r3, r7, r1
 800099e:	715a      	strb	r2, [r3, #5]

	HAL_UART_Transmit(&huart1, pmt_buf, sizeof(pmt_buf), 100);
 80009a0:	1879      	adds	r1, r7, r1
 80009a2:	4809      	ldr	r0, [pc, #36]	; (80009c8 <send_pmt_packet+0x70>)
 80009a4:	2364      	movs	r3, #100	; 0x64
 80009a6:	2206      	movs	r2, #6
 80009a8:	f005 fc66 	bl	8006278 <HAL_UART_Transmit>
	pmt_seq++;
 80009ac:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <send_pmt_packet+0x68>)
 80009ae:	881b      	ldrh	r3, [r3, #0]
 80009b0:	3301      	adds	r3, #1
 80009b2:	b29a      	uxth	r2, r3
 80009b4:	4b02      	ldr	r3, [pc, #8]	; (80009c0 <send_pmt_packet+0x68>)
 80009b6:	801a      	strh	r2, [r3, #0]

}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	b004      	add	sp, #16
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	20000416 	.word	0x20000416
 80009c4:	20000408 	.word	0x20000408
 80009c8:	200002f0 	.word	0x200002f0

080009cc <HAL_TIM_OC_DelayElapsedCallback>:


void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009cc:	b590      	push	{r4, r7, lr}
 80009ce:	b09d      	sub	sp, #116	; 0x74
 80009d0:	af16      	add	r7, sp, #88	; 0x58
 80009d2:	6078      	str	r0, [r7, #4]
  if (htim == &htim2)
 80009d4:	687a      	ldr	r2, [r7, #4]
 80009d6:	4b4d      	ldr	r3, [pc, #308]	; (8000b0c <HAL_TIM_OC_DelayElapsedCallback+0x140>)
 80009d8:	429a      	cmp	r2, r3
 80009da:	d167      	bne.n	8000aac <HAL_TIM_OC_DelayElapsedCallback+0xe0>
  {
	  FACTOR_COUNTER++;
 80009dc:	4b4c      	ldr	r3, [pc, #304]	; (8000b10 <HAL_TIM_OC_DelayElapsedCallback+0x144>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	1c5a      	adds	r2, r3, #1
 80009e2:	4b4b      	ldr	r3, [pc, #300]	; (8000b10 <HAL_TIM_OC_DelayElapsedCallback+0x144>)
 80009e4:	601a      	str	r2, [r3, #0]
	  if (FACTOR_COUNTER == SAMPLING_FACTOR) {
 80009e6:	4b4a      	ldr	r3, [pc, #296]	; (8000b10 <HAL_TIM_OC_DelayElapsedCallback+0x144>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	4b4a      	ldr	r3, [pc, #296]	; (8000b14 <HAL_TIM_OC_DelayElapsedCallback+0x148>)
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	429a      	cmp	r2, r3
 80009f0:	d15c      	bne.n	8000aac <HAL_TIM_OC_DelayElapsedCallback+0xe0>
		  FACTOR_COUNTER = 0;
 80009f2:	4b47      	ldr	r3, [pc, #284]	; (8000b10 <HAL_TIM_OC_DelayElapsedCallback+0x144>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
		  if (ERPA_ON)
 80009f8:	4b47      	ldr	r3, [pc, #284]	; (8000b18 <HAL_TIM_OC_DelayElapsedCallback+0x14c>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d033      	beq.n	8000a68 <HAL_TIM_OC_DelayElapsedCallback+0x9c>
		  {

				while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11));
 8000a00:	46c0      	nop			; (mov r8, r8)
 8000a02:	2380      	movs	r3, #128	; 0x80
 8000a04:	011b      	lsls	r3, r3, #4
 8000a06:	4a45      	ldr	r2, [pc, #276]	; (8000b1c <HAL_TIM_OC_DelayElapsedCallback+0x150>)
 8000a08:	0019      	movs	r1, r3
 8000a0a:	0010      	movs	r0, r2
 8000a0c:	f002 fc2a 	bl	8003264 <HAL_GPIO_ReadPin>
 8000a10:	1e03      	subs	r3, r0, #0
 8000a12:	d1f6      	bne.n	8000a02 <HAL_TIM_OC_DelayElapsedCallback+0x36>

				erpa_raw = spi(hspi2);
 8000a14:	4c42      	ldr	r4, [pc, #264]	; (8000b20 <HAL_TIM_OC_DelayElapsedCallback+0x154>)
 8000a16:	466b      	mov	r3, sp
 8000a18:	0018      	movs	r0, r3
 8000a1a:	0023      	movs	r3, r4
 8000a1c:	3310      	adds	r3, #16
 8000a1e:	2254      	movs	r2, #84	; 0x54
 8000a20:	0019      	movs	r1, r3
 8000a22:	f006 fed1 	bl	80077c8 <memcpy>
 8000a26:	6820      	ldr	r0, [r4, #0]
 8000a28:	6861      	ldr	r1, [r4, #4]
 8000a2a:	68a2      	ldr	r2, [r4, #8]
 8000a2c:	68e3      	ldr	r3, [r4, #12]
 8000a2e:	f7ff fdcf 	bl	80005d0 <spi>
 8000a32:	0003      	movs	r3, r0
 8000a34:	001a      	movs	r2, r3
 8000a36:	4b3b      	ldr	r3, [pc, #236]	; (8000b24 <HAL_TIM_OC_DelayElapsedCallback+0x158>)
 8000a38:	601a      	str	r2, [r3, #0]
				uint16_t* erpa_adc_results = erpa_adc();
 8000a3a:	f7ff fd4b 	bl	80004d4 <erpa_adc>
 8000a3e:	0003      	movs	r3, r0
 8000a40:	617b      	str	r3, [r7, #20]
				set_erpa_sweep();
 8000a42:	f7ff fd87 	bl	8000554 <set_erpa_sweep>

				if (auto_sweep) {
 8000a46:	4b38      	ldr	r3, [pc, #224]	; (8000b28 <HAL_TIM_OC_DelayElapsedCallback+0x15c>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <HAL_TIM_OC_DelayElapsedCallback+0x86>
					do_auto_sweep();
 8000a4e:	f7ff fd95 	bl	800057c <do_auto_sweep>
				}

				send_erpa_packet(erpa_raw, erpa_adc_results);
 8000a52:	4b34      	ldr	r3, [pc, #208]	; (8000b24 <HAL_TIM_OC_DelayElapsedCallback+0x158>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	697a      	ldr	r2, [r7, #20]
 8000a58:	0011      	movs	r1, r2
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f7ff fdea 	bl	8000634 <send_erpa_packet>

				free(erpa_adc_results);
 8000a60:	697b      	ldr	r3, [r7, #20]
 8000a62:	0018      	movs	r0, r3
 8000a64:	f006 fea6 	bl	80077b4 <free>


		  }
		  if (HK_ON)
 8000a68:	4b30      	ldr	r3, [pc, #192]	; (8000b2c <HAL_TIM_OC_DelayElapsedCallback+0x160>)
 8000a6a:	781b      	ldrb	r3, [r3, #0]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d018      	beq.n	8000aa2 <HAL_TIM_OC_DelayElapsedCallback+0xd6>
		  {
	          int16_t* i2c_values = i2c();
 8000a70:	f7ff fc4a 	bl	8000308 <i2c>
 8000a74:	0003      	movs	r3, r0
 8000a76:	613b      	str	r3, [r7, #16]
	          uint16_t* hk_adc_results = hk_adc(&hadc);
 8000a78:	4b2d      	ldr	r3, [pc, #180]	; (8000b30 <HAL_TIM_OC_DelayElapsedCallback+0x164>)
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f7ff fc86 	bl	800038c <hk_adc>
 8000a80:	0003      	movs	r3, r0
 8000a82:	60fb      	str	r3, [r7, #12]

			  send_hk_packet(i2c_values, hk_adc_results);
 8000a84:	68fa      	ldr	r2, [r7, #12]
 8000a86:	693b      	ldr	r3, [r7, #16]
 8000a88:	0011      	movs	r1, r2
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f7ff fe3e 	bl	800070c <send_hk_packet>

			  free(i2c_values);
 8000a90:	693b      	ldr	r3, [r7, #16]
 8000a92:	0018      	movs	r0, r3
 8000a94:	f006 fe8e 	bl	80077b4 <free>
			  free(hk_adc_results);
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f006 fe8a 	bl	80077b4 <free>
 8000aa0:	e004      	b.n	8000aac <HAL_TIM_OC_DelayElapsedCallback+0xe0>

			}
			else
			{
			  hk_counter++;
 8000aa2:	4b24      	ldr	r3, [pc, #144]	; (8000b34 <HAL_TIM_OC_DelayElapsedCallback+0x168>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	1c5a      	adds	r2, r3, #1
 8000aa8:	4b22      	ldr	r3, [pc, #136]	; (8000b34 <HAL_TIM_OC_DelayElapsedCallback+0x168>)
 8000aaa:	601a      	str	r2, [r3, #0]
			}
	  }
  }
  if (htim == &htim1)
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	4b22      	ldr	r3, [pc, #136]	; (8000b38 <HAL_TIM_OC_DelayElapsedCallback+0x16c>)
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	d127      	bne.n	8000b04 <HAL_TIM_OC_DelayElapsedCallback+0x138>
  {
      if (PMT_ON)
 8000ab4:	4b21      	ldr	r3, [pc, #132]	; (8000b3c <HAL_TIM_OC_DelayElapsedCallback+0x170>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d023      	beq.n	8000b04 <HAL_TIM_OC_DelayElapsedCallback+0x138>
      {
    	  while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8));
 8000abc:	46c0      	nop			; (mov r8, r8)
 8000abe:	2380      	movs	r3, #128	; 0x80
 8000ac0:	005a      	lsls	r2, r3, #1
 8000ac2:	2390      	movs	r3, #144	; 0x90
 8000ac4:	05db      	lsls	r3, r3, #23
 8000ac6:	0011      	movs	r1, r2
 8000ac8:	0018      	movs	r0, r3
 8000aca:	f002 fbcb 	bl	8003264 <HAL_GPIO_ReadPin>
 8000ace:	1e03      	subs	r3, r0, #0
 8000ad0:	d1f5      	bne.n	8000abe <HAL_TIM_OC_DelayElapsedCallback+0xf2>

    	  pmt_raw = spi(hspi1);
 8000ad2:	4c1b      	ldr	r4, [pc, #108]	; (8000b40 <HAL_TIM_OC_DelayElapsedCallback+0x174>)
 8000ad4:	466b      	mov	r3, sp
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	0023      	movs	r3, r4
 8000ada:	3310      	adds	r3, #16
 8000adc:	2254      	movs	r2, #84	; 0x54
 8000ade:	0019      	movs	r1, r3
 8000ae0:	f006 fe72 	bl	80077c8 <memcpy>
 8000ae4:	6820      	ldr	r0, [r4, #0]
 8000ae6:	6861      	ldr	r1, [r4, #4]
 8000ae8:	68a2      	ldr	r2, [r4, #8]
 8000aea:	68e3      	ldr	r3, [r4, #12]
 8000aec:	f7ff fd70 	bl	80005d0 <spi>
 8000af0:	0003      	movs	r3, r0
 8000af2:	001a      	movs	r2, r3
 8000af4:	4b13      	ldr	r3, [pc, #76]	; (8000b44 <HAL_TIM_OC_DelayElapsedCallback+0x178>)
 8000af6:	601a      	str	r2, [r3, #0]

    	  send_pmt_packet(pmt_raw);
 8000af8:	4b12      	ldr	r3, [pc, #72]	; (8000b44 <HAL_TIM_OC_DelayElapsedCallback+0x178>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	b29b      	uxth	r3, r3
 8000afe:	0018      	movs	r0, r3
 8000b00:	f7ff ff2a 	bl	8000958 <send_pmt_packet>
      }
  }

  /* Timer 3 also called but doesn't need to do anything on IT */
}
 8000b04:	46c0      	nop			; (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	b007      	add	sp, #28
 8000b0a:	bd90      	pop	{r4, r7, pc}
 8000b0c:	200002a8 	.word	0x200002a8
 8000b10:	20000410 	.word	0x20000410
 8000b14:	20000024 	.word	0x20000024
 8000b18:	20000421 	.word	0x20000421
 8000b1c:	48000400 	.word	0x48000400
 8000b20:	200001fc 	.word	0x200001fc
 8000b24:	2000040c 	.word	0x2000040c
 8000b28:	20000404 	.word	0x20000404
 8000b2c:	20000422 	.word	0x20000422
 8000b30:	200000b4 	.word	0x200000b4
 8000b34:	2000041c 	.word	0x2000041c
 8000b38:	20000260 	.word	0x20000260
 8000b3c:	20000420 	.word	0x20000420
 8000b40:	20000198 	.word	0x20000198
 8000b44:	20000408 	.word	0x20000408

08000b48 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]

  HAL_UART_Receive_IT(&huart1, rx_buf, 1);
 8000b50:	4998      	ldr	r1, [pc, #608]	; (8000db4 <HAL_UART_RxCpltCallback+0x26c>)
 8000b52:	4b99      	ldr	r3, [pc, #612]	; (8000db8 <HAL_UART_RxCpltCallback+0x270>)
 8000b54:	2201      	movs	r2, #1
 8000b56:	0018      	movs	r0, r3
 8000b58:	f005 fc37 	bl	80063ca <HAL_UART_Receive_IT>
  unsigned char key = rx_buf[0];
 8000b5c:	210f      	movs	r1, #15
 8000b5e:	187b      	adds	r3, r7, r1
 8000b60:	4a94      	ldr	r2, [pc, #592]	; (8000db4 <HAL_UART_RxCpltCallback+0x26c>)
 8000b62:	7812      	ldrb	r2, [r2, #0]
 8000b64:	701a      	strb	r2, [r3, #0]

  switch (key)
 8000b66:	187b      	adds	r3, r7, r1
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	2b25      	cmp	r3, #37	; 0x25
 8000b6c:	d900      	bls.n	8000b70 <HAL_UART_RxCpltCallback+0x28>
 8000b6e:	e11c      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
 8000b70:	009a      	lsls	r2, r3, #2
 8000b72:	4b92      	ldr	r3, [pc, #584]	; (8000dbc <HAL_UART_RxCpltCallback+0x274>)
 8000b74:	18d3      	adds	r3, r2, r3
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	469f      	mov	pc, r3
  {
  case 0x0B:
  {
    HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_SET);
 8000b7a:	4b91      	ldr	r3, [pc, #580]	; (8000dc0 <HAL_UART_RxCpltCallback+0x278>)
 8000b7c:	2140      	movs	r1, #64	; 0x40
 8000b7e:	2201      	movs	r2, #1
 8000b80:	0018      	movs	r0, r3
 8000b82:	f002 fb8c 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000b86:	e110      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x0A:
  {
    HAL_GPIO_WritePin(gpios[8].gpio, gpios[8].pin, GPIO_PIN_RESET);
 8000b88:	4b8d      	ldr	r3, [pc, #564]	; (8000dc0 <HAL_UART_RxCpltCallback+0x278>)
 8000b8a:	2140      	movs	r1, #64	; 0x40
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f002 fb85 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000b94:	e109      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }

  case 0x08:
  {
    HAL_GPIO_WritePin(gpios[9].gpio, gpios[9].pin, GPIO_PIN_SET);
 8000b96:	4b8a      	ldr	r3, [pc, #552]	; (8000dc0 <HAL_UART_RxCpltCallback+0x278>)
 8000b98:	2180      	movs	r1, #128	; 0x80
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f002 fb7e 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000ba2:	e102      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x09:
  {
    HAL_GPIO_WritePin(gpios[9].gpio, gpios[9].pin, GPIO_PIN_RESET);
 8000ba4:	4b86      	ldr	r3, [pc, #536]	; (8000dc0 <HAL_UART_RxCpltCallback+0x278>)
 8000ba6:	2180      	movs	r1, #128	; 0x80
 8000ba8:	2200      	movs	r2, #0
 8000baa:	0018      	movs	r0, r3
 8000bac:	f002 fb77 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000bb0:	e0fb      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x1B:
  {
    if (step < 7)
 8000bb2:	4b84      	ldr	r3, [pc, #528]	; (8000dc4 <HAL_UART_RxCpltCallback+0x27c>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	2b06      	cmp	r3, #6
 8000bb8:	d900      	bls.n	8000bbc <HAL_UART_RxCpltCallback+0x74>
 8000bba:	e0ef      	b.n	8000d9c <HAL_UART_RxCpltCallback+0x254>
    {
      step++;
 8000bbc:	4b81      	ldr	r3, [pc, #516]	; (8000dc4 <HAL_UART_RxCpltCallback+0x27c>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	b2da      	uxtb	r2, r3
 8000bc4:	4b7f      	ldr	r3, [pc, #508]	; (8000dc4 <HAL_UART_RxCpltCallback+0x27c>)
 8000bc6:	701a      	strb	r2, [r3, #0]
    }
    break;
 8000bc8:	e0e8      	b.n	8000d9c <HAL_UART_RxCpltCallback+0x254>
  }
  case 0x1C:
  {
    if (step > 0)
 8000bca:	4b7e      	ldr	r3, [pc, #504]	; (8000dc4 <HAL_UART_RxCpltCallback+0x27c>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d100      	bne.n	8000bd4 <HAL_UART_RxCpltCallback+0x8c>
 8000bd2:	e0e5      	b.n	8000da0 <HAL_UART_RxCpltCallback+0x258>
    {
      step--;
 8000bd4:	4b7b      	ldr	r3, [pc, #492]	; (8000dc4 <HAL_UART_RxCpltCallback+0x27c>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	3b01      	subs	r3, #1
 8000bda:	b2da      	uxtb	r2, r3
 8000bdc:	4b79      	ldr	r3, [pc, #484]	; (8000dc4 <HAL_UART_RxCpltCallback+0x27c>)
 8000bde:	701a      	strb	r2, [r3, #0]
    }
    break;
 8000be0:	e0de      	b.n	8000da0 <HAL_UART_RxCpltCallback+0x258>
  }
  case 0x1D: {
	  if (!auto_sweep) {
 8000be2:	4b79      	ldr	r3, [pc, #484]	; (8000dc8 <HAL_UART_RxCpltCallback+0x280>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d106      	bne.n	8000bf8 <HAL_UART_RxCpltCallback+0xb0>
		  auto_sweep = 1;
 8000bea:	4b77      	ldr	r3, [pc, #476]	; (8000dc8 <HAL_UART_RxCpltCallback+0x280>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	601a      	str	r2, [r3, #0]
		  step = 0;
 8000bf0:	4b74      	ldr	r3, [pc, #464]	; (8000dc4 <HAL_UART_RxCpltCallback+0x27c>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	701a      	strb	r2, [r3, #0]
 8000bf6:	e005      	b.n	8000c04 <HAL_UART_RxCpltCallback+0xbc>
	  } else {
		  auto_sweep = 0;
 8000bf8:	4b73      	ldr	r3, [pc, #460]	; (8000dc8 <HAL_UART_RxCpltCallback+0x280>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
		  step = 0;
 8000bfe:	4b71      	ldr	r3, [pc, #452]	; (8000dc4 <HAL_UART_RxCpltCallback+0x27c>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	701a      	strb	r2, [r3, #0]
	  }
  }
  case 0x24: {
	  if (SAMPLING_FACTOR < 16) {
 8000c04:	4b71      	ldr	r3, [pc, #452]	; (8000dcc <HAL_UART_RxCpltCallback+0x284>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2b0f      	cmp	r3, #15
 8000c0a:	dd00      	ble.n	8000c0e <HAL_UART_RxCpltCallback+0xc6>
 8000c0c:	e0ca      	b.n	8000da4 <HAL_UART_RxCpltCallback+0x25c>
		  SAMPLING_FACTOR *= 2;
 8000c0e:	4b6f      	ldr	r3, [pc, #444]	; (8000dcc <HAL_UART_RxCpltCallback+0x284>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	005a      	lsls	r2, r3, #1
 8000c14:	4b6d      	ldr	r3, [pc, #436]	; (8000dcc <HAL_UART_RxCpltCallback+0x284>)
 8000c16:	601a      	str	r2, [r3, #0]
		  FACTOR_COUNTER = 0;
 8000c18:	4b6d      	ldr	r3, [pc, #436]	; (8000dd0 <HAL_UART_RxCpltCallback+0x288>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
	  }
	  break;
 8000c1e:	e0c1      	b.n	8000da4 <HAL_UART_RxCpltCallback+0x25c>
  }
  case 0x25: {
	  if (SAMPLING_FACTOR > 1) {
 8000c20:	4b6a      	ldr	r3, [pc, #424]	; (8000dcc <HAL_UART_RxCpltCallback+0x284>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	dc00      	bgt.n	8000c2a <HAL_UART_RxCpltCallback+0xe2>
 8000c28:	e0be      	b.n	8000da8 <HAL_UART_RxCpltCallback+0x260>
		  SAMPLING_FACTOR /= 2;
 8000c2a:	4b68      	ldr	r3, [pc, #416]	; (8000dcc <HAL_UART_RxCpltCallback+0x284>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	da00      	bge.n	8000c34 <HAL_UART_RxCpltCallback+0xec>
 8000c32:	3301      	adds	r3, #1
 8000c34:	105b      	asrs	r3, r3, #1
 8000c36:	001a      	movs	r2, r3
 8000c38:	4b64      	ldr	r3, [pc, #400]	; (8000dcc <HAL_UART_RxCpltCallback+0x284>)
 8000c3a:	601a      	str	r2, [r3, #0]
		  FACTOR_COUNTER = 0;
 8000c3c:	4b64      	ldr	r3, [pc, #400]	; (8000dd0 <HAL_UART_RxCpltCallback+0x288>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
	  }
	  break;
 8000c42:	e0b1      	b.n	8000da8 <HAL_UART_RxCpltCallback+0x260>

  }
  case 0x00:
  {
    HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_SET);
 8000c44:	4b63      	ldr	r3, [pc, #396]	; (8000dd4 <HAL_UART_RxCpltCallback+0x28c>)
 8000c46:	2120      	movs	r1, #32
 8000c48:	2201      	movs	r2, #1
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f002 fb27 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000c50:	e0ab      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x13:
  {
    HAL_GPIO_WritePin(gpios[0].gpio, gpios[0].pin, GPIO_PIN_RESET);
 8000c52:	4b60      	ldr	r3, [pc, #384]	; (8000dd4 <HAL_UART_RxCpltCallback+0x28c>)
 8000c54:	2120      	movs	r1, #32
 8000c56:	2200      	movs	r2, #0
 8000c58:	0018      	movs	r0, r3
 8000c5a:	f002 fb20 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000c5e:	e0a4      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x01:
  {
    HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_SET);
 8000c60:	4b5c      	ldr	r3, [pc, #368]	; (8000dd4 <HAL_UART_RxCpltCallback+0x28c>)
 8000c62:	2140      	movs	r1, #64	; 0x40
 8000c64:	2201      	movs	r2, #1
 8000c66:	0018      	movs	r0, r3
 8000c68:	f002 fb19 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000c6c:	e09d      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x14:
  {
    HAL_GPIO_WritePin(gpios[1].gpio, gpios[1].pin, GPIO_PIN_RESET);
 8000c6e:	4b59      	ldr	r3, [pc, #356]	; (8000dd4 <HAL_UART_RxCpltCallback+0x28c>)
 8000c70:	2140      	movs	r1, #64	; 0x40
 8000c72:	2200      	movs	r2, #0
 8000c74:	0018      	movs	r0, r3
 8000c76:	f002 fb12 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000c7a:	e096      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x02:
  {
    HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_SET);
 8000c7c:	4856      	ldr	r0, [pc, #344]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000c7e:	2380      	movs	r3, #128	; 0x80
 8000c80:	00db      	lsls	r3, r3, #3
 8000c82:	2201      	movs	r2, #1
 8000c84:	0019      	movs	r1, r3
 8000c86:	f002 fb0a 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000c8a:	e08e      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x15:
  {
    HAL_GPIO_WritePin(gpios[2].gpio, gpios[2].pin, GPIO_PIN_RESET);
 8000c8c:	4852      	ldr	r0, [pc, #328]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000c8e:	2380      	movs	r3, #128	; 0x80
 8000c90:	00db      	lsls	r3, r3, #3
 8000c92:	2200      	movs	r2, #0
 8000c94:	0019      	movs	r1, r3
 8000c96:	f002 fb02 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000c9a:	e086      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x03:
  {
    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_SET);
 8000c9c:	484e      	ldr	r0, [pc, #312]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000c9e:	2380      	movs	r3, #128	; 0x80
 8000ca0:	019b      	lsls	r3, r3, #6
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	0019      	movs	r1, r3
 8000ca6:	f002 fafa 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000caa:	e07e      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x16:
  {
    HAL_GPIO_WritePin(gpios[3].gpio, gpios[3].pin, GPIO_PIN_RESET);
 8000cac:	484a      	ldr	r0, [pc, #296]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000cae:	2380      	movs	r3, #128	; 0x80
 8000cb0:	019b      	lsls	r3, r3, #6
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	0019      	movs	r1, r3
 8000cb6:	f002 faf2 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000cba:	e076      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x04:
  {
    HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_SET);
 8000cbc:	4b46      	ldr	r3, [pc, #280]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000cbe:	2180      	movs	r1, #128	; 0x80
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f002 faeb 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000cc8:	e06f      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x17:
  {
    HAL_GPIO_WritePin(gpios[4].gpio, gpios[4].pin, GPIO_PIN_RESET);
 8000cca:	4b43      	ldr	r3, [pc, #268]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000ccc:	2180      	movs	r1, #128	; 0x80
 8000cce:	2200      	movs	r2, #0
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	f002 fae4 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000cd6:	e068      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x05:
  {
    HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_SET);
 8000cd8:	483f      	ldr	r0, [pc, #252]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000cda:	2380      	movs	r3, #128	; 0x80
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	2201      	movs	r2, #1
 8000ce0:	0019      	movs	r1, r3
 8000ce2:	f002 fadc 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000ce6:	e060      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x18:
  {
    HAL_GPIO_WritePin(gpios[5].gpio, gpios[5].pin, GPIO_PIN_RESET);
 8000ce8:	483b      	ldr	r0, [pc, #236]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000cea:	2380      	movs	r3, #128	; 0x80
 8000cec:	005b      	lsls	r3, r3, #1
 8000cee:	2200      	movs	r2, #0
 8000cf0:	0019      	movs	r1, r3
 8000cf2:	f002 fad4 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000cf6:	e058      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x06:
  {
    HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_SET);
 8000cf8:	4837      	ldr	r0, [pc, #220]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000cfa:	2380      	movs	r3, #128	; 0x80
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	2201      	movs	r2, #1
 8000d00:	0019      	movs	r1, r3
 8000d02:	f002 facc 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000d06:	e050      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x19:
  {
    HAL_GPIO_WritePin(gpios[6].gpio, gpios[6].pin, GPIO_PIN_RESET);
 8000d08:	4833      	ldr	r0, [pc, #204]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000d0a:	2380      	movs	r3, #128	; 0x80
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	2200      	movs	r2, #0
 8000d10:	0019      	movs	r1, r3
 8000d12:	f002 fac4 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000d16:	e048      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x07:
  {
    HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_SET);
 8000d18:	4b2f      	ldr	r3, [pc, #188]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000d1a:	2140      	movs	r1, #64	; 0x40
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f002 fabd 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000d24:	e041      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x1A:
  {
    HAL_GPIO_WritePin(gpios[7].gpio, gpios[7].pin, GPIO_PIN_RESET);
 8000d26:	4b2c      	ldr	r3, [pc, #176]	; (8000dd8 <HAL_UART_RxCpltCallback+0x290>)
 8000d28:	2140      	movs	r1, #64	; 0x40
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f002 fab6 	bl	800329e <HAL_GPIO_WritePin>
    break;
 8000d32:	e03a      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x0C:
  {
      HAL_SuspendTick();
 8000d34:	f001 f99a 	bl	800206c <HAL_SuspendTick>
      HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8000d38:	2101      	movs	r1, #1
 8000d3a:	2001      	movs	r0, #1
 8000d3c:	f003 f802 	bl	8003d44 <HAL_PWR_EnterSTOPMode>
      NVIC_SystemReset();
 8000d40:	f7ff fa6e 	bl	8000220 <__NVIC_SystemReset>
      break;
  }
  case 0x0D:
  {
    PMT_ON = 1;
 8000d44:	4b25      	ldr	r3, [pc, #148]	; (8000ddc <HAL_UART_RxCpltCallback+0x294>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	701a      	strb	r2, [r3, #0]
    HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000d4a:	4b25      	ldr	r3, [pc, #148]	; (8000de0 <HAL_UART_RxCpltCallback+0x298>)
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	0018      	movs	r0, r3
 8000d50:	f004 f94c 	bl	8004fec <HAL_TIM_OC_Start_IT>
    break;
 8000d54:	e029      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x10:
  {
    PMT_ON = 0;
 8000d56:	4b21      	ldr	r3, [pc, #132]	; (8000ddc <HAL_UART_RxCpltCallback+0x294>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	701a      	strb	r2, [r3, #0]
    HAL_TIM_OC_Stop_IT(&htim1, TIM_CHANNEL_1);
 8000d5c:	4b20      	ldr	r3, [pc, #128]	; (8000de0 <HAL_UART_RxCpltCallback+0x298>)
 8000d5e:	2100      	movs	r1, #0
 8000d60:	0018      	movs	r0, r3
 8000d62:	f004 fa43 	bl	80051ec <HAL_TIM_OC_Stop_IT>
    break;
 8000d66:	e020      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x0E:
  {
    ERPA_ON = 1;
 8000d68:	4b1e      	ldr	r3, [pc, #120]	; (8000de4 <HAL_UART_RxCpltCallback+0x29c>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_4);
 8000d6e:	4b1e      	ldr	r3, [pc, #120]	; (8000de8 <HAL_UART_RxCpltCallback+0x2a0>)
 8000d70:	210c      	movs	r1, #12
 8000d72:	0018      	movs	r0, r3
 8000d74:	f004 f93a 	bl	8004fec <HAL_TIM_OC_Start_IT>
    break;
 8000d78:	e017      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x11:
  {
    ERPA_ON = 0;
 8000d7a:	4b1a      	ldr	r3, [pc, #104]	; (8000de4 <HAL_UART_RxCpltCallback+0x29c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
    HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_4);
 8000d80:	4b19      	ldr	r3, [pc, #100]	; (8000de8 <HAL_UART_RxCpltCallback+0x2a0>)
 8000d82:	210c      	movs	r1, #12
 8000d84:	0018      	movs	r0, r3
 8000d86:	f004 fa31 	bl	80051ec <HAL_TIM_OC_Stop_IT>
    break;
 8000d8a:	e00e      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x0F:
  {
    HK_ON = 1;
 8000d8c:	4b17      	ldr	r3, [pc, #92]	; (8000dec <HAL_UART_RxCpltCallback+0x2a4>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	701a      	strb	r2, [r3, #0]
    break;
 8000d92:	e00a      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
  }
  case 0x12:
  {
    HK_ON = 0;
 8000d94:	4b15      	ldr	r3, [pc, #84]	; (8000dec <HAL_UART_RxCpltCallback+0x2a4>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	701a      	strb	r2, [r3, #0]
    break;
 8000d9a:	e006      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
    break;
 8000d9c:	46c0      	nop			; (mov r8, r8)
 8000d9e:	e004      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
    break;
 8000da0:	46c0      	nop			; (mov r8, r8)
 8000da2:	e002      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
	  break;
 8000da4:	46c0      	nop			; (mov r8, r8)
 8000da6:	e000      	b.n	8000daa <HAL_UART_RxCpltCallback+0x262>
	  break;
 8000da8:	46c0      	nop			; (mov r8, r8)
  }
  }
}
 8000daa:	46c0      	nop			; (mov r8, r8)
 8000dac:	46bd      	mov	sp, r7
 8000dae:	b004      	add	sp, #16
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	46c0      	nop			; (mov r8, r8)
 8000db4:	20000374 	.word	0x20000374
 8000db8:	200002f0 	.word	0x200002f0
 8000dbc:	08007a4c 	.word	0x08007a4c
 8000dc0:	48001400 	.word	0x48001400
 8000dc4:	20000402 	.word	0x20000402
 8000dc8:	20000404 	.word	0x20000404
 8000dcc:	20000024 	.word	0x20000024
 8000dd0:	20000410 	.word	0x20000410
 8000dd4:	48000400 	.word	0x48000400
 8000dd8:	48000800 	.word	0x48000800
 8000ddc:	20000420 	.word	0x20000420
 8000de0:	20000260 	.word	0x20000260
 8000de4:	20000421 	.word	0x20000421
 8000de8:	200002a8 	.word	0x200002a8
 8000dec:	20000422 	.word	0x20000422

08000df0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000df6:	f001 f8d5 	bl	8001fa4 <HAL_Init>
  int16_t val;
  float temp_c;
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dfa:	f000 f85f 	bl	8000ebc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dfe:	f000 fc79 	bl	80016f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e02:	f000 fc59 	bl	80016b8 <MX_DMA_Init>
  MX_SPI2_Init();
 8000e06:	f000 faa1 	bl	800134c <MX_SPI2_Init>
  MX_TIM1_Init();
 8000e0a:	f000 fadf 	bl	80013cc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000e0e:	f000 fb93 	bl	8001538 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000e12:	f000 fa5b 	bl	80012cc <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000e16:	f000 fc0f 	bl	8001638 <MX_USART1_UART_Init>
  MX_DAC1_Init();
 8000e1a:	f000 f9e5 	bl	80011e8 <MX_DAC1_Init>
  MX_ADC_Init();
 8000e1e:	f000 f8b7 	bl	8000f90 <MX_ADC_Init>
  MX_I2C1_Init();
 8000e22:	f000 fa13 	bl	800124c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000e26:	4b21      	ldr	r3, [pc, #132]	; (8000eac <main+0xbc>)
 8000e28:	2100      	movs	r1, #0
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f001 fe5b 	bl	8002ae6 <HAL_DAC_Start>

  /* Start Timers with OC & Interrupt */

  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8000e30:	46c0      	nop			; (mov r8, r8)
 8000e32:	4b1f      	ldr	r3, [pc, #124]	; (8000eb0 <main+0xc0>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	69da      	ldr	r2, [r3, #28]
 8000e38:	2380      	movs	r3, #128	; 0x80
 8000e3a:	025b      	lsls	r3, r3, #9
 8000e3c:	401a      	ands	r2, r3
 8000e3e:	2380      	movs	r3, #128	; 0x80
 8000e40:	025b      	lsls	r3, r3, #9
 8000e42:	429a      	cmp	r2, r3
 8000e44:	d0f5      	beq.n	8000e32 <main+0x42>
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	4b19      	ldr	r3, [pc, #100]	; (8000eb0 <main+0xc0>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	69da      	ldr	r2, [r3, #28]
 8000e4e:	2380      	movs	r3, #128	; 0x80
 8000e50:	03db      	lsls	r3, r3, #15
 8000e52:	401a      	ands	r2, r3
 8000e54:	2380      	movs	r3, #128	; 0x80
 8000e56:	03db      	lsls	r3, r3, #15
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d1f5      	bne.n	8000e48 <main+0x58>

  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_ADDRESS;
 8000e5c:	4b15      	ldr	r3, [pc, #84]	; (8000eb4 <main+0xc4>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
  WakeUpSelection.AddressLength = UART_ADDRESS_DETECT_7B;
 8000e62:	4b14      	ldr	r3, [pc, #80]	; (8000eb4 <main+0xc4>)
 8000e64:	2210      	movs	r2, #16
 8000e66:	809a      	strh	r2, [r3, #4]
  WakeUpSelection.Address = 0x5B; // send "["
 8000e68:	4b12      	ldr	r3, [pc, #72]	; (8000eb4 <main+0xc4>)
 8000e6a:	225b      	movs	r2, #91	; 0x5b
 8000e6c:	719a      	strb	r2, [r3, #6]

  if (HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection) != HAL_OK) {
 8000e6e:	4b11      	ldr	r3, [pc, #68]	; (8000eb4 <main+0xc4>)
 8000e70:	480f      	ldr	r0, [pc, #60]	; (8000eb0 <main+0xc0>)
 8000e72:	6819      	ldr	r1, [r3, #0]
 8000e74:	685a      	ldr	r2, [r3, #4]
 8000e76:	f006 fbad 	bl	80075d4 <HAL_UARTEx_StopModeWakeUpSourceConfig>
 8000e7a:	1e03      	subs	r3, r0, #0
 8000e7c:	d001      	beq.n	8000e82 <main+0x92>
      Error_Handler();
 8000e7e:	f000 fcd3 	bl	8001828 <Error_Handler>
  }
  /* Enable the LPUART Wake UP from stop mode Interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8000e82:	4b0b      	ldr	r3, [pc, #44]	; (8000eb0 <main+0xc0>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	689a      	ldr	r2, [r3, #8]
 8000e88:	4b09      	ldr	r3, [pc, #36]	; (8000eb0 <main+0xc0>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2180      	movs	r1, #128	; 0x80
 8000e8e:	03c9      	lsls	r1, r1, #15
 8000e90:	430a      	orrs	r2, r1
 8000e92:	609a      	str	r2, [r3, #8]

  /* enable MCU wake-up by LPUART */
  HAL_UARTEx_EnableStopMode(&huart1);
 8000e94:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <main+0xc0>)
 8000e96:	0018      	movs	r0, r3
 8000e98:	f006 fc02 	bl	80076a0 <HAL_UARTEx_EnableStopMode>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		HAL_UART_Receive_IT(&huart1, rx_buf, 1);
 8000e9c:	4906      	ldr	r1, [pc, #24]	; (8000eb8 <main+0xc8>)
 8000e9e:	4b04      	ldr	r3, [pc, #16]	; (8000eb0 <main+0xc0>)
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	0018      	movs	r0, r3
 8000ea4:	f005 fa91 	bl	80063ca <HAL_UART_Receive_IT>
 8000ea8:	e7f8      	b.n	8000e9c <main+0xac>
 8000eaa:	46c0      	nop			; (mov r8, r8)
 8000eac:	20000138 	.word	0x20000138
 8000eb0:	200002f0 	.word	0x200002f0
 8000eb4:	200003d8 	.word	0x200003d8
 8000eb8:	20000374 	.word	0x20000374

08000ebc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ebc:	b590      	push	{r4, r7, lr}
 8000ebe:	b097      	sub	sp, #92	; 0x5c
 8000ec0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ec2:	2428      	movs	r4, #40	; 0x28
 8000ec4:	193b      	adds	r3, r7, r4
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	2330      	movs	r3, #48	; 0x30
 8000eca:	001a      	movs	r2, r3
 8000ecc:	2100      	movs	r1, #0
 8000ece:	f006 fc84 	bl	80077da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ed2:	2318      	movs	r3, #24
 8000ed4:	18fb      	adds	r3, r7, r3
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	2310      	movs	r3, #16
 8000eda:	001a      	movs	r2, r3
 8000edc:	2100      	movs	r1, #0
 8000ede:	f006 fc7c 	bl	80077da <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ee2:	1d3b      	adds	r3, r7, #4
 8000ee4:	0018      	movs	r0, r3
 8000ee6:	2314      	movs	r3, #20
 8000ee8:	001a      	movs	r2, r3
 8000eea:	2100      	movs	r1, #0
 8000eec:	f006 fc75 	bl	80077da <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000ef0:	0021      	movs	r1, r4
 8000ef2:	187b      	adds	r3, r7, r1
 8000ef4:	2212      	movs	r2, #18
 8000ef6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	2201      	movs	r2, #1
 8000efc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000efe:	187b      	adds	r3, r7, r1
 8000f00:	2201      	movs	r2, #1
 8000f02:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	2210      	movs	r2, #16
 8000f08:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	2210      	movs	r2, #16
 8000f0e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	2202      	movs	r2, #2
 8000f14:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f16:	187b      	adds	r3, r7, r1
 8000f18:	2200      	movs	r2, #0
 8000f1a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000f1c:	187b      	adds	r3, r7, r1
 8000f1e:	22a0      	movs	r2, #160	; 0xa0
 8000f20:	0392      	lsls	r2, r2, #14
 8000f22:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	2200      	movs	r2, #0
 8000f28:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f2a:	187b      	adds	r3, r7, r1
 8000f2c:	0018      	movs	r0, r3
 8000f2e:	f002 ff3d 	bl	8003dac <HAL_RCC_OscConfig>
 8000f32:	1e03      	subs	r3, r0, #0
 8000f34:	d001      	beq.n	8000f3a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000f36:	f000 fc77 	bl	8001828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f3a:	2118      	movs	r1, #24
 8000f3c:	187b      	adds	r3, r7, r1
 8000f3e:	2207      	movs	r2, #7
 8000f40:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f42:	187b      	adds	r3, r7, r1
 8000f44:	2202      	movs	r2, #2
 8000f46:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f48:	187b      	adds	r3, r7, r1
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f4e:	187b      	adds	r3, r7, r1
 8000f50:	2200      	movs	r2, #0
 8000f52:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f54:	187b      	adds	r3, r7, r1
 8000f56:	2101      	movs	r1, #1
 8000f58:	0018      	movs	r0, r3
 8000f5a:	f003 fa41 	bl	80043e0 <HAL_RCC_ClockConfig>
 8000f5e:	1e03      	subs	r3, r0, #0
 8000f60:	d001      	beq.n	8000f66 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000f62:	f000 fc61 	bl	8001828 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	2221      	movs	r2, #33	; 0x21
 8000f6a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	2203      	movs	r2, #3
 8000f70:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	2200      	movs	r2, #0
 8000f76:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f78:	1d3b      	adds	r3, r7, #4
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f003 fb82 	bl	8004684 <HAL_RCCEx_PeriphCLKConfig>
 8000f80:	1e03      	subs	r3, r0, #0
 8000f82:	d001      	beq.n	8000f88 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000f84:	f000 fc50 	bl	8001828 <Error_Handler>
  }
}
 8000f88:	46c0      	nop			; (mov r8, r8)
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	b017      	add	sp, #92	; 0x5c
 8000f8e:	bd90      	pop	{r4, r7, pc}

08000f90 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	0018      	movs	r0, r3
 8000f9a:	230c      	movs	r3, #12
 8000f9c:	001a      	movs	r2, r3
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	f006 fc1b 	bl	80077da <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000fa4:	4b8e      	ldr	r3, [pc, #568]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fa6:	4a8f      	ldr	r2, [pc, #572]	; (80011e4 <MX_ADC_Init+0x254>)
 8000fa8:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000faa:	4b8d      	ldr	r3, [pc, #564]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000fb0:	4b8b      	ldr	r3, [pc, #556]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fb6:	4b8a      	ldr	r3, [pc, #552]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000fbc:	4b88      	ldr	r3, [pc, #544]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fc2:	4b87      	ldr	r3, [pc, #540]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fc4:	2204      	movs	r2, #4
 8000fc6:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000fc8:	4b85      	ldr	r3, [pc, #532]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000fce:	4b84      	ldr	r3, [pc, #528]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000fd4:	4b82      	ldr	r3, [pc, #520]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000fda:	4b81      	ldr	r3, [pc, #516]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fe0:	4b7f      	ldr	r3, [pc, #508]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fe2:	22c2      	movs	r2, #194	; 0xc2
 8000fe4:	32ff      	adds	r2, #255	; 0xff
 8000fe6:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fe8:	4b7d      	ldr	r3, [pc, #500]	; (80011e0 <MX_ADC_Init+0x250>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000fee:	4b7c      	ldr	r3, [pc, #496]	; (80011e0 <MX_ADC_Init+0x250>)
 8000ff0:	2224      	movs	r2, #36	; 0x24
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ff6:	4b7a      	ldr	r3, [pc, #488]	; (80011e0 <MX_ADC_Init+0x250>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000ffc:	4b78      	ldr	r3, [pc, #480]	; (80011e0 <MX_ADC_Init+0x250>)
 8000ffe:	0018      	movs	r0, r3
 8001000:	f001 f842 	bl	8002088 <HAL_ADC_Init>
 8001004:	1e03      	subs	r3, r0, #0
 8001006:	d001      	beq.n	800100c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8001008:	f000 fc0e 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800100c:	1d3b      	adds	r3, r7, #4
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001012:	1d3b      	adds	r3, r7, #4
 8001014:	2280      	movs	r2, #128	; 0x80
 8001016:	0152      	lsls	r2, r2, #5
 8001018:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800101a:	1d3b      	adds	r3, r7, #4
 800101c:	2280      	movs	r2, #128	; 0x80
 800101e:	0552      	lsls	r2, r2, #21
 8001020:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001022:	1d3a      	adds	r2, r7, #4
 8001024:	4b6e      	ldr	r3, [pc, #440]	; (80011e0 <MX_ADC_Init+0x250>)
 8001026:	0011      	movs	r1, r2
 8001028:	0018      	movs	r0, r3
 800102a:	f001 fa07 	bl	800243c <HAL_ADC_ConfigChannel>
 800102e:	1e03      	subs	r3, r0, #0
 8001030:	d001      	beq.n	8001036 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8001032:	f000 fbf9 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2201      	movs	r2, #1
 800103a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800103c:	1d3a      	adds	r2, r7, #4
 800103e:	4b68      	ldr	r3, [pc, #416]	; (80011e0 <MX_ADC_Init+0x250>)
 8001040:	0011      	movs	r1, r2
 8001042:	0018      	movs	r0, r3
 8001044:	f001 f9fa 	bl	800243c <HAL_ADC_ConfigChannel>
 8001048:	1e03      	subs	r3, r0, #0
 800104a:	d001      	beq.n	8001050 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 800104c:	f000 fbec 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	2202      	movs	r2, #2
 8001054:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001056:	1d3a      	adds	r2, r7, #4
 8001058:	4b61      	ldr	r3, [pc, #388]	; (80011e0 <MX_ADC_Init+0x250>)
 800105a:	0011      	movs	r1, r2
 800105c:	0018      	movs	r0, r3
 800105e:	f001 f9ed 	bl	800243c <HAL_ADC_ConfigChannel>
 8001062:	1e03      	subs	r3, r0, #0
 8001064:	d001      	beq.n	800106a <MX_ADC_Init+0xda>
  {
    Error_Handler();
 8001066:	f000 fbdf 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800106a:	1d3b      	adds	r3, r7, #4
 800106c:	2203      	movs	r2, #3
 800106e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001070:	1d3a      	adds	r2, r7, #4
 8001072:	4b5b      	ldr	r3, [pc, #364]	; (80011e0 <MX_ADC_Init+0x250>)
 8001074:	0011      	movs	r1, r2
 8001076:	0018      	movs	r0, r3
 8001078:	f001 f9e0 	bl	800243c <HAL_ADC_ConfigChannel>
 800107c:	1e03      	subs	r3, r0, #0
 800107e:	d001      	beq.n	8001084 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
 8001080:	f000 fbd2 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	2205      	movs	r2, #5
 8001088:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800108a:	1d3a      	adds	r2, r7, #4
 800108c:	4b54      	ldr	r3, [pc, #336]	; (80011e0 <MX_ADC_Init+0x250>)
 800108e:	0011      	movs	r1, r2
 8001090:	0018      	movs	r0, r3
 8001092:	f001 f9d3 	bl	800243c <HAL_ADC_ConfigChannel>
 8001096:	1e03      	subs	r3, r0, #0
 8001098:	d001      	beq.n	800109e <MX_ADC_Init+0x10e>
  {
    Error_Handler();
 800109a:	f000 fbc5 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	2206      	movs	r2, #6
 80010a2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010a4:	1d3a      	adds	r2, r7, #4
 80010a6:	4b4e      	ldr	r3, [pc, #312]	; (80011e0 <MX_ADC_Init+0x250>)
 80010a8:	0011      	movs	r1, r2
 80010aa:	0018      	movs	r0, r3
 80010ac:	f001 f9c6 	bl	800243c <HAL_ADC_ConfigChannel>
 80010b0:	1e03      	subs	r3, r0, #0
 80010b2:	d001      	beq.n	80010b8 <MX_ADC_Init+0x128>
  {
    Error_Handler();
 80010b4:	f000 fbb8 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80010b8:	1d3b      	adds	r3, r7, #4
 80010ba:	2207      	movs	r2, #7
 80010bc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010be:	1d3a      	adds	r2, r7, #4
 80010c0:	4b47      	ldr	r3, [pc, #284]	; (80011e0 <MX_ADC_Init+0x250>)
 80010c2:	0011      	movs	r1, r2
 80010c4:	0018      	movs	r0, r3
 80010c6:	f001 f9b9 	bl	800243c <HAL_ADC_ConfigChannel>
 80010ca:	1e03      	subs	r3, r0, #0
 80010cc:	d001      	beq.n	80010d2 <MX_ADC_Init+0x142>
  {
    Error_Handler();
 80010ce:	f000 fbab 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	2208      	movs	r2, #8
 80010d6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010d8:	1d3a      	adds	r2, r7, #4
 80010da:	4b41      	ldr	r3, [pc, #260]	; (80011e0 <MX_ADC_Init+0x250>)
 80010dc:	0011      	movs	r1, r2
 80010de:	0018      	movs	r0, r3
 80010e0:	f001 f9ac 	bl	800243c <HAL_ADC_ConfigChannel>
 80010e4:	1e03      	subs	r3, r0, #0
 80010e6:	d001      	beq.n	80010ec <MX_ADC_Init+0x15c>
  {
    Error_Handler();
 80010e8:	f000 fb9e 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80010ec:	1d3b      	adds	r3, r7, #4
 80010ee:	2209      	movs	r2, #9
 80010f0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80010f2:	1d3a      	adds	r2, r7, #4
 80010f4:	4b3a      	ldr	r3, [pc, #232]	; (80011e0 <MX_ADC_Init+0x250>)
 80010f6:	0011      	movs	r1, r2
 80010f8:	0018      	movs	r0, r3
 80010fa:	f001 f99f 	bl	800243c <HAL_ADC_ConfigChannel>
 80010fe:	1e03      	subs	r3, r0, #0
 8001100:	d001      	beq.n	8001106 <MX_ADC_Init+0x176>
  {
    Error_Handler();
 8001102:	f000 fb91 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	220a      	movs	r2, #10
 800110a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800110c:	1d3a      	adds	r2, r7, #4
 800110e:	4b34      	ldr	r3, [pc, #208]	; (80011e0 <MX_ADC_Init+0x250>)
 8001110:	0011      	movs	r1, r2
 8001112:	0018      	movs	r0, r3
 8001114:	f001 f992 	bl	800243c <HAL_ADC_ConfigChannel>
 8001118:	1e03      	subs	r3, r0, #0
 800111a:	d001      	beq.n	8001120 <MX_ADC_Init+0x190>
  {
    Error_Handler();
 800111c:	f000 fb84 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001120:	1d3b      	adds	r3, r7, #4
 8001122:	220b      	movs	r2, #11
 8001124:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001126:	1d3a      	adds	r2, r7, #4
 8001128:	4b2d      	ldr	r3, [pc, #180]	; (80011e0 <MX_ADC_Init+0x250>)
 800112a:	0011      	movs	r1, r2
 800112c:	0018      	movs	r0, r3
 800112e:	f001 f985 	bl	800243c <HAL_ADC_ConfigChannel>
 8001132:	1e03      	subs	r3, r0, #0
 8001134:	d001      	beq.n	800113a <MX_ADC_Init+0x1aa>
  {
    Error_Handler();
 8001136:	f000 fb77 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	220c      	movs	r2, #12
 800113e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001140:	1d3a      	adds	r2, r7, #4
 8001142:	4b27      	ldr	r3, [pc, #156]	; (80011e0 <MX_ADC_Init+0x250>)
 8001144:	0011      	movs	r1, r2
 8001146:	0018      	movs	r0, r3
 8001148:	f001 f978 	bl	800243c <HAL_ADC_ConfigChannel>
 800114c:	1e03      	subs	r3, r0, #0
 800114e:	d001      	beq.n	8001154 <MX_ADC_Init+0x1c4>
  {
    Error_Handler();
 8001150:	f000 fb6a 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001154:	1d3b      	adds	r3, r7, #4
 8001156:	220d      	movs	r2, #13
 8001158:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800115a:	1d3a      	adds	r2, r7, #4
 800115c:	4b20      	ldr	r3, [pc, #128]	; (80011e0 <MX_ADC_Init+0x250>)
 800115e:	0011      	movs	r1, r2
 8001160:	0018      	movs	r0, r3
 8001162:	f001 f96b 	bl	800243c <HAL_ADC_ConfigChannel>
 8001166:	1e03      	subs	r3, r0, #0
 8001168:	d001      	beq.n	800116e <MX_ADC_Init+0x1de>
  {
    Error_Handler();
 800116a:	f000 fb5d 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800116e:	1d3b      	adds	r3, r7, #4
 8001170:	220e      	movs	r2, #14
 8001172:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001174:	1d3a      	adds	r2, r7, #4
 8001176:	4b1a      	ldr	r3, [pc, #104]	; (80011e0 <MX_ADC_Init+0x250>)
 8001178:	0011      	movs	r1, r2
 800117a:	0018      	movs	r0, r3
 800117c:	f001 f95e 	bl	800243c <HAL_ADC_ConfigChannel>
 8001180:	1e03      	subs	r3, r0, #0
 8001182:	d001      	beq.n	8001188 <MX_ADC_Init+0x1f8>
  {
    Error_Handler();
 8001184:	f000 fb50 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	220f      	movs	r2, #15
 800118c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800118e:	1d3a      	adds	r2, r7, #4
 8001190:	4b13      	ldr	r3, [pc, #76]	; (80011e0 <MX_ADC_Init+0x250>)
 8001192:	0011      	movs	r1, r2
 8001194:	0018      	movs	r0, r3
 8001196:	f001 f951 	bl	800243c <HAL_ADC_ConfigChannel>
 800119a:	1e03      	subs	r3, r0, #0
 800119c:	d001      	beq.n	80011a2 <MX_ADC_Init+0x212>
  {
    Error_Handler();
 800119e:	f000 fb43 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80011a2:	1d3b      	adds	r3, r7, #4
 80011a4:	2210      	movs	r2, #16
 80011a6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80011a8:	1d3a      	adds	r2, r7, #4
 80011aa:	4b0d      	ldr	r3, [pc, #52]	; (80011e0 <MX_ADC_Init+0x250>)
 80011ac:	0011      	movs	r1, r2
 80011ae:	0018      	movs	r0, r3
 80011b0:	f001 f944 	bl	800243c <HAL_ADC_ConfigChannel>
 80011b4:	1e03      	subs	r3, r0, #0
 80011b6:	d001      	beq.n	80011bc <MX_ADC_Init+0x22c>
  {
    Error_Handler();
 80011b8:	f000 fb36 	bl	8001828 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	2211      	movs	r2, #17
 80011c0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80011c2:	1d3a      	adds	r2, r7, #4
 80011c4:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <MX_ADC_Init+0x250>)
 80011c6:	0011      	movs	r1, r2
 80011c8:	0018      	movs	r0, r3
 80011ca:	f001 f937 	bl	800243c <HAL_ADC_ConfigChannel>
 80011ce:	1e03      	subs	r3, r0, #0
 80011d0:	d001      	beq.n	80011d6 <MX_ADC_Init+0x246>
  {
    Error_Handler();
 80011d2:	f000 fb29 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80011d6:	46c0      	nop			; (mov r8, r8)
 80011d8:	46bd      	mov	sp, r7
 80011da:	b004      	add	sp, #16
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	200000b4 	.word	0x200000b4
 80011e4:	40012400 	.word	0x40012400

080011e8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */
  step = 0;
 80011ee:	4b14      	ldr	r3, [pc, #80]	; (8001240 <MX_DAC1_Init+0x58>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80011f4:	003b      	movs	r3, r7
 80011f6:	0018      	movs	r0, r3
 80011f8:	2308      	movs	r3, #8
 80011fa:	001a      	movs	r2, r3
 80011fc:	2100      	movs	r1, #0
 80011fe:	f006 faec 	bl	80077da <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC;
 8001202:	4b10      	ldr	r3, [pc, #64]	; (8001244 <MX_DAC1_Init+0x5c>)
 8001204:	4a10      	ldr	r2, [pc, #64]	; (8001248 <MX_DAC1_Init+0x60>)
 8001206:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001208:	4b0e      	ldr	r3, [pc, #56]	; (8001244 <MX_DAC1_Init+0x5c>)
 800120a:	0018      	movs	r0, r3
 800120c:	f001 fc0a 	bl	8002a24 <HAL_DAC_Init>
 8001210:	1e03      	subs	r3, r0, #0
 8001212:	d001      	beq.n	8001218 <MX_DAC1_Init+0x30>
  {
    Error_Handler();
 8001214:	f000 fb08 	bl	8001828 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001218:	003b      	movs	r3, r7
 800121a:	2200      	movs	r2, #0
 800121c:	601a      	str	r2, [r3, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800121e:	003b      	movs	r3, r7
 8001220:	2200      	movs	r2, #0
 8001222:	605a      	str	r2, [r3, #4]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001224:	0039      	movs	r1, r7
 8001226:	4b07      	ldr	r3, [pc, #28]	; (8001244 <MX_DAC1_Init+0x5c>)
 8001228:	2200      	movs	r2, #0
 800122a:	0018      	movs	r0, r3
 800122c:	f001 fc1d 	bl	8002a6a <HAL_DAC_ConfigChannel>
 8001230:	1e03      	subs	r3, r0, #0
 8001232:	d001      	beq.n	8001238 <MX_DAC1_Init+0x50>
  {
    Error_Handler();
 8001234:	f000 faf8 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001238:	46c0      	nop			; (mov r8, r8)
 800123a:	46bd      	mov	sp, r7
 800123c:	b002      	add	sp, #8
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000402 	.word	0x20000402
 8001244:	20000138 	.word	0x20000138
 8001248:	40007400 	.word	0x40007400

0800124c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001250:	4b1b      	ldr	r3, [pc, #108]	; (80012c0 <MX_I2C1_Init+0x74>)
 8001252:	4a1c      	ldr	r2, [pc, #112]	; (80012c4 <MX_I2C1_Init+0x78>)
 8001254:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001256:	4b1a      	ldr	r3, [pc, #104]	; (80012c0 <MX_I2C1_Init+0x74>)
 8001258:	4a1b      	ldr	r2, [pc, #108]	; (80012c8 <MX_I2C1_Init+0x7c>)
 800125a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800125c:	4b18      	ldr	r3, [pc, #96]	; (80012c0 <MX_I2C1_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001262:	4b17      	ldr	r3, [pc, #92]	; (80012c0 <MX_I2C1_Init+0x74>)
 8001264:	2201      	movs	r2, #1
 8001266:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001268:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <MX_I2C1_Init+0x74>)
 800126a:	2200      	movs	r2, #0
 800126c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800126e:	4b14      	ldr	r3, [pc, #80]	; (80012c0 <MX_I2C1_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001274:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <MX_I2C1_Init+0x74>)
 8001276:	2200      	movs	r2, #0
 8001278:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800127a:	4b11      	ldr	r3, [pc, #68]	; (80012c0 <MX_I2C1_Init+0x74>)
 800127c:	2200      	movs	r2, #0
 800127e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001280:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <MX_I2C1_Init+0x74>)
 8001282:	2200      	movs	r2, #0
 8001284:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001286:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <MX_I2C1_Init+0x74>)
 8001288:	0018      	movs	r0, r3
 800128a:	f002 f825 	bl	80032d8 <HAL_I2C_Init>
 800128e:	1e03      	subs	r3, r0, #0
 8001290:	d001      	beq.n	8001296 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001292:	f000 fac9 	bl	8001828 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001296:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <MX_I2C1_Init+0x74>)
 8001298:	2100      	movs	r1, #0
 800129a:	0018      	movs	r0, r3
 800129c:	f002 fcba 	bl	8003c14 <HAL_I2CEx_ConfigAnalogFilter>
 80012a0:	1e03      	subs	r3, r0, #0
 80012a2:	d001      	beq.n	80012a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80012a4:	f000 fac0 	bl	8001828 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80012a8:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <MX_I2C1_Init+0x74>)
 80012aa:	2100      	movs	r1, #0
 80012ac:	0018      	movs	r0, r3
 80012ae:	f002 fcfd 	bl	8003cac <HAL_I2CEx_ConfigDigitalFilter>
 80012b2:	1e03      	subs	r3, r0, #0
 80012b4:	d001      	beq.n	80012ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80012b6:	f000 fab7 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	2000014c 	.word	0x2000014c
 80012c4:	40005400 	.word	0x40005400
 80012c8:	2000090e 	.word	0x2000090e

080012cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012d0:	4b1c      	ldr	r3, [pc, #112]	; (8001344 <MX_SPI1_Init+0x78>)
 80012d2:	4a1d      	ldr	r2, [pc, #116]	; (8001348 <MX_SPI1_Init+0x7c>)
 80012d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012d6:	4b1b      	ldr	r3, [pc, #108]	; (8001344 <MX_SPI1_Init+0x78>)
 80012d8:	2282      	movs	r2, #130	; 0x82
 80012da:	0052      	lsls	r2, r2, #1
 80012dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80012de:	4b19      	ldr	r3, [pc, #100]	; (8001344 <MX_SPI1_Init+0x78>)
 80012e0:	2280      	movs	r2, #128	; 0x80
 80012e2:	00d2      	lsls	r2, r2, #3
 80012e4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80012e6:	4b17      	ldr	r3, [pc, #92]	; (8001344 <MX_SPI1_Init+0x78>)
 80012e8:	22f0      	movs	r2, #240	; 0xf0
 80012ea:	0112      	lsls	r2, r2, #4
 80012ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012ee:	4b15      	ldr	r3, [pc, #84]	; (8001344 <MX_SPI1_Init+0x78>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012f4:	4b13      	ldr	r3, [pc, #76]	; (8001344 <MX_SPI1_Init+0x78>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012fa:	4b12      	ldr	r3, [pc, #72]	; (8001344 <MX_SPI1_Init+0x78>)
 80012fc:	2280      	movs	r2, #128	; 0x80
 80012fe:	0092      	lsls	r2, r2, #2
 8001300:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001302:	4b10      	ldr	r3, [pc, #64]	; (8001344 <MX_SPI1_Init+0x78>)
 8001304:	2230      	movs	r2, #48	; 0x30
 8001306:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001308:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <MX_SPI1_Init+0x78>)
 800130a:	2200      	movs	r2, #0
 800130c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800130e:	4b0d      	ldr	r3, [pc, #52]	; (8001344 <MX_SPI1_Init+0x78>)
 8001310:	2200      	movs	r2, #0
 8001312:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001314:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <MX_SPI1_Init+0x78>)
 8001316:	2200      	movs	r2, #0
 8001318:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800131a:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <MX_SPI1_Init+0x78>)
 800131c:	2207      	movs	r2, #7
 800131e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001320:	4b08      	ldr	r3, [pc, #32]	; (8001344 <MX_SPI1_Init+0x78>)
 8001322:	2200      	movs	r2, #0
 8001324:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001326:	4b07      	ldr	r3, [pc, #28]	; (8001344 <MX_SPI1_Init+0x78>)
 8001328:	2208      	movs	r2, #8
 800132a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800132c:	4b05      	ldr	r3, [pc, #20]	; (8001344 <MX_SPI1_Init+0x78>)
 800132e:	0018      	movs	r0, r3
 8001330:	f003 fa86 	bl	8004840 <HAL_SPI_Init>
 8001334:	1e03      	subs	r3, r0, #0
 8001336:	d001      	beq.n	800133c <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001338:	f000 fa76 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800133c:	46c0      	nop			; (mov r8, r8)
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	46c0      	nop			; (mov r8, r8)
 8001344:	20000198 	.word	0x20000198
 8001348:	40013000 	.word	0x40013000

0800134c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001350:	4b1c      	ldr	r3, [pc, #112]	; (80013c4 <MX_SPI2_Init+0x78>)
 8001352:	4a1d      	ldr	r2, [pc, #116]	; (80013c8 <MX_SPI2_Init+0x7c>)
 8001354:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001356:	4b1b      	ldr	r3, [pc, #108]	; (80013c4 <MX_SPI2_Init+0x78>)
 8001358:	2282      	movs	r2, #130	; 0x82
 800135a:	0052      	lsls	r2, r2, #1
 800135c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800135e:	4b19      	ldr	r3, [pc, #100]	; (80013c4 <MX_SPI2_Init+0x78>)
 8001360:	2280      	movs	r2, #128	; 0x80
 8001362:	00d2      	lsls	r2, r2, #3
 8001364:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8001366:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <MX_SPI2_Init+0x78>)
 8001368:	22f0      	movs	r2, #240	; 0xf0
 800136a:	0112      	lsls	r2, r2, #4
 800136c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800136e:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <MX_SPI2_Init+0x78>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001374:	4b13      	ldr	r3, [pc, #76]	; (80013c4 <MX_SPI2_Init+0x78>)
 8001376:	2200      	movs	r2, #0
 8001378:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800137a:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <MX_SPI2_Init+0x78>)
 800137c:	2280      	movs	r2, #128	; 0x80
 800137e:	0092      	lsls	r2, r2, #2
 8001380:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001382:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <MX_SPI2_Init+0x78>)
 8001384:	2230      	movs	r2, #48	; 0x30
 8001386:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001388:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <MX_SPI2_Init+0x78>)
 800138a:	2200      	movs	r2, #0
 800138c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800138e:	4b0d      	ldr	r3, [pc, #52]	; (80013c4 <MX_SPI2_Init+0x78>)
 8001390:	2200      	movs	r2, #0
 8001392:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001394:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <MX_SPI2_Init+0x78>)
 8001396:	2200      	movs	r2, #0
 8001398:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800139a:	4b0a      	ldr	r3, [pc, #40]	; (80013c4 <MX_SPI2_Init+0x78>)
 800139c:	2207      	movs	r2, #7
 800139e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013a0:	4b08      	ldr	r3, [pc, #32]	; (80013c4 <MX_SPI2_Init+0x78>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80013a6:	4b07      	ldr	r3, [pc, #28]	; (80013c4 <MX_SPI2_Init+0x78>)
 80013a8:	2208      	movs	r2, #8
 80013aa:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013ac:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <MX_SPI2_Init+0x78>)
 80013ae:	0018      	movs	r0, r3
 80013b0:	f003 fa46 	bl	8004840 <HAL_SPI_Init>
 80013b4:	1e03      	subs	r3, r0, #0
 80013b6:	d001      	beq.n	80013bc <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 80013b8:	f000 fa36 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80013bc:	46c0      	nop			; (mov r8, r8)
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	46c0      	nop			; (mov r8, r8)
 80013c4:	200001fc 	.word	0x200001fc
 80013c8:	40003800 	.word	0x40003800

080013cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b096      	sub	sp, #88	; 0x58
 80013d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013d2:	2348      	movs	r3, #72	; 0x48
 80013d4:	18fb      	adds	r3, r7, r3
 80013d6:	0018      	movs	r0, r3
 80013d8:	2310      	movs	r3, #16
 80013da:	001a      	movs	r2, r3
 80013dc:	2100      	movs	r1, #0
 80013de:	f006 f9fc 	bl	80077da <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e2:	2340      	movs	r3, #64	; 0x40
 80013e4:	18fb      	adds	r3, r7, r3
 80013e6:	0018      	movs	r0, r3
 80013e8:	2308      	movs	r3, #8
 80013ea:	001a      	movs	r2, r3
 80013ec:	2100      	movs	r1, #0
 80013ee:	f006 f9f4 	bl	80077da <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013f2:	2324      	movs	r3, #36	; 0x24
 80013f4:	18fb      	adds	r3, r7, r3
 80013f6:	0018      	movs	r0, r3
 80013f8:	231c      	movs	r3, #28
 80013fa:	001a      	movs	r2, r3
 80013fc:	2100      	movs	r1, #0
 80013fe:	f006 f9ec 	bl	80077da <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	0018      	movs	r0, r3
 8001406:	2320      	movs	r3, #32
 8001408:	001a      	movs	r2, r3
 800140a:	2100      	movs	r1, #0
 800140c:	f006 f9e5 	bl	80077da <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001410:	4b46      	ldr	r3, [pc, #280]	; (800152c <MX_TIM1_Init+0x160>)
 8001412:	4a47      	ldr	r2, [pc, #284]	; (8001530 <MX_TIM1_Init+0x164>)
 8001414:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100 - 1;
 8001416:	4b45      	ldr	r3, [pc, #276]	; (800152c <MX_TIM1_Init+0x160>)
 8001418:	2263      	movs	r2, #99	; 0x63
 800141a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800141c:	4b43      	ldr	r3, [pc, #268]	; (800152c <MX_TIM1_Init+0x160>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 48000 - 1;
 8001422:	4b42      	ldr	r3, [pc, #264]	; (800152c <MX_TIM1_Init+0x160>)
 8001424:	4a43      	ldr	r2, [pc, #268]	; (8001534 <MX_TIM1_Init+0x168>)
 8001426:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001428:	4b40      	ldr	r3, [pc, #256]	; (800152c <MX_TIM1_Init+0x160>)
 800142a:	2200      	movs	r2, #0
 800142c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800142e:	4b3f      	ldr	r3, [pc, #252]	; (800152c <MX_TIM1_Init+0x160>)
 8001430:	2200      	movs	r2, #0
 8001432:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001434:	4b3d      	ldr	r3, [pc, #244]	; (800152c <MX_TIM1_Init+0x160>)
 8001436:	2280      	movs	r2, #128	; 0x80
 8001438:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800143a:	4b3c      	ldr	r3, [pc, #240]	; (800152c <MX_TIM1_Init+0x160>)
 800143c:	0018      	movs	r0, r3
 800143e:	f003 fd85 	bl	8004f4c <HAL_TIM_Base_Init>
 8001442:	1e03      	subs	r3, r0, #0
 8001444:	d001      	beq.n	800144a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001446:	f000 f9ef 	bl	8001828 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800144a:	2148      	movs	r1, #72	; 0x48
 800144c:	187b      	adds	r3, r7, r1
 800144e:	2280      	movs	r2, #128	; 0x80
 8001450:	0152      	lsls	r2, r2, #5
 8001452:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001454:	187a      	adds	r2, r7, r1
 8001456:	4b35      	ldr	r3, [pc, #212]	; (800152c <MX_TIM1_Init+0x160>)
 8001458:	0011      	movs	r1, r2
 800145a:	0018      	movs	r0, r3
 800145c:	f004 f9be 	bl	80057dc <HAL_TIM_ConfigClockSource>
 8001460:	1e03      	subs	r3, r0, #0
 8001462:	d001      	beq.n	8001468 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001464:	f000 f9e0 	bl	8001828 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001468:	4b30      	ldr	r3, [pc, #192]	; (800152c <MX_TIM1_Init+0x160>)
 800146a:	0018      	movs	r0, r3
 800146c:	f003 ff82 	bl	8005374 <HAL_TIM_PWM_Init>
 8001470:	1e03      	subs	r3, r0, #0
 8001472:	d001      	beq.n	8001478 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8001474:	f000 f9d8 	bl	8001828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001478:	2140      	movs	r1, #64	; 0x40
 800147a:	187b      	adds	r3, r7, r1
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001480:	187b      	adds	r3, r7, r1
 8001482:	2200      	movs	r2, #0
 8001484:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001486:	187a      	adds	r2, r7, r1
 8001488:	4b28      	ldr	r3, [pc, #160]	; (800152c <MX_TIM1_Init+0x160>)
 800148a:	0011      	movs	r1, r2
 800148c:	0018      	movs	r0, r3
 800148e:	f004 fdd3 	bl	8006038 <HAL_TIMEx_MasterConfigSynchronization>
 8001492:	1e03      	subs	r3, r0, #0
 8001494:	d001      	beq.n	800149a <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8001496:	f000 f9c7 	bl	8001828 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800149a:	2124      	movs	r1, #36	; 0x24
 800149c:	187b      	adds	r3, r7, r1
 800149e:	2260      	movs	r2, #96	; 0x60
 80014a0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 480 -1;
 80014a2:	187b      	adds	r3, r7, r1
 80014a4:	22e0      	movs	r2, #224	; 0xe0
 80014a6:	32ff      	adds	r2, #255	; 0xff
 80014a8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014aa:	187b      	adds	r3, r7, r1
 80014ac:	2200      	movs	r2, #0
 80014ae:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014b0:	187b      	adds	r3, r7, r1
 80014b2:	2200      	movs	r2, #0
 80014b4:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014b6:	187b      	adds	r3, r7, r1
 80014b8:	2200      	movs	r2, #0
 80014ba:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014bc:	187b      	adds	r3, r7, r1
 80014be:	2200      	movs	r2, #0
 80014c0:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014c2:	187b      	adds	r3, r7, r1
 80014c4:	2200      	movs	r2, #0
 80014c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014c8:	1879      	adds	r1, r7, r1
 80014ca:	4b18      	ldr	r3, [pc, #96]	; (800152c <MX_TIM1_Init+0x160>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	0018      	movs	r0, r3
 80014d0:	f004 f8be 	bl	8005650 <HAL_TIM_PWM_ConfigChannel>
 80014d4:	1e03      	subs	r3, r0, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80014d8:	f000 f9a6 	bl	8001828 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014dc:	1d3b      	adds	r3, r7, #4
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	2200      	movs	r2, #0
 80014e6:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014e8:	1d3b      	adds	r3, r7, #4
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014ee:	1d3b      	adds	r3, r7, #4
 80014f0:	2200      	movs	r2, #0
 80014f2:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014f4:	1d3b      	adds	r3, r7, #4
 80014f6:	2200      	movs	r2, #0
 80014f8:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014fa:	1d3b      	adds	r3, r7, #4
 80014fc:	2280      	movs	r2, #128	; 0x80
 80014fe:	0192      	lsls	r2, r2, #6
 8001500:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001502:	1d3b      	adds	r3, r7, #4
 8001504:	2200      	movs	r2, #0
 8001506:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001508:	1d3a      	adds	r2, r7, #4
 800150a:	4b08      	ldr	r3, [pc, #32]	; (800152c <MX_TIM1_Init+0x160>)
 800150c:	0011      	movs	r1, r2
 800150e:	0018      	movs	r0, r3
 8001510:	f004 fdf0 	bl	80060f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001514:	1e03      	subs	r3, r0, #0
 8001516:	d001      	beq.n	800151c <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 8001518:	f000 f986 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800151c:	4b03      	ldr	r3, [pc, #12]	; (800152c <MX_TIM1_Init+0x160>)
 800151e:	0018      	movs	r0, r3
 8001520:	f000 fbc2 	bl	8001ca8 <HAL_TIM_MspPostInit>

}
 8001524:	46c0      	nop			; (mov r8, r8)
 8001526:	46bd      	mov	sp, r7
 8001528:	b016      	add	sp, #88	; 0x58
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20000260 	.word	0x20000260
 8001530:	40012c00 	.word	0x40012c00
 8001534:	0000bb7f 	.word	0x0000bb7f

08001538 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08e      	sub	sp, #56	; 0x38
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800153e:	2328      	movs	r3, #40	; 0x28
 8001540:	18fb      	adds	r3, r7, r3
 8001542:	0018      	movs	r0, r3
 8001544:	2310      	movs	r3, #16
 8001546:	001a      	movs	r2, r3
 8001548:	2100      	movs	r1, #0
 800154a:	f006 f946 	bl	80077da <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800154e:	2320      	movs	r3, #32
 8001550:	18fb      	adds	r3, r7, r3
 8001552:	0018      	movs	r0, r3
 8001554:	2308      	movs	r3, #8
 8001556:	001a      	movs	r2, r3
 8001558:	2100      	movs	r1, #0
 800155a:	f006 f93e 	bl	80077da <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	0018      	movs	r0, r3
 8001562:	231c      	movs	r3, #28
 8001564:	001a      	movs	r2, r3
 8001566:	2100      	movs	r1, #0
 8001568:	f006 f937 	bl	80077da <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800156c:	4b30      	ldr	r3, [pc, #192]	; (8001630 <MX_TIM2_Init+0xf8>)
 800156e:	2280      	movs	r2, #128	; 0x80
 8001570:	05d2      	lsls	r2, r2, #23
 8001572:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000 - 1;
 8001574:	4b2e      	ldr	r3, [pc, #184]	; (8001630 <MX_TIM2_Init+0xf8>)
 8001576:	4a2f      	ldr	r2, [pc, #188]	; (8001634 <MX_TIM2_Init+0xfc>)
 8001578:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157a:	4b2d      	ldr	r3, [pc, #180]	; (8001630 <MX_TIM2_Init+0xf8>)
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 300 - 1;
 8001580:	4b2b      	ldr	r3, [pc, #172]	; (8001630 <MX_TIM2_Init+0xf8>)
 8001582:	222c      	movs	r2, #44	; 0x2c
 8001584:	32ff      	adds	r2, #255	; 0xff
 8001586:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001588:	4b29      	ldr	r3, [pc, #164]	; (8001630 <MX_TIM2_Init+0xf8>)
 800158a:	2200      	movs	r2, #0
 800158c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800158e:	4b28      	ldr	r3, [pc, #160]	; (8001630 <MX_TIM2_Init+0xf8>)
 8001590:	2280      	movs	r2, #128	; 0x80
 8001592:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001594:	4b26      	ldr	r3, [pc, #152]	; (8001630 <MX_TIM2_Init+0xf8>)
 8001596:	0018      	movs	r0, r3
 8001598:	f003 fcd8 	bl	8004f4c <HAL_TIM_Base_Init>
 800159c:	1e03      	subs	r3, r0, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 80015a0:	f000 f942 	bl	8001828 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a4:	2128      	movs	r1, #40	; 0x28
 80015a6:	187b      	adds	r3, r7, r1
 80015a8:	2280      	movs	r2, #128	; 0x80
 80015aa:	0152      	lsls	r2, r2, #5
 80015ac:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015ae:	187a      	adds	r2, r7, r1
 80015b0:	4b1f      	ldr	r3, [pc, #124]	; (8001630 <MX_TIM2_Init+0xf8>)
 80015b2:	0011      	movs	r1, r2
 80015b4:	0018      	movs	r0, r3
 80015b6:	f004 f911 	bl	80057dc <HAL_TIM_ConfigClockSource>
 80015ba:	1e03      	subs	r3, r0, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80015be:	f000 f933 	bl	8001828 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015c2:	4b1b      	ldr	r3, [pc, #108]	; (8001630 <MX_TIM2_Init+0xf8>)
 80015c4:	0018      	movs	r0, r3
 80015c6:	f003 fed5 	bl	8005374 <HAL_TIM_PWM_Init>
 80015ca:	1e03      	subs	r3, r0, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80015ce:	f000 f92b 	bl	8001828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d2:	2120      	movs	r1, #32
 80015d4:	187b      	adds	r3, r7, r1
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015da:	187b      	adds	r3, r7, r1
 80015dc:	2200      	movs	r2, #0
 80015de:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015e0:	187a      	adds	r2, r7, r1
 80015e2:	4b13      	ldr	r3, [pc, #76]	; (8001630 <MX_TIM2_Init+0xf8>)
 80015e4:	0011      	movs	r1, r2
 80015e6:	0018      	movs	r0, r3
 80015e8:	f004 fd26 	bl	8006038 <HAL_TIMEx_MasterConfigSynchronization>
 80015ec:	1e03      	subs	r3, r0, #0
 80015ee:	d001      	beq.n	80015f4 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80015f0:	f000 f91a 	bl	8001828 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f4:	1d3b      	adds	r3, r7, #4
 80015f6:	2260      	movs	r2, #96	; 0x60
 80015f8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 30 - 1;
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	221d      	movs	r2, #29
 80015fe:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001600:	1d3b      	adds	r3, r7, #4
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001606:	1d3b      	adds	r3, r7, #4
 8001608:	2200      	movs	r2, #0
 800160a:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800160c:	1d39      	adds	r1, r7, #4
 800160e:	4b08      	ldr	r3, [pc, #32]	; (8001630 <MX_TIM2_Init+0xf8>)
 8001610:	220c      	movs	r2, #12
 8001612:	0018      	movs	r0, r3
 8001614:	f004 f81c 	bl	8005650 <HAL_TIM_PWM_ConfigChannel>
 8001618:	1e03      	subs	r3, r0, #0
 800161a:	d001      	beq.n	8001620 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 800161c:	f000 f904 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001620:	4b03      	ldr	r3, [pc, #12]	; (8001630 <MX_TIM2_Init+0xf8>)
 8001622:	0018      	movs	r0, r3
 8001624:	f000 fb40 	bl	8001ca8 <HAL_TIM_MspPostInit>

}
 8001628:	46c0      	nop			; (mov r8, r8)
 800162a:	46bd      	mov	sp, r7
 800162c:	b00e      	add	sp, #56	; 0x38
 800162e:	bd80      	pop	{r7, pc}
 8001630:	200002a8 	.word	0x200002a8
 8001634:	000003e7 	.word	0x000003e7

08001638 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */
  erpa_seq = 0;
 800163c:	4b19      	ldr	r3, [pc, #100]	; (80016a4 <MX_USART1_UART_Init+0x6c>)
 800163e:	2200      	movs	r2, #0
 8001640:	801a      	strh	r2, [r3, #0]
  pmt_seq = 0;
 8001642:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <MX_USART1_UART_Init+0x70>)
 8001644:	2200      	movs	r2, #0
 8001646:	801a      	strh	r2, [r3, #0]
  hk_seq = 0;
 8001648:	4b18      	ldr	r3, [pc, #96]	; (80016ac <MX_USART1_UART_Init+0x74>)
 800164a:	2200      	movs	r2, #0
 800164c:	801a      	strh	r2, [r3, #0]
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800164e:	4b18      	ldr	r3, [pc, #96]	; (80016b0 <MX_USART1_UART_Init+0x78>)
 8001650:	4a18      	ldr	r2, [pc, #96]	; (80016b4 <MX_USART1_UART_Init+0x7c>)
 8001652:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8001654:	4b16      	ldr	r3, [pc, #88]	; (80016b0 <MX_USART1_UART_Init+0x78>)
 8001656:	22e1      	movs	r2, #225	; 0xe1
 8001658:	0212      	lsls	r2, r2, #8
 800165a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800165c:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <MX_USART1_UART_Init+0x78>)
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001662:	4b13      	ldr	r3, [pc, #76]	; (80016b0 <MX_USART1_UART_Init+0x78>)
 8001664:	2200      	movs	r2, #0
 8001666:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001668:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <MX_USART1_UART_Init+0x78>)
 800166a:	2200      	movs	r2, #0
 800166c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800166e:	4b10      	ldr	r3, [pc, #64]	; (80016b0 <MX_USART1_UART_Init+0x78>)
 8001670:	220c      	movs	r2, #12
 8001672:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001674:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <MX_USART1_UART_Init+0x78>)
 8001676:	2200      	movs	r2, #0
 8001678:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800167a:	4b0d      	ldr	r3, [pc, #52]	; (80016b0 <MX_USART1_UART_Init+0x78>)
 800167c:	2200      	movs	r2, #0
 800167e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001680:	4b0b      	ldr	r3, [pc, #44]	; (80016b0 <MX_USART1_UART_Init+0x78>)
 8001682:	2200      	movs	r2, #0
 8001684:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001686:	4b0a      	ldr	r3, [pc, #40]	; (80016b0 <MX_USART1_UART_Init+0x78>)
 8001688:	2200      	movs	r2, #0
 800168a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800168c:	4b08      	ldr	r3, [pc, #32]	; (80016b0 <MX_USART1_UART_Init+0x78>)
 800168e:	0018      	movs	r0, r3
 8001690:	f004 fd9e 	bl	80061d0 <HAL_UART_Init>
 8001694:	1e03      	subs	r3, r0, #0
 8001696:	d001      	beq.n	800169c <MX_USART1_UART_Init+0x64>
  {
    Error_Handler();
 8001698:	f000 f8c6 	bl	8001828 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800169c:	46c0      	nop			; (mov r8, r8)
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	46c0      	nop			; (mov r8, r8)
 80016a4:	20000414 	.word	0x20000414
 80016a8:	20000416 	.word	0x20000416
 80016ac:	20000418 	.word	0x20000418
 80016b0:	200002f0 	.word	0x200002f0
 80016b4:	40013800 	.word	0x40013800

080016b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016be:	4b0c      	ldr	r3, [pc, #48]	; (80016f0 <MX_DMA_Init+0x38>)
 80016c0:	695a      	ldr	r2, [r3, #20]
 80016c2:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <MX_DMA_Init+0x38>)
 80016c4:	2101      	movs	r1, #1
 80016c6:	430a      	orrs	r2, r1
 80016c8:	615a      	str	r2, [r3, #20]
 80016ca:	4b09      	ldr	r3, [pc, #36]	; (80016f0 <MX_DMA_Init+0x38>)
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	2201      	movs	r2, #1
 80016d0:	4013      	ands	r3, r2
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	2100      	movs	r1, #0
 80016da:	2009      	movs	r0, #9
 80016dc:	f001 f970 	bl	80029c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80016e0:	2009      	movs	r0, #9
 80016e2:	f001 f982 	bl	80029ea <HAL_NVIC_EnableIRQ>

}
 80016e6:	46c0      	nop			; (mov r8, r8)
 80016e8:	46bd      	mov	sp, r7
 80016ea:	b002      	add	sp, #8
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	46c0      	nop			; (mov r8, r8)
 80016f0:	40021000 	.word	0x40021000

080016f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016f4:	b590      	push	{r4, r7, lr}
 80016f6:	b08b      	sub	sp, #44	; 0x2c
 80016f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fa:	2414      	movs	r4, #20
 80016fc:	193b      	adds	r3, r7, r4
 80016fe:	0018      	movs	r0, r3
 8001700:	2314      	movs	r3, #20
 8001702:	001a      	movs	r2, r3
 8001704:	2100      	movs	r1, #0
 8001706:	f006 f868 	bl	80077da <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800170a:	4b43      	ldr	r3, [pc, #268]	; (8001818 <MX_GPIO_Init+0x124>)
 800170c:	695a      	ldr	r2, [r3, #20]
 800170e:	4b42      	ldr	r3, [pc, #264]	; (8001818 <MX_GPIO_Init+0x124>)
 8001710:	2180      	movs	r1, #128	; 0x80
 8001712:	0309      	lsls	r1, r1, #12
 8001714:	430a      	orrs	r2, r1
 8001716:	615a      	str	r2, [r3, #20]
 8001718:	4b3f      	ldr	r3, [pc, #252]	; (8001818 <MX_GPIO_Init+0x124>)
 800171a:	695a      	ldr	r2, [r3, #20]
 800171c:	2380      	movs	r3, #128	; 0x80
 800171e:	031b      	lsls	r3, r3, #12
 8001720:	4013      	ands	r3, r2
 8001722:	613b      	str	r3, [r7, #16]
 8001724:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001726:	4b3c      	ldr	r3, [pc, #240]	; (8001818 <MX_GPIO_Init+0x124>)
 8001728:	695a      	ldr	r2, [r3, #20]
 800172a:	4b3b      	ldr	r3, [pc, #236]	; (8001818 <MX_GPIO_Init+0x124>)
 800172c:	2180      	movs	r1, #128	; 0x80
 800172e:	03c9      	lsls	r1, r1, #15
 8001730:	430a      	orrs	r2, r1
 8001732:	615a      	str	r2, [r3, #20]
 8001734:	4b38      	ldr	r3, [pc, #224]	; (8001818 <MX_GPIO_Init+0x124>)
 8001736:	695a      	ldr	r2, [r3, #20]
 8001738:	2380      	movs	r3, #128	; 0x80
 800173a:	03db      	lsls	r3, r3, #15
 800173c:	4013      	ands	r3, r2
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001742:	4b35      	ldr	r3, [pc, #212]	; (8001818 <MX_GPIO_Init+0x124>)
 8001744:	695a      	ldr	r2, [r3, #20]
 8001746:	4b34      	ldr	r3, [pc, #208]	; (8001818 <MX_GPIO_Init+0x124>)
 8001748:	2180      	movs	r1, #128	; 0x80
 800174a:	0289      	lsls	r1, r1, #10
 800174c:	430a      	orrs	r2, r1
 800174e:	615a      	str	r2, [r3, #20]
 8001750:	4b31      	ldr	r3, [pc, #196]	; (8001818 <MX_GPIO_Init+0x124>)
 8001752:	695a      	ldr	r2, [r3, #20]
 8001754:	2380      	movs	r3, #128	; 0x80
 8001756:	029b      	lsls	r3, r3, #10
 8001758:	4013      	ands	r3, r2
 800175a:	60bb      	str	r3, [r7, #8]
 800175c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800175e:	4b2e      	ldr	r3, [pc, #184]	; (8001818 <MX_GPIO_Init+0x124>)
 8001760:	695a      	ldr	r2, [r3, #20]
 8001762:	4b2d      	ldr	r3, [pc, #180]	; (8001818 <MX_GPIO_Init+0x124>)
 8001764:	2180      	movs	r1, #128	; 0x80
 8001766:	02c9      	lsls	r1, r1, #11
 8001768:	430a      	orrs	r2, r1
 800176a:	615a      	str	r2, [r3, #20]
 800176c:	4b2a      	ldr	r3, [pc, #168]	; (8001818 <MX_GPIO_Init+0x124>)
 800176e:	695a      	ldr	r2, [r3, #20]
 8001770:	2380      	movs	r3, #128	; 0x80
 8001772:	02db      	lsls	r3, r3, #11
 8001774:	4013      	ands	r3, r2
 8001776:	607b      	str	r3, [r7, #4]
 8001778:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800177a:	239f      	movs	r3, #159	; 0x9f
 800177c:	019b      	lsls	r3, r3, #6
 800177e:	4827      	ldr	r0, [pc, #156]	; (800181c <MX_GPIO_Init+0x128>)
 8001780:	2200      	movs	r2, #0
 8001782:	0019      	movs	r1, r3
 8001784:	f001 fd8b 	bl	800329e <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001788:	4b25      	ldr	r3, [pc, #148]	; (8001820 <MX_GPIO_Init+0x12c>)
 800178a:	2200      	movs	r2, #0
 800178c:	21c0      	movs	r1, #192	; 0xc0
 800178e:	0018      	movs	r0, r3
 8001790:	f001 fd85 	bl	800329e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001794:	4b23      	ldr	r3, [pc, #140]	; (8001824 <MX_GPIO_Init+0x130>)
 8001796:	2200      	movs	r2, #0
 8001798:	2160      	movs	r1, #96	; 0x60
 800179a:	0018      	movs	r0, r3
 800179c:	f001 fd7f 	bl	800329e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC6 PC7 PC8
                           PC9 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80017a0:	193b      	adds	r3, r7, r4
 80017a2:	229f      	movs	r2, #159	; 0x9f
 80017a4:	0192      	lsls	r2, r2, #6
 80017a6:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a8:	193b      	adds	r3, r7, r4
 80017aa:	2201      	movs	r2, #1
 80017ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ae:	193b      	adds	r3, r7, r4
 80017b0:	2200      	movs	r2, #0
 80017b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b4:	193b      	adds	r3, r7, r4
 80017b6:	2200      	movs	r2, #0
 80017b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ba:	193b      	adds	r3, r7, r4
 80017bc:	4a17      	ldr	r2, [pc, #92]	; (800181c <MX_GPIO_Init+0x128>)
 80017be:	0019      	movs	r1, r3
 80017c0:	0010      	movs	r0, r2
 80017c2:	f001 fbdf 	bl	8002f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017c6:	193b      	adds	r3, r7, r4
 80017c8:	22c0      	movs	r2, #192	; 0xc0
 80017ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017cc:	193b      	adds	r3, r7, r4
 80017ce:	2201      	movs	r2, #1
 80017d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	193b      	adds	r3, r7, r4
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d8:	193b      	adds	r3, r7, r4
 80017da:	2200      	movs	r2, #0
 80017dc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80017de:	193b      	adds	r3, r7, r4
 80017e0:	4a0f      	ldr	r2, [pc, #60]	; (8001820 <MX_GPIO_Init+0x12c>)
 80017e2:	0019      	movs	r1, r3
 80017e4:	0010      	movs	r0, r2
 80017e6:	f001 fbcd 	bl	8002f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80017ea:	0021      	movs	r1, r4
 80017ec:	187b      	adds	r3, r7, r1
 80017ee:	2260      	movs	r2, #96	; 0x60
 80017f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f2:	187b      	adds	r3, r7, r1
 80017f4:	2201      	movs	r2, #1
 80017f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f8:	187b      	adds	r3, r7, r1
 80017fa:	2200      	movs	r2, #0
 80017fc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fe:	187b      	adds	r3, r7, r1
 8001800:	2200      	movs	r2, #0
 8001802:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001804:	187b      	adds	r3, r7, r1
 8001806:	4a07      	ldr	r2, [pc, #28]	; (8001824 <MX_GPIO_Init+0x130>)
 8001808:	0019      	movs	r1, r3
 800180a:	0010      	movs	r0, r2
 800180c:	f001 fbba 	bl	8002f84 <HAL_GPIO_Init>

}
 8001810:	46c0      	nop			; (mov r8, r8)
 8001812:	46bd      	mov	sp, r7
 8001814:	b00b      	add	sp, #44	; 0x2c
 8001816:	bd90      	pop	{r4, r7, pc}
 8001818:	40021000 	.word	0x40021000
 800181c:	48000800 	.word	0x48000800
 8001820:	48001400 	.word	0x48001400
 8001824:	48000400 	.word	0x48000400

08001828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800182c:	b672      	cpsid	i
}
 800182e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001830:	e7fe      	b.n	8001830 <Error_Handler+0x8>
	...

08001834 <HAL_MspInit>:
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <HAL_MspInit+0x44>)
 800183c:	699a      	ldr	r2, [r3, #24]
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <HAL_MspInit+0x44>)
 8001840:	2101      	movs	r1, #1
 8001842:	430a      	orrs	r2, r1
 8001844:	619a      	str	r2, [r3, #24]
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <HAL_MspInit+0x44>)
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	2201      	movs	r2, #1
 800184c:	4013      	ands	r3, r2
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	4b09      	ldr	r3, [pc, #36]	; (8001878 <HAL_MspInit+0x44>)
 8001854:	69da      	ldr	r2, [r3, #28]
 8001856:	4b08      	ldr	r3, [pc, #32]	; (8001878 <HAL_MspInit+0x44>)
 8001858:	2180      	movs	r1, #128	; 0x80
 800185a:	0549      	lsls	r1, r1, #21
 800185c:	430a      	orrs	r2, r1
 800185e:	61da      	str	r2, [r3, #28]
 8001860:	4b05      	ldr	r3, [pc, #20]	; (8001878 <HAL_MspInit+0x44>)
 8001862:	69da      	ldr	r2, [r3, #28]
 8001864:	2380      	movs	r3, #128	; 0x80
 8001866:	055b      	lsls	r3, r3, #21
 8001868:	4013      	ands	r3, r2
 800186a:	603b      	str	r3, [r7, #0]
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	46c0      	nop			; (mov r8, r8)
 8001870:	46bd      	mov	sp, r7
 8001872:	b002      	add	sp, #8
 8001874:	bd80      	pop	{r7, pc}
 8001876:	46c0      	nop			; (mov r8, r8)
 8001878:	40021000 	.word	0x40021000

0800187c <HAL_ADC_MspInit>:
 800187c:	b590      	push	{r4, r7, lr}
 800187e:	b08d      	sub	sp, #52	; 0x34
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	241c      	movs	r4, #28
 8001886:	193b      	adds	r3, r7, r4
 8001888:	0018      	movs	r0, r3
 800188a:	2314      	movs	r3, #20
 800188c:	001a      	movs	r2, r3
 800188e:	2100      	movs	r1, #0
 8001890:	f005 ffa3 	bl	80077da <memset>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a4a      	ldr	r2, [pc, #296]	; (80019c4 <HAL_ADC_MspInit+0x148>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d000      	beq.n	80018a0 <HAL_ADC_MspInit+0x24>
 800189e:	e08d      	b.n	80019bc <HAL_ADC_MspInit+0x140>
 80018a0:	4b49      	ldr	r3, [pc, #292]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 80018a2:	699a      	ldr	r2, [r3, #24]
 80018a4:	4b48      	ldr	r3, [pc, #288]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 80018a6:	2180      	movs	r1, #128	; 0x80
 80018a8:	0089      	lsls	r1, r1, #2
 80018aa:	430a      	orrs	r2, r1
 80018ac:	619a      	str	r2, [r3, #24]
 80018ae:	4b46      	ldr	r3, [pc, #280]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 80018b0:	699a      	ldr	r2, [r3, #24]
 80018b2:	2380      	movs	r3, #128	; 0x80
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	4013      	ands	r3, r2
 80018b8:	61bb      	str	r3, [r7, #24]
 80018ba:	69bb      	ldr	r3, [r7, #24]
 80018bc:	4b42      	ldr	r3, [pc, #264]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 80018be:	695a      	ldr	r2, [r3, #20]
 80018c0:	4b41      	ldr	r3, [pc, #260]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 80018c2:	2180      	movs	r1, #128	; 0x80
 80018c4:	0309      	lsls	r1, r1, #12
 80018c6:	430a      	orrs	r2, r1
 80018c8:	615a      	str	r2, [r3, #20]
 80018ca:	4b3f      	ldr	r3, [pc, #252]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 80018cc:	695a      	ldr	r2, [r3, #20]
 80018ce:	2380      	movs	r3, #128	; 0x80
 80018d0:	031b      	lsls	r3, r3, #12
 80018d2:	4013      	ands	r3, r2
 80018d4:	617b      	str	r3, [r7, #20]
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	4b3b      	ldr	r3, [pc, #236]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 80018da:	695a      	ldr	r2, [r3, #20]
 80018dc:	4b3a      	ldr	r3, [pc, #232]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 80018de:	2180      	movs	r1, #128	; 0x80
 80018e0:	0289      	lsls	r1, r1, #10
 80018e2:	430a      	orrs	r2, r1
 80018e4:	615a      	str	r2, [r3, #20]
 80018e6:	4b38      	ldr	r3, [pc, #224]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 80018e8:	695a      	ldr	r2, [r3, #20]
 80018ea:	2380      	movs	r3, #128	; 0x80
 80018ec:	029b      	lsls	r3, r3, #10
 80018ee:	4013      	ands	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	4b34      	ldr	r3, [pc, #208]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 80018f6:	695a      	ldr	r2, [r3, #20]
 80018f8:	4b33      	ldr	r3, [pc, #204]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 80018fa:	2180      	movs	r1, #128	; 0x80
 80018fc:	02c9      	lsls	r1, r1, #11
 80018fe:	430a      	orrs	r2, r1
 8001900:	615a      	str	r2, [r3, #20]
 8001902:	4b31      	ldr	r3, [pc, #196]	; (80019c8 <HAL_ADC_MspInit+0x14c>)
 8001904:	695a      	ldr	r2, [r3, #20]
 8001906:	2380      	movs	r3, #128	; 0x80
 8001908:	02db      	lsls	r3, r3, #11
 800190a:	4013      	ands	r3, r2
 800190c:	60fb      	str	r3, [r7, #12]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	193b      	adds	r3, r7, r4
 8001912:	223f      	movs	r2, #63	; 0x3f
 8001914:	601a      	str	r2, [r3, #0]
 8001916:	193b      	adds	r3, r7, r4
 8001918:	2203      	movs	r2, #3
 800191a:	605a      	str	r2, [r3, #4]
 800191c:	193b      	adds	r3, r7, r4
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
 8001922:	193b      	adds	r3, r7, r4
 8001924:	4a29      	ldr	r2, [pc, #164]	; (80019cc <HAL_ADC_MspInit+0x150>)
 8001926:	0019      	movs	r1, r3
 8001928:	0010      	movs	r0, r2
 800192a:	f001 fb2b 	bl	8002f84 <HAL_GPIO_Init>
 800192e:	193b      	adds	r3, r7, r4
 8001930:	228f      	movs	r2, #143	; 0x8f
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	193b      	adds	r3, r7, r4
 8001936:	2203      	movs	r2, #3
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	193b      	adds	r3, r7, r4
 800193c:	2200      	movs	r2, #0
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	193a      	adds	r2, r7, r4
 8001942:	2390      	movs	r3, #144	; 0x90
 8001944:	05db      	lsls	r3, r3, #23
 8001946:	0011      	movs	r1, r2
 8001948:	0018      	movs	r0, r3
 800194a:	f001 fb1b 	bl	8002f84 <HAL_GPIO_Init>
 800194e:	193b      	adds	r3, r7, r4
 8001950:	2203      	movs	r2, #3
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	193b      	adds	r3, r7, r4
 8001956:	2203      	movs	r2, #3
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	193b      	adds	r3, r7, r4
 800195c:	2200      	movs	r2, #0
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	193b      	adds	r3, r7, r4
 8001962:	4a1b      	ldr	r2, [pc, #108]	; (80019d0 <HAL_ADC_MspInit+0x154>)
 8001964:	0019      	movs	r1, r3
 8001966:	0010      	movs	r0, r2
 8001968:	f001 fb0c 	bl	8002f84 <HAL_GPIO_Init>
 800196c:	4b19      	ldr	r3, [pc, #100]	; (80019d4 <HAL_ADC_MspInit+0x158>)
 800196e:	4a1a      	ldr	r2, [pc, #104]	; (80019d8 <HAL_ADC_MspInit+0x15c>)
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	4b18      	ldr	r3, [pc, #96]	; (80019d4 <HAL_ADC_MspInit+0x158>)
 8001974:	2200      	movs	r2, #0
 8001976:	605a      	str	r2, [r3, #4]
 8001978:	4b16      	ldr	r3, [pc, #88]	; (80019d4 <HAL_ADC_MspInit+0x158>)
 800197a:	2200      	movs	r2, #0
 800197c:	609a      	str	r2, [r3, #8]
 800197e:	4b15      	ldr	r3, [pc, #84]	; (80019d4 <HAL_ADC_MspInit+0x158>)
 8001980:	2280      	movs	r2, #128	; 0x80
 8001982:	60da      	str	r2, [r3, #12]
 8001984:	4b13      	ldr	r3, [pc, #76]	; (80019d4 <HAL_ADC_MspInit+0x158>)
 8001986:	2280      	movs	r2, #128	; 0x80
 8001988:	0052      	lsls	r2, r2, #1
 800198a:	611a      	str	r2, [r3, #16]
 800198c:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <HAL_ADC_MspInit+0x158>)
 800198e:	2280      	movs	r2, #128	; 0x80
 8001990:	00d2      	lsls	r2, r2, #3
 8001992:	615a      	str	r2, [r3, #20]
 8001994:	4b0f      	ldr	r3, [pc, #60]	; (80019d4 <HAL_ADC_MspInit+0x158>)
 8001996:	2200      	movs	r2, #0
 8001998:	619a      	str	r2, [r3, #24]
 800199a:	4b0e      	ldr	r3, [pc, #56]	; (80019d4 <HAL_ADC_MspInit+0x158>)
 800199c:	2200      	movs	r2, #0
 800199e:	61da      	str	r2, [r3, #28]
 80019a0:	4b0c      	ldr	r3, [pc, #48]	; (80019d4 <HAL_ADC_MspInit+0x158>)
 80019a2:	0018      	movs	r0, r3
 80019a4:	f001 f8d8 	bl	8002b58 <HAL_DMA_Init>
 80019a8:	1e03      	subs	r3, r0, #0
 80019aa:	d001      	beq.n	80019b0 <HAL_ADC_MspInit+0x134>
 80019ac:	f7ff ff3c 	bl	8001828 <Error_Handler>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4a08      	ldr	r2, [pc, #32]	; (80019d4 <HAL_ADC_MspInit+0x158>)
 80019b4:	631a      	str	r2, [r3, #48]	; 0x30
 80019b6:	4b07      	ldr	r3, [pc, #28]	; (80019d4 <HAL_ADC_MspInit+0x158>)
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	625a      	str	r2, [r3, #36]	; 0x24
 80019bc:	46c0      	nop			; (mov r8, r8)
 80019be:	46bd      	mov	sp, r7
 80019c0:	b00d      	add	sp, #52	; 0x34
 80019c2:	bd90      	pop	{r4, r7, pc}
 80019c4:	40012400 	.word	0x40012400
 80019c8:	40021000 	.word	0x40021000
 80019cc:	48000800 	.word	0x48000800
 80019d0:	48000400 	.word	0x48000400
 80019d4:	200000f4 	.word	0x200000f4
 80019d8:	40020008 	.word	0x40020008

080019dc <HAL_DAC_MspInit>:
 80019dc:	b590      	push	{r4, r7, lr}
 80019de:	b08b      	sub	sp, #44	; 0x2c
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	2414      	movs	r4, #20
 80019e6:	193b      	adds	r3, r7, r4
 80019e8:	0018      	movs	r0, r3
 80019ea:	2314      	movs	r3, #20
 80019ec:	001a      	movs	r2, r3
 80019ee:	2100      	movs	r1, #0
 80019f0:	f005 fef3 	bl	80077da <memset>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a19      	ldr	r2, [pc, #100]	; (8001a60 <HAL_DAC_MspInit+0x84>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d12b      	bne.n	8001a56 <HAL_DAC_MspInit+0x7a>
 80019fe:	4b19      	ldr	r3, [pc, #100]	; (8001a64 <HAL_DAC_MspInit+0x88>)
 8001a00:	69da      	ldr	r2, [r3, #28]
 8001a02:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <HAL_DAC_MspInit+0x88>)
 8001a04:	2180      	movs	r1, #128	; 0x80
 8001a06:	0589      	lsls	r1, r1, #22
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	61da      	str	r2, [r3, #28]
 8001a0c:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <HAL_DAC_MspInit+0x88>)
 8001a0e:	69da      	ldr	r2, [r3, #28]
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	059b      	lsls	r3, r3, #22
 8001a14:	4013      	ands	r3, r2
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	4b12      	ldr	r3, [pc, #72]	; (8001a64 <HAL_DAC_MspInit+0x88>)
 8001a1c:	695a      	ldr	r2, [r3, #20]
 8001a1e:	4b11      	ldr	r3, [pc, #68]	; (8001a64 <HAL_DAC_MspInit+0x88>)
 8001a20:	2180      	movs	r1, #128	; 0x80
 8001a22:	0289      	lsls	r1, r1, #10
 8001a24:	430a      	orrs	r2, r1
 8001a26:	615a      	str	r2, [r3, #20]
 8001a28:	4b0e      	ldr	r3, [pc, #56]	; (8001a64 <HAL_DAC_MspInit+0x88>)
 8001a2a:	695a      	ldr	r2, [r3, #20]
 8001a2c:	2380      	movs	r3, #128	; 0x80
 8001a2e:	029b      	lsls	r3, r3, #10
 8001a30:	4013      	ands	r3, r2
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	193b      	adds	r3, r7, r4
 8001a38:	2210      	movs	r2, #16
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	193b      	adds	r3, r7, r4
 8001a3e:	2203      	movs	r2, #3
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	193b      	adds	r3, r7, r4
 8001a44:	2200      	movs	r2, #0
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	193a      	adds	r2, r7, r4
 8001a4a:	2390      	movs	r3, #144	; 0x90
 8001a4c:	05db      	lsls	r3, r3, #23
 8001a4e:	0011      	movs	r1, r2
 8001a50:	0018      	movs	r0, r3
 8001a52:	f001 fa97 	bl	8002f84 <HAL_GPIO_Init>
 8001a56:	46c0      	nop			; (mov r8, r8)
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	b00b      	add	sp, #44	; 0x2c
 8001a5c:	bd90      	pop	{r4, r7, pc}
 8001a5e:	46c0      	nop			; (mov r8, r8)
 8001a60:	40007400 	.word	0x40007400
 8001a64:	40021000 	.word	0x40021000

08001a68 <HAL_I2C_MspInit>:
 8001a68:	b590      	push	{r4, r7, lr}
 8001a6a:	b08b      	sub	sp, #44	; 0x2c
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	2414      	movs	r4, #20
 8001a72:	193b      	adds	r3, r7, r4
 8001a74:	0018      	movs	r0, r3
 8001a76:	2314      	movs	r3, #20
 8001a78:	001a      	movs	r2, r3
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	f005 fead 	bl	80077da <memset>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a1c      	ldr	r2, [pc, #112]	; (8001af8 <HAL_I2C_MspInit+0x90>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d132      	bne.n	8001af0 <HAL_I2C_MspInit+0x88>
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	; (8001afc <HAL_I2C_MspInit+0x94>)
 8001a8c:	695a      	ldr	r2, [r3, #20]
 8001a8e:	4b1b      	ldr	r3, [pc, #108]	; (8001afc <HAL_I2C_MspInit+0x94>)
 8001a90:	2180      	movs	r1, #128	; 0x80
 8001a92:	02c9      	lsls	r1, r1, #11
 8001a94:	430a      	orrs	r2, r1
 8001a96:	615a      	str	r2, [r3, #20]
 8001a98:	4b18      	ldr	r3, [pc, #96]	; (8001afc <HAL_I2C_MspInit+0x94>)
 8001a9a:	695a      	ldr	r2, [r3, #20]
 8001a9c:	2380      	movs	r3, #128	; 0x80
 8001a9e:	02db      	lsls	r3, r3, #11
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	613b      	str	r3, [r7, #16]
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	193b      	adds	r3, r7, r4
 8001aa8:	22c0      	movs	r2, #192	; 0xc0
 8001aaa:	0092      	lsls	r2, r2, #2
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	0021      	movs	r1, r4
 8001ab0:	187b      	adds	r3, r7, r1
 8001ab2:	2212      	movs	r2, #18
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	187b      	adds	r3, r7, r1
 8001ab8:	2200      	movs	r2, #0
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	187b      	adds	r3, r7, r1
 8001abe:	2203      	movs	r2, #3
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	187b      	adds	r3, r7, r1
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	611a      	str	r2, [r3, #16]
 8001ac8:	187b      	adds	r3, r7, r1
 8001aca:	4a0d      	ldr	r2, [pc, #52]	; (8001b00 <HAL_I2C_MspInit+0x98>)
 8001acc:	0019      	movs	r1, r3
 8001ace:	0010      	movs	r0, r2
 8001ad0:	f001 fa58 	bl	8002f84 <HAL_GPIO_Init>
 8001ad4:	4b09      	ldr	r3, [pc, #36]	; (8001afc <HAL_I2C_MspInit+0x94>)
 8001ad6:	69da      	ldr	r2, [r3, #28]
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_I2C_MspInit+0x94>)
 8001ada:	2180      	movs	r1, #128	; 0x80
 8001adc:	0389      	lsls	r1, r1, #14
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	61da      	str	r2, [r3, #28]
 8001ae2:	4b06      	ldr	r3, [pc, #24]	; (8001afc <HAL_I2C_MspInit+0x94>)
 8001ae4:	69da      	ldr	r2, [r3, #28]
 8001ae6:	2380      	movs	r3, #128	; 0x80
 8001ae8:	039b      	lsls	r3, r3, #14
 8001aea:	4013      	ands	r3, r2
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	46c0      	nop			; (mov r8, r8)
 8001af2:	46bd      	mov	sp, r7
 8001af4:	b00b      	add	sp, #44	; 0x2c
 8001af6:	bd90      	pop	{r4, r7, pc}
 8001af8:	40005400 	.word	0x40005400
 8001afc:	40021000 	.word	0x40021000
 8001b00:	48000400 	.word	0x48000400

08001b04 <HAL_SPI_MspInit>:
 8001b04:	b590      	push	{r4, r7, lr}
 8001b06:	b08d      	sub	sp, #52	; 0x34
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	241c      	movs	r4, #28
 8001b0e:	193b      	adds	r3, r7, r4
 8001b10:	0018      	movs	r0, r3
 8001b12:	2314      	movs	r3, #20
 8001b14:	001a      	movs	r2, r3
 8001b16:	2100      	movs	r1, #0
 8001b18:	f005 fe5f 	bl	80077da <memset>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a38      	ldr	r2, [pc, #224]	; (8001c04 <HAL_SPI_MspInit+0x100>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d132      	bne.n	8001b8c <HAL_SPI_MspInit+0x88>
 8001b26:	4b38      	ldr	r3, [pc, #224]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001b28:	699a      	ldr	r2, [r3, #24]
 8001b2a:	4b37      	ldr	r3, [pc, #220]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001b2c:	2180      	movs	r1, #128	; 0x80
 8001b2e:	0149      	lsls	r1, r1, #5
 8001b30:	430a      	orrs	r2, r1
 8001b32:	619a      	str	r2, [r3, #24]
 8001b34:	4b34      	ldr	r3, [pc, #208]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001b36:	699a      	ldr	r2, [r3, #24]
 8001b38:	2380      	movs	r3, #128	; 0x80
 8001b3a:	015b      	lsls	r3, r3, #5
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	61bb      	str	r3, [r7, #24]
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	4b31      	ldr	r3, [pc, #196]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001b44:	695a      	ldr	r2, [r3, #20]
 8001b46:	4b30      	ldr	r3, [pc, #192]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001b48:	2180      	movs	r1, #128	; 0x80
 8001b4a:	02c9      	lsls	r1, r1, #11
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	615a      	str	r2, [r3, #20]
 8001b50:	4b2d      	ldr	r3, [pc, #180]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001b52:	695a      	ldr	r2, [r3, #20]
 8001b54:	2380      	movs	r3, #128	; 0x80
 8001b56:	02db      	lsls	r3, r3, #11
 8001b58:	4013      	ands	r3, r2
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	0021      	movs	r1, r4
 8001b60:	187b      	adds	r3, r7, r1
 8001b62:	2218      	movs	r2, #24
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	187b      	adds	r3, r7, r1
 8001b68:	2202      	movs	r2, #2
 8001b6a:	605a      	str	r2, [r3, #4]
 8001b6c:	187b      	adds	r3, r7, r1
 8001b6e:	2200      	movs	r2, #0
 8001b70:	609a      	str	r2, [r3, #8]
 8001b72:	187b      	adds	r3, r7, r1
 8001b74:	2203      	movs	r2, #3
 8001b76:	60da      	str	r2, [r3, #12]
 8001b78:	187b      	adds	r3, r7, r1
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	611a      	str	r2, [r3, #16]
 8001b7e:	187b      	adds	r3, r7, r1
 8001b80:	4a22      	ldr	r2, [pc, #136]	; (8001c0c <HAL_SPI_MspInit+0x108>)
 8001b82:	0019      	movs	r1, r3
 8001b84:	0010      	movs	r0, r2
 8001b86:	f001 f9fd 	bl	8002f84 <HAL_GPIO_Init>
 8001b8a:	e037      	b.n	8001bfc <HAL_SPI_MspInit+0xf8>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a1f      	ldr	r2, [pc, #124]	; (8001c10 <HAL_SPI_MspInit+0x10c>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d132      	bne.n	8001bfc <HAL_SPI_MspInit+0xf8>
 8001b96:	4b1c      	ldr	r3, [pc, #112]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001b98:	69da      	ldr	r2, [r3, #28]
 8001b9a:	4b1b      	ldr	r3, [pc, #108]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001b9c:	2180      	movs	r1, #128	; 0x80
 8001b9e:	01c9      	lsls	r1, r1, #7
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	61da      	str	r2, [r3, #28]
 8001ba4:	4b18      	ldr	r3, [pc, #96]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001ba6:	69da      	ldr	r2, [r3, #28]
 8001ba8:	2380      	movs	r3, #128	; 0x80
 8001baa:	01db      	lsls	r3, r3, #7
 8001bac:	4013      	ands	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001bb4:	695a      	ldr	r2, [r3, #20]
 8001bb6:	4b14      	ldr	r3, [pc, #80]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001bb8:	2180      	movs	r1, #128	; 0x80
 8001bba:	02c9      	lsls	r1, r1, #11
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	615a      	str	r2, [r3, #20]
 8001bc0:	4b11      	ldr	r3, [pc, #68]	; (8001c08 <HAL_SPI_MspInit+0x104>)
 8001bc2:	695a      	ldr	r2, [r3, #20]
 8001bc4:	2380      	movs	r3, #128	; 0x80
 8001bc6:	02db      	lsls	r3, r3, #11
 8001bc8:	4013      	ands	r3, r2
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	211c      	movs	r1, #28
 8001bd0:	187b      	adds	r3, r7, r1
 8001bd2:	22c0      	movs	r2, #192	; 0xc0
 8001bd4:	01d2      	lsls	r2, r2, #7
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	187b      	adds	r3, r7, r1
 8001bda:	2202      	movs	r2, #2
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	187b      	adds	r3, r7, r1
 8001be0:	2200      	movs	r2, #0
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	187b      	adds	r3, r7, r1
 8001be6:	2203      	movs	r2, #3
 8001be8:	60da      	str	r2, [r3, #12]
 8001bea:	187b      	adds	r3, r7, r1
 8001bec:	2200      	movs	r2, #0
 8001bee:	611a      	str	r2, [r3, #16]
 8001bf0:	187b      	adds	r3, r7, r1
 8001bf2:	4a06      	ldr	r2, [pc, #24]	; (8001c0c <HAL_SPI_MspInit+0x108>)
 8001bf4:	0019      	movs	r1, r3
 8001bf6:	0010      	movs	r0, r2
 8001bf8:	f001 f9c4 	bl	8002f84 <HAL_GPIO_Init>
 8001bfc:	46c0      	nop			; (mov r8, r8)
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	b00d      	add	sp, #52	; 0x34
 8001c02:	bd90      	pop	{r4, r7, pc}
 8001c04:	40013000 	.word	0x40013000
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	48000400 	.word	0x48000400
 8001c10:	40003800 	.word	0x40003800

08001c14 <HAL_TIM_Base_MspInit>:
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a1f      	ldr	r2, [pc, #124]	; (8001ca0 <HAL_TIM_Base_MspInit+0x8c>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d11e      	bne.n	8001c64 <HAL_TIM_Base_MspInit+0x50>
 8001c26:	4b1f      	ldr	r3, [pc, #124]	; (8001ca4 <HAL_TIM_Base_MspInit+0x90>)
 8001c28:	699a      	ldr	r2, [r3, #24]
 8001c2a:	4b1e      	ldr	r3, [pc, #120]	; (8001ca4 <HAL_TIM_Base_MspInit+0x90>)
 8001c2c:	2180      	movs	r1, #128	; 0x80
 8001c2e:	0109      	lsls	r1, r1, #4
 8001c30:	430a      	orrs	r2, r1
 8001c32:	619a      	str	r2, [r3, #24]
 8001c34:	4b1b      	ldr	r3, [pc, #108]	; (8001ca4 <HAL_TIM_Base_MspInit+0x90>)
 8001c36:	699a      	ldr	r2, [r3, #24]
 8001c38:	2380      	movs	r3, #128	; 0x80
 8001c3a:	011b      	lsls	r3, r3, #4
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2200      	movs	r2, #0
 8001c44:	2101      	movs	r1, #1
 8001c46:	200d      	movs	r0, #13
 8001c48:	f000 feba 	bl	80029c0 <HAL_NVIC_SetPriority>
 8001c4c:	200d      	movs	r0, #13
 8001c4e:	f000 fecc 	bl	80029ea <HAL_NVIC_EnableIRQ>
 8001c52:	2200      	movs	r2, #0
 8001c54:	2101      	movs	r1, #1
 8001c56:	200e      	movs	r0, #14
 8001c58:	f000 feb2 	bl	80029c0 <HAL_NVIC_SetPriority>
 8001c5c:	200e      	movs	r0, #14
 8001c5e:	f000 fec4 	bl	80029ea <HAL_NVIC_EnableIRQ>
 8001c62:	e019      	b.n	8001c98 <HAL_TIM_Base_MspInit+0x84>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681a      	ldr	r2, [r3, #0]
 8001c68:	2380      	movs	r3, #128	; 0x80
 8001c6a:	05db      	lsls	r3, r3, #23
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d113      	bne.n	8001c98 <HAL_TIM_Base_MspInit+0x84>
 8001c70:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <HAL_TIM_Base_MspInit+0x90>)
 8001c72:	69da      	ldr	r2, [r3, #28]
 8001c74:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <HAL_TIM_Base_MspInit+0x90>)
 8001c76:	2101      	movs	r1, #1
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	61da      	str	r2, [r3, #28]
 8001c7c:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <HAL_TIM_Base_MspInit+0x90>)
 8001c7e:	69db      	ldr	r3, [r3, #28]
 8001c80:	2201      	movs	r2, #1
 8001c82:	4013      	ands	r3, r2
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	200f      	movs	r0, #15
 8001c8e:	f000 fe97 	bl	80029c0 <HAL_NVIC_SetPriority>
 8001c92:	200f      	movs	r0, #15
 8001c94:	f000 fea9 	bl	80029ea <HAL_NVIC_EnableIRQ>
 8001c98:	46c0      	nop			; (mov r8, r8)
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	b004      	add	sp, #16
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40012c00 	.word	0x40012c00
 8001ca4:	40021000 	.word	0x40021000

08001ca8 <HAL_TIM_MspPostInit>:
 8001ca8:	b590      	push	{r4, r7, lr}
 8001caa:	b08b      	sub	sp, #44	; 0x2c
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	2414      	movs	r4, #20
 8001cb2:	193b      	adds	r3, r7, r4
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	2314      	movs	r3, #20
 8001cb8:	001a      	movs	r2, r3
 8001cba:	2100      	movs	r1, #0
 8001cbc:	f005 fd8d 	bl	80077da <memset>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a2c      	ldr	r2, [pc, #176]	; (8001d78 <HAL_TIM_MspPostInit+0xd0>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d126      	bne.n	8001d18 <HAL_TIM_MspPostInit+0x70>
 8001cca:	4b2c      	ldr	r3, [pc, #176]	; (8001d7c <HAL_TIM_MspPostInit+0xd4>)
 8001ccc:	695a      	ldr	r2, [r3, #20]
 8001cce:	4b2b      	ldr	r3, [pc, #172]	; (8001d7c <HAL_TIM_MspPostInit+0xd4>)
 8001cd0:	2180      	movs	r1, #128	; 0x80
 8001cd2:	0289      	lsls	r1, r1, #10
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	615a      	str	r2, [r3, #20]
 8001cd8:	4b28      	ldr	r3, [pc, #160]	; (8001d7c <HAL_TIM_MspPostInit+0xd4>)
 8001cda:	695a      	ldr	r2, [r3, #20]
 8001cdc:	2380      	movs	r3, #128	; 0x80
 8001cde:	029b      	lsls	r3, r3, #10
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	193b      	adds	r3, r7, r4
 8001ce8:	2280      	movs	r2, #128	; 0x80
 8001cea:	0052      	lsls	r2, r2, #1
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	0021      	movs	r1, r4
 8001cf0:	187b      	adds	r3, r7, r1
 8001cf2:	2202      	movs	r2, #2
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	187b      	adds	r3, r7, r1
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	187b      	adds	r3, r7, r1
 8001cfe:	2200      	movs	r2, #0
 8001d00:	60da      	str	r2, [r3, #12]
 8001d02:	187b      	adds	r3, r7, r1
 8001d04:	2202      	movs	r2, #2
 8001d06:	611a      	str	r2, [r3, #16]
 8001d08:	187a      	adds	r2, r7, r1
 8001d0a:	2390      	movs	r3, #144	; 0x90
 8001d0c:	05db      	lsls	r3, r3, #23
 8001d0e:	0011      	movs	r1, r2
 8001d10:	0018      	movs	r0, r3
 8001d12:	f001 f937 	bl	8002f84 <HAL_GPIO_Init>
 8001d16:	e02a      	b.n	8001d6e <HAL_TIM_MspPostInit+0xc6>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	2380      	movs	r3, #128	; 0x80
 8001d1e:	05db      	lsls	r3, r3, #23
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d124      	bne.n	8001d6e <HAL_TIM_MspPostInit+0xc6>
 8001d24:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <HAL_TIM_MspPostInit+0xd4>)
 8001d26:	695a      	ldr	r2, [r3, #20]
 8001d28:	4b14      	ldr	r3, [pc, #80]	; (8001d7c <HAL_TIM_MspPostInit+0xd4>)
 8001d2a:	2180      	movs	r1, #128	; 0x80
 8001d2c:	02c9      	lsls	r1, r1, #11
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	615a      	str	r2, [r3, #20]
 8001d32:	4b12      	ldr	r3, [pc, #72]	; (8001d7c <HAL_TIM_MspPostInit+0xd4>)
 8001d34:	695a      	ldr	r2, [r3, #20]
 8001d36:	2380      	movs	r3, #128	; 0x80
 8001d38:	02db      	lsls	r3, r3, #11
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	60fb      	str	r3, [r7, #12]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2114      	movs	r1, #20
 8001d42:	187b      	adds	r3, r7, r1
 8001d44:	2280      	movs	r2, #128	; 0x80
 8001d46:	0112      	lsls	r2, r2, #4
 8001d48:	601a      	str	r2, [r3, #0]
 8001d4a:	187b      	adds	r3, r7, r1
 8001d4c:	2202      	movs	r2, #2
 8001d4e:	605a      	str	r2, [r3, #4]
 8001d50:	187b      	adds	r3, r7, r1
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]
 8001d56:	187b      	adds	r3, r7, r1
 8001d58:	2200      	movs	r2, #0
 8001d5a:	60da      	str	r2, [r3, #12]
 8001d5c:	187b      	adds	r3, r7, r1
 8001d5e:	2202      	movs	r2, #2
 8001d60:	611a      	str	r2, [r3, #16]
 8001d62:	187b      	adds	r3, r7, r1
 8001d64:	4a06      	ldr	r2, [pc, #24]	; (8001d80 <HAL_TIM_MspPostInit+0xd8>)
 8001d66:	0019      	movs	r1, r3
 8001d68:	0010      	movs	r0, r2
 8001d6a:	f001 f90b 	bl	8002f84 <HAL_GPIO_Init>
 8001d6e:	46c0      	nop			; (mov r8, r8)
 8001d70:	46bd      	mov	sp, r7
 8001d72:	b00b      	add	sp, #44	; 0x2c
 8001d74:	bd90      	pop	{r4, r7, pc}
 8001d76:	46c0      	nop			; (mov r8, r8)
 8001d78:	40012c00 	.word	0x40012c00
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	48000400 	.word	0x48000400

08001d84 <HAL_UART_MspInit>:
 8001d84:	b590      	push	{r4, r7, lr}
 8001d86:	b08b      	sub	sp, #44	; 0x2c
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	2414      	movs	r4, #20
 8001d8e:	193b      	adds	r3, r7, r4
 8001d90:	0018      	movs	r0, r3
 8001d92:	2314      	movs	r3, #20
 8001d94:	001a      	movs	r2, r3
 8001d96:	2100      	movs	r1, #0
 8001d98:	f005 fd1f 	bl	80077da <memset>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a21      	ldr	r2, [pc, #132]	; (8001e28 <HAL_UART_MspInit+0xa4>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d13b      	bne.n	8001e1e <HAL_UART_MspInit+0x9a>
 8001da6:	4b21      	ldr	r3, [pc, #132]	; (8001e2c <HAL_UART_MspInit+0xa8>)
 8001da8:	699a      	ldr	r2, [r3, #24]
 8001daa:	4b20      	ldr	r3, [pc, #128]	; (8001e2c <HAL_UART_MspInit+0xa8>)
 8001dac:	2180      	movs	r1, #128	; 0x80
 8001dae:	01c9      	lsls	r1, r1, #7
 8001db0:	430a      	orrs	r2, r1
 8001db2:	619a      	str	r2, [r3, #24]
 8001db4:	4b1d      	ldr	r3, [pc, #116]	; (8001e2c <HAL_UART_MspInit+0xa8>)
 8001db6:	699a      	ldr	r2, [r3, #24]
 8001db8:	2380      	movs	r3, #128	; 0x80
 8001dba:	01db      	lsls	r3, r3, #7
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	4b1a      	ldr	r3, [pc, #104]	; (8001e2c <HAL_UART_MspInit+0xa8>)
 8001dc4:	695a      	ldr	r2, [r3, #20]
 8001dc6:	4b19      	ldr	r3, [pc, #100]	; (8001e2c <HAL_UART_MspInit+0xa8>)
 8001dc8:	2180      	movs	r1, #128	; 0x80
 8001dca:	0289      	lsls	r1, r1, #10
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	615a      	str	r2, [r3, #20]
 8001dd0:	4b16      	ldr	r3, [pc, #88]	; (8001e2c <HAL_UART_MspInit+0xa8>)
 8001dd2:	695a      	ldr	r2, [r3, #20]
 8001dd4:	2380      	movs	r3, #128	; 0x80
 8001dd6:	029b      	lsls	r3, r3, #10
 8001dd8:	4013      	ands	r3, r2
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	193b      	adds	r3, r7, r4
 8001de0:	22c0      	movs	r2, #192	; 0xc0
 8001de2:	00d2      	lsls	r2, r2, #3
 8001de4:	601a      	str	r2, [r3, #0]
 8001de6:	0021      	movs	r1, r4
 8001de8:	187b      	adds	r3, r7, r1
 8001dea:	2202      	movs	r2, #2
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	187b      	adds	r3, r7, r1
 8001df0:	2200      	movs	r2, #0
 8001df2:	609a      	str	r2, [r3, #8]
 8001df4:	187b      	adds	r3, r7, r1
 8001df6:	2203      	movs	r2, #3
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	187b      	adds	r3, r7, r1
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	611a      	str	r2, [r3, #16]
 8001e00:	187a      	adds	r2, r7, r1
 8001e02:	2390      	movs	r3, #144	; 0x90
 8001e04:	05db      	lsls	r3, r3, #23
 8001e06:	0011      	movs	r1, r2
 8001e08:	0018      	movs	r0, r3
 8001e0a:	f001 f8bb 	bl	8002f84 <HAL_GPIO_Init>
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2100      	movs	r1, #0
 8001e12:	201b      	movs	r0, #27
 8001e14:	f000 fdd4 	bl	80029c0 <HAL_NVIC_SetPriority>
 8001e18:	201b      	movs	r0, #27
 8001e1a:	f000 fde6 	bl	80029ea <HAL_NVIC_EnableIRQ>
 8001e1e:	46c0      	nop			; (mov r8, r8)
 8001e20:	46bd      	mov	sp, r7
 8001e22:	b00b      	add	sp, #44	; 0x2c
 8001e24:	bd90      	pop	{r4, r7, pc}
 8001e26:	46c0      	nop			; (mov r8, r8)
 8001e28:	40013800 	.word	0x40013800
 8001e2c:	40021000 	.word	0x40021000

08001e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e34:	e7fe      	b.n	8001e34 <NMI_Handler+0x4>

08001e36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e3a:	e7fe      	b.n	8001e3a <HardFault_Handler+0x4>

08001e3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001e40:	46c0      	nop			; (mov r8, r8)
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e4a:	46c0      	nop			; (mov r8, r8)
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e54:	f000 f8ee 	bl	8002034 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e58:	46c0      	nop			; (mov r8, r8)
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
	...

08001e60 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001e64:	4b03      	ldr	r3, [pc, #12]	; (8001e74 <DMA1_Channel1_IRQHandler+0x14>)
 8001e66:	0018      	movs	r0, r3
 8001e68:	f000 ffa1 	bl	8002dae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e6c:	46c0      	nop			; (mov r8, r8)
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	46c0      	nop			; (mov r8, r8)
 8001e74:	200000f4 	.word	0x200000f4

08001e78 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e7c:	4b03      	ldr	r3, [pc, #12]	; (8001e8c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8001e7e:	0018      	movs	r0, r3
 8001e80:	f003 fad0 	bl	8005424 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8001e84:	46c0      	nop			; (mov r8, r8)
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	46c0      	nop			; (mov r8, r8)
 8001e8c:	20000260 	.word	0x20000260

08001e90 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e94:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <TIM1_CC_IRQHandler+0x14>)
 8001e96:	0018      	movs	r0, r3
 8001e98:	f003 fac4 	bl	8005424 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001e9c:	46c0      	nop			; (mov r8, r8)
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	46c0      	nop			; (mov r8, r8)
 8001ea4:	20000260 	.word	0x20000260

08001ea8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001eac:	4b03      	ldr	r3, [pc, #12]	; (8001ebc <TIM2_IRQHandler+0x14>)
 8001eae:	0018      	movs	r0, r3
 8001eb0:	f003 fab8 	bl	8005424 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001eb4:	46c0      	nop			; (mov r8, r8)
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	46c0      	nop			; (mov r8, r8)
 8001ebc:	200002a8 	.word	0x200002a8

08001ec0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ec4:	4b03      	ldr	r3, [pc, #12]	; (8001ed4 <USART1_IRQHandler+0x14>)
 8001ec6:	0018      	movs	r0, r3
 8001ec8:	f004 fae0 	bl	800648c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ecc:	46c0      	nop			; (mov r8, r8)
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	200002f0 	.word	0x200002f0

08001ed8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ee0:	4a14      	ldr	r2, [pc, #80]	; (8001f34 <_sbrk+0x5c>)
 8001ee2:	4b15      	ldr	r3, [pc, #84]	; (8001f38 <_sbrk+0x60>)
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001eec:	4b13      	ldr	r3, [pc, #76]	; (8001f3c <_sbrk+0x64>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d102      	bne.n	8001efa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ef4:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <_sbrk+0x64>)
 8001ef6:	4a12      	ldr	r2, [pc, #72]	; (8001f40 <_sbrk+0x68>)
 8001ef8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001efa:	4b10      	ldr	r3, [pc, #64]	; (8001f3c <_sbrk+0x64>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	18d3      	adds	r3, r2, r3
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d207      	bcs.n	8001f18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f08:	f005 fc20 	bl	800774c <__errno>
 8001f0c:	0003      	movs	r3, r0
 8001f0e:	220c      	movs	r2, #12
 8001f10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f12:	2301      	movs	r3, #1
 8001f14:	425b      	negs	r3, r3
 8001f16:	e009      	b.n	8001f2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f18:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <_sbrk+0x64>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f1e:	4b07      	ldr	r3, [pc, #28]	; (8001f3c <_sbrk+0x64>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	18d2      	adds	r2, r2, r3
 8001f26:	4b05      	ldr	r3, [pc, #20]	; (8001f3c <_sbrk+0x64>)
 8001f28:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
}
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	b006      	add	sp, #24
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	20002000 	.word	0x20002000
 8001f38:	00000400 	.word	0x00000400
 8001f3c:	20000424 	.word	0x20000424
 8001f40:	20000440 	.word	0x20000440

08001f44 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001f48:	46c0      	nop			; (mov r8, r8)
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
	...

08001f50 <Reset_Handler>:
 8001f50:	480d      	ldr	r0, [pc, #52]	; (8001f88 <LoopForever+0x2>)
 8001f52:	4685      	mov	sp, r0
 8001f54:	480d      	ldr	r0, [pc, #52]	; (8001f8c <LoopForever+0x6>)
 8001f56:	490e      	ldr	r1, [pc, #56]	; (8001f90 <LoopForever+0xa>)
 8001f58:	4a0e      	ldr	r2, [pc, #56]	; (8001f94 <LoopForever+0xe>)
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	e002      	b.n	8001f64 <LoopCopyDataInit>

08001f5e <CopyDataInit>:
 8001f5e:	58d4      	ldr	r4, [r2, r3]
 8001f60:	50c4      	str	r4, [r0, r3]
 8001f62:	3304      	adds	r3, #4

08001f64 <LoopCopyDataInit>:
 8001f64:	18c4      	adds	r4, r0, r3
 8001f66:	428c      	cmp	r4, r1
 8001f68:	d3f9      	bcc.n	8001f5e <CopyDataInit>
 8001f6a:	4a0b      	ldr	r2, [pc, #44]	; (8001f98 <LoopForever+0x12>)
 8001f6c:	4c0b      	ldr	r4, [pc, #44]	; (8001f9c <LoopForever+0x16>)
 8001f6e:	2300      	movs	r3, #0
 8001f70:	e001      	b.n	8001f76 <LoopFillZerobss>

08001f72 <FillZerobss>:
 8001f72:	6013      	str	r3, [r2, #0]
 8001f74:	3204      	adds	r2, #4

08001f76 <LoopFillZerobss>:
 8001f76:	42a2      	cmp	r2, r4
 8001f78:	d3fb      	bcc.n	8001f72 <FillZerobss>
 8001f7a:	f7ff ffe3 	bl	8001f44 <SystemInit>
 8001f7e:	f005 fbeb 	bl	8007758 <__libc_init_array>
 8001f82:	f7fe ff35 	bl	8000df0 <main>

08001f86 <LoopForever>:
 8001f86:	e7fe      	b.n	8001f86 <LoopForever>
 8001f88:	20002000 	.word	0x20002000
 8001f8c:	20000000 	.word	0x20000000
 8001f90:	20000098 	.word	0x20000098
 8001f94:	08007b04 	.word	0x08007b04
 8001f98:	20000098 	.word	0x20000098
 8001f9c:	2000043c 	.word	0x2000043c

08001fa0 <ADC1_COMP_IRQHandler>:
 8001fa0:	e7fe      	b.n	8001fa0 <ADC1_COMP_IRQHandler>
	...

08001fa4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fa8:	4b07      	ldr	r3, [pc, #28]	; (8001fc8 <HAL_Init+0x24>)
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <HAL_Init+0x24>)
 8001fae:	2110      	movs	r1, #16
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001fb4:	2003      	movs	r0, #3
 8001fb6:	f000 f809 	bl	8001fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fba:	f7ff fc3b 	bl	8001834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	46c0      	nop			; (mov r8, r8)
 8001fc8:	40022000 	.word	0x40022000

08001fcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fcc:	b590      	push	{r4, r7, lr}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fd4:	4b14      	ldr	r3, [pc, #80]	; (8002028 <HAL_InitTick+0x5c>)
 8001fd6:	681c      	ldr	r4, [r3, #0]
 8001fd8:	4b14      	ldr	r3, [pc, #80]	; (800202c <HAL_InitTick+0x60>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	0019      	movs	r1, r3
 8001fde:	23fa      	movs	r3, #250	; 0xfa
 8001fe0:	0098      	lsls	r0, r3, #2
 8001fe2:	f7fe f891 	bl	8000108 <__udivsi3>
 8001fe6:	0003      	movs	r3, r0
 8001fe8:	0019      	movs	r1, r3
 8001fea:	0020      	movs	r0, r4
 8001fec:	f7fe f88c 	bl	8000108 <__udivsi3>
 8001ff0:	0003      	movs	r3, r0
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	f000 fd09 	bl	8002a0a <HAL_SYSTICK_Config>
 8001ff8:	1e03      	subs	r3, r0, #0
 8001ffa:	d001      	beq.n	8002000 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e00f      	b.n	8002020 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b03      	cmp	r3, #3
 8002004:	d80b      	bhi.n	800201e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	2301      	movs	r3, #1
 800200a:	425b      	negs	r3, r3
 800200c:	2200      	movs	r2, #0
 800200e:	0018      	movs	r0, r3
 8002010:	f000 fcd6 	bl	80029c0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002014:	4b06      	ldr	r3, [pc, #24]	; (8002030 <HAL_InitTick+0x64>)
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800201a:	2300      	movs	r3, #0
 800201c:	e000      	b.n	8002020 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
}
 8002020:	0018      	movs	r0, r3
 8002022:	46bd      	mov	sp, r7
 8002024:	b003      	add	sp, #12
 8002026:	bd90      	pop	{r4, r7, pc}
 8002028:	20000028 	.word	0x20000028
 800202c:	20000030 	.word	0x20000030
 8002030:	2000002c 	.word	0x2000002c

08002034 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002038:	4b05      	ldr	r3, [pc, #20]	; (8002050 <HAL_IncTick+0x1c>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	001a      	movs	r2, r3
 800203e:	4b05      	ldr	r3, [pc, #20]	; (8002054 <HAL_IncTick+0x20>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	18d2      	adds	r2, r2, r3
 8002044:	4b03      	ldr	r3, [pc, #12]	; (8002054 <HAL_IncTick+0x20>)
 8002046:	601a      	str	r2, [r3, #0]
}
 8002048:	46c0      	nop			; (mov r8, r8)
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	46c0      	nop			; (mov r8, r8)
 8002050:	20000030 	.word	0x20000030
 8002054:	20000428 	.word	0x20000428

08002058 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  return uwTick;
 800205c:	4b02      	ldr	r3, [pc, #8]	; (8002068 <HAL_GetTick+0x10>)
 800205e:	681b      	ldr	r3, [r3, #0]
}
 8002060:	0018      	movs	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	46c0      	nop			; (mov r8, r8)
 8002068:	20000428 	.word	0x20000428

0800206c <HAL_SuspendTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)

{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8002070:	4b04      	ldr	r3, [pc, #16]	; (8002084 <HAL_SuspendTick+0x18>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b03      	ldr	r3, [pc, #12]	; (8002084 <HAL_SuspendTick+0x18>)
 8002076:	2102      	movs	r1, #2
 8002078:	438a      	bics	r2, r1
 800207a:	601a      	str	r2, [r3, #0]
}
 800207c:	46c0      	nop			; (mov r8, r8)
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	46c0      	nop			; (mov r8, r8)
 8002084:	e000e010 	.word	0xe000e010

08002088 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002090:	230f      	movs	r3, #15
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	2200      	movs	r2, #0
 8002096:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002098:	2300      	movs	r3, #0
 800209a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e125      	b.n	80022f2 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10a      	bne.n	80020c4 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2234      	movs	r2, #52	; 0x34
 80020b8:	2100      	movs	r1, #0
 80020ba:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	0018      	movs	r0, r3
 80020c0:	f7ff fbdc 	bl	800187c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020c8:	2210      	movs	r2, #16
 80020ca:	4013      	ands	r3, r2
 80020cc:	d000      	beq.n	80020d0 <HAL_ADC_Init+0x48>
 80020ce:	e103      	b.n	80022d8 <HAL_ADC_Init+0x250>
 80020d0:	230f      	movs	r3, #15
 80020d2:	18fb      	adds	r3, r7, r3
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d000      	beq.n	80020dc <HAL_ADC_Init+0x54>
 80020da:	e0fd      	b.n	80022d8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	2204      	movs	r2, #4
 80020e4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80020e6:	d000      	beq.n	80020ea <HAL_ADC_Init+0x62>
 80020e8:	e0f6      	b.n	80022d8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ee:	4a83      	ldr	r2, [pc, #524]	; (80022fc <HAL_ADC_Init+0x274>)
 80020f0:	4013      	ands	r3, r2
 80020f2:	2202      	movs	r2, #2
 80020f4:	431a      	orrs	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	2203      	movs	r2, #3
 8002102:	4013      	ands	r3, r2
 8002104:	2b01      	cmp	r3, #1
 8002106:	d112      	bne.n	800212e <HAL_ADC_Init+0xa6>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2201      	movs	r2, #1
 8002110:	4013      	ands	r3, r2
 8002112:	2b01      	cmp	r3, #1
 8002114:	d009      	beq.n	800212a <HAL_ADC_Init+0xa2>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68da      	ldr	r2, [r3, #12]
 800211c:	2380      	movs	r3, #128	; 0x80
 800211e:	021b      	lsls	r3, r3, #8
 8002120:	401a      	ands	r2, r3
 8002122:	2380      	movs	r3, #128	; 0x80
 8002124:	021b      	lsls	r3, r3, #8
 8002126:	429a      	cmp	r2, r3
 8002128:	d101      	bne.n	800212e <HAL_ADC_Init+0xa6>
 800212a:	2301      	movs	r3, #1
 800212c:	e000      	b.n	8002130 <HAL_ADC_Init+0xa8>
 800212e:	2300      	movs	r3, #0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d116      	bne.n	8002162 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	2218      	movs	r2, #24
 800213c:	4393      	bics	r3, r2
 800213e:	0019      	movs	r1, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689a      	ldr	r2, [r3, #8]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	430a      	orrs	r2, r1
 800214a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	0899      	lsrs	r1, r3, #2
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	430a      	orrs	r2, r1
 8002160:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	68da      	ldr	r2, [r3, #12]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4964      	ldr	r1, [pc, #400]	; (8002300 <HAL_ADC_Init+0x278>)
 800216e:	400a      	ands	r2, r1
 8002170:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	7e1b      	ldrb	r3, [r3, #24]
 8002176:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	7e5b      	ldrb	r3, [r3, #25]
 800217c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800217e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	7e9b      	ldrb	r3, [r3, #26]
 8002184:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002186:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800218c:	2b01      	cmp	r3, #1
 800218e:	d002      	beq.n	8002196 <HAL_ADC_Init+0x10e>
 8002190:	2380      	movs	r3, #128	; 0x80
 8002192:	015b      	lsls	r3, r3, #5
 8002194:	e000      	b.n	8002198 <HAL_ADC_Init+0x110>
 8002196:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002198:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800219e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d101      	bne.n	80021ac <HAL_ADC_Init+0x124>
 80021a8:	2304      	movs	r3, #4
 80021aa:	e000      	b.n	80021ae <HAL_ADC_Init+0x126>
 80021ac:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80021ae:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2124      	movs	r1, #36	; 0x24
 80021b4:	5c5b      	ldrb	r3, [r3, r1]
 80021b6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80021b8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80021ba:	68ba      	ldr	r2, [r7, #8]
 80021bc:	4313      	orrs	r3, r2
 80021be:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	7edb      	ldrb	r3, [r3, #27]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d115      	bne.n	80021f4 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	7e9b      	ldrb	r3, [r3, #26]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d105      	bne.n	80021dc <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	2280      	movs	r2, #128	; 0x80
 80021d4:	0252      	lsls	r2, r2, #9
 80021d6:	4313      	orrs	r3, r2
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	e00b      	b.n	80021f4 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021e0:	2220      	movs	r2, #32
 80021e2:	431a      	orrs	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021ec:	2201      	movs	r2, #1
 80021ee:	431a      	orrs	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	69da      	ldr	r2, [r3, #28]
 80021f8:	23c2      	movs	r3, #194	; 0xc2
 80021fa:	33ff      	adds	r3, #255	; 0xff
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d007      	beq.n	8002210 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002208:	4313      	orrs	r3, r2
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	4313      	orrs	r3, r2
 800220e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68d9      	ldr	r1, [r3, #12]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	430a      	orrs	r2, r1
 800221e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002224:	2380      	movs	r3, #128	; 0x80
 8002226:	055b      	lsls	r3, r3, #21
 8002228:	429a      	cmp	r2, r3
 800222a:	d01b      	beq.n	8002264 <HAL_ADC_Init+0x1dc>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002230:	2b01      	cmp	r3, #1
 8002232:	d017      	beq.n	8002264 <HAL_ADC_Init+0x1dc>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002238:	2b02      	cmp	r3, #2
 800223a:	d013      	beq.n	8002264 <HAL_ADC_Init+0x1dc>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002240:	2b03      	cmp	r3, #3
 8002242:	d00f      	beq.n	8002264 <HAL_ADC_Init+0x1dc>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002248:	2b04      	cmp	r3, #4
 800224a:	d00b      	beq.n	8002264 <HAL_ADC_Init+0x1dc>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002250:	2b05      	cmp	r3, #5
 8002252:	d007      	beq.n	8002264 <HAL_ADC_Init+0x1dc>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002258:	2b06      	cmp	r3, #6
 800225a:	d003      	beq.n	8002264 <HAL_ADC_Init+0x1dc>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002260:	2b07      	cmp	r3, #7
 8002262:	d112      	bne.n	800228a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	695a      	ldr	r2, [r3, #20]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2107      	movs	r1, #7
 8002270:	438a      	bics	r2, r1
 8002272:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6959      	ldr	r1, [r3, #20]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800227e:	2207      	movs	r2, #7
 8002280:	401a      	ands	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	4a1c      	ldr	r2, [pc, #112]	; (8002304 <HAL_ADC_Init+0x27c>)
 8002292:	4013      	ands	r3, r2
 8002294:	68ba      	ldr	r2, [r7, #8]
 8002296:	429a      	cmp	r2, r3
 8002298:	d10b      	bne.n	80022b2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022a4:	2203      	movs	r2, #3
 80022a6:	4393      	bics	r3, r2
 80022a8:	2201      	movs	r2, #1
 80022aa:	431a      	orrs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80022b0:	e01c      	b.n	80022ec <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022b6:	2212      	movs	r2, #18
 80022b8:	4393      	bics	r3, r2
 80022ba:	2210      	movs	r2, #16
 80022bc:	431a      	orrs	r2, r3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022c6:	2201      	movs	r2, #1
 80022c8:	431a      	orrs	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80022ce:	230f      	movs	r3, #15
 80022d0:	18fb      	adds	r3, r7, r3
 80022d2:	2201      	movs	r2, #1
 80022d4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80022d6:	e009      	b.n	80022ec <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022dc:	2210      	movs	r2, #16
 80022de:	431a      	orrs	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80022e4:	230f      	movs	r3, #15
 80022e6:	18fb      	adds	r3, r7, r3
 80022e8:	2201      	movs	r2, #1
 80022ea:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80022ec:	230f      	movs	r3, #15
 80022ee:	18fb      	adds	r3, r7, r3
 80022f0:	781b      	ldrb	r3, [r3, #0]
}
 80022f2:	0018      	movs	r0, r3
 80022f4:	46bd      	mov	sp, r7
 80022f6:	b004      	add	sp, #16
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	46c0      	nop			; (mov r8, r8)
 80022fc:	fffffefd 	.word	0xfffffefd
 8002300:	fffe0219 	.word	0xfffe0219
 8002304:	833fffe7 	.word	0x833fffe7

08002308 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002308:	b590      	push	{r4, r7, lr}
 800230a:	b087      	sub	sp, #28
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002314:	2317      	movs	r3, #23
 8002316:	18fb      	adds	r3, r7, r3
 8002318:	2200      	movs	r2, #0
 800231a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	2204      	movs	r2, #4
 8002324:	4013      	ands	r3, r2
 8002326:	d15e      	bne.n	80023e6 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2234      	movs	r2, #52	; 0x34
 800232c:	5c9b      	ldrb	r3, [r3, r2]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d101      	bne.n	8002336 <HAL_ADC_Start_DMA+0x2e>
 8002332:	2302      	movs	r3, #2
 8002334:	e05e      	b.n	80023f4 <HAL_ADC_Start_DMA+0xec>
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2234      	movs	r2, #52	; 0x34
 800233a:	2101      	movs	r1, #1
 800233c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	7e5b      	ldrb	r3, [r3, #25]
 8002342:	2b01      	cmp	r3, #1
 8002344:	d007      	beq.n	8002356 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002346:	2317      	movs	r3, #23
 8002348:	18fc      	adds	r4, r7, r3
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	0018      	movs	r0, r3
 800234e:	f000 f983 	bl	8002658 <ADC_Enable>
 8002352:	0003      	movs	r3, r0
 8002354:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002356:	2317      	movs	r3, #23
 8002358:	18fb      	adds	r3, r7, r3
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d146      	bne.n	80023ee <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002364:	4a25      	ldr	r2, [pc, #148]	; (80023fc <HAL_ADC_Start_DMA+0xf4>)
 8002366:	4013      	ands	r3, r2
 8002368:	2280      	movs	r2, #128	; 0x80
 800236a:	0052      	lsls	r2, r2, #1
 800236c:	431a      	orrs	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2200      	movs	r2, #0
 8002376:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2234      	movs	r2, #52	; 0x34
 800237c:	2100      	movs	r1, #0
 800237e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002384:	4a1e      	ldr	r2, [pc, #120]	; (8002400 <HAL_ADC_Start_DMA+0xf8>)
 8002386:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238c:	4a1d      	ldr	r2, [pc, #116]	; (8002404 <HAL_ADC_Start_DMA+0xfc>)
 800238e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002394:	4a1c      	ldr	r2, [pc, #112]	; (8002408 <HAL_ADC_Start_DMA+0x100>)
 8002396:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	221c      	movs	r2, #28
 800239e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2110      	movs	r1, #16
 80023ac:	430a      	orrs	r2, r1
 80023ae:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68da      	ldr	r2, [r3, #12]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2101      	movs	r1, #1
 80023bc:	430a      	orrs	r2, r1
 80023be:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	3340      	adds	r3, #64	; 0x40
 80023ca:	0019      	movs	r1, r3
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f000 fc0a 	bl	8002be8 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689a      	ldr	r2, [r3, #8]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2104      	movs	r1, #4
 80023e0:	430a      	orrs	r2, r1
 80023e2:	609a      	str	r2, [r3, #8]
 80023e4:	e003      	b.n	80023ee <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80023e6:	2317      	movs	r3, #23
 80023e8:	18fb      	adds	r3, r7, r3
 80023ea:	2202      	movs	r2, #2
 80023ec:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 80023ee:	2317      	movs	r3, #23
 80023f0:	18fb      	adds	r3, r7, r3
 80023f2:	781b      	ldrb	r3, [r3, #0]
}
 80023f4:	0018      	movs	r0, r3
 80023f6:	46bd      	mov	sp, r7
 80023f8:	b007      	add	sp, #28
 80023fa:	bd90      	pop	{r4, r7, pc}
 80023fc:	fffff0fe 	.word	0xfffff0fe
 8002400:	08002761 	.word	0x08002761
 8002404:	08002815 	.word	0x08002815
 8002408:	08002833 	.word	0x08002833

0800240c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002414:	46c0      	nop			; (mov r8, r8)
 8002416:	46bd      	mov	sp, r7
 8002418:	b002      	add	sp, #8
 800241a:	bd80      	pop	{r7, pc}

0800241c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002424:	46c0      	nop			; (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b002      	add	sp, #8
 800242a:	bd80      	pop	{r7, pc}

0800242c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002434:	46c0      	nop			; (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	b002      	add	sp, #8
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b084      	sub	sp, #16
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002446:	230f      	movs	r3, #15
 8002448:	18fb      	adds	r3, r7, r3
 800244a:	2200      	movs	r2, #0
 800244c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800244e:	2300      	movs	r3, #0
 8002450:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002456:	2380      	movs	r3, #128	; 0x80
 8002458:	055b      	lsls	r3, r3, #21
 800245a:	429a      	cmp	r2, r3
 800245c:	d011      	beq.n	8002482 <HAL_ADC_ConfigChannel+0x46>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002462:	2b01      	cmp	r3, #1
 8002464:	d00d      	beq.n	8002482 <HAL_ADC_ConfigChannel+0x46>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246a:	2b02      	cmp	r3, #2
 800246c:	d009      	beq.n	8002482 <HAL_ADC_ConfigChannel+0x46>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002472:	2b03      	cmp	r3, #3
 8002474:	d005      	beq.n	8002482 <HAL_ADC_ConfigChannel+0x46>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800247a:	2b04      	cmp	r3, #4
 800247c:	d001      	beq.n	8002482 <HAL_ADC_ConfigChannel+0x46>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2234      	movs	r2, #52	; 0x34
 8002486:	5c9b      	ldrb	r3, [r3, r2]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d101      	bne.n	8002490 <HAL_ADC_ConfigChannel+0x54>
 800248c:	2302      	movs	r3, #2
 800248e:	e0d0      	b.n	8002632 <HAL_ADC_ConfigChannel+0x1f6>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2234      	movs	r2, #52	; 0x34
 8002494:	2101      	movs	r1, #1
 8002496:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	2204      	movs	r2, #4
 80024a0:	4013      	ands	r3, r2
 80024a2:	d000      	beq.n	80024a6 <HAL_ADC_ConfigChannel+0x6a>
 80024a4:	e0b4      	b.n	8002610 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	4a64      	ldr	r2, [pc, #400]	; (800263c <HAL_ADC_ConfigChannel+0x200>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d100      	bne.n	80024b2 <HAL_ADC_ConfigChannel+0x76>
 80024b0:	e082      	b.n	80025b8 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2201      	movs	r2, #1
 80024be:	409a      	lsls	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	430a      	orrs	r2, r1
 80024c6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024cc:	2380      	movs	r3, #128	; 0x80
 80024ce:	055b      	lsls	r3, r3, #21
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d037      	beq.n	8002544 <HAL_ADC_ConfigChannel+0x108>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d033      	beq.n	8002544 <HAL_ADC_ConfigChannel+0x108>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d02f      	beq.n	8002544 <HAL_ADC_ConfigChannel+0x108>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e8:	2b03      	cmp	r3, #3
 80024ea:	d02b      	beq.n	8002544 <HAL_ADC_ConfigChannel+0x108>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f0:	2b04      	cmp	r3, #4
 80024f2:	d027      	beq.n	8002544 <HAL_ADC_ConfigChannel+0x108>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f8:	2b05      	cmp	r3, #5
 80024fa:	d023      	beq.n	8002544 <HAL_ADC_ConfigChannel+0x108>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002500:	2b06      	cmp	r3, #6
 8002502:	d01f      	beq.n	8002544 <HAL_ADC_ConfigChannel+0x108>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002508:	2b07      	cmp	r3, #7
 800250a:	d01b      	beq.n	8002544 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	2107      	movs	r1, #7
 8002518:	400b      	ands	r3, r1
 800251a:	429a      	cmp	r2, r3
 800251c:	d012      	beq.n	8002544 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	695a      	ldr	r2, [r3, #20]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2107      	movs	r1, #7
 800252a:	438a      	bics	r2, r1
 800252c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6959      	ldr	r1, [r3, #20]
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	2207      	movs	r2, #7
 800253a:	401a      	ands	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	430a      	orrs	r2, r1
 8002542:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2b10      	cmp	r3, #16
 800254a:	d007      	beq.n	800255c <HAL_ADC_ConfigChannel+0x120>
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	2b11      	cmp	r3, #17
 8002552:	d003      	beq.n	800255c <HAL_ADC_ConfigChannel+0x120>
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2b12      	cmp	r3, #18
 800255a:	d163      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800255c:	4b38      	ldr	r3, [pc, #224]	; (8002640 <HAL_ADC_ConfigChannel+0x204>)
 800255e:	6819      	ldr	r1, [r3, #0]
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2b10      	cmp	r3, #16
 8002566:	d009      	beq.n	800257c <HAL_ADC_ConfigChannel+0x140>
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b11      	cmp	r3, #17
 800256e:	d102      	bne.n	8002576 <HAL_ADC_ConfigChannel+0x13a>
 8002570:	2380      	movs	r3, #128	; 0x80
 8002572:	03db      	lsls	r3, r3, #15
 8002574:	e004      	b.n	8002580 <HAL_ADC_ConfigChannel+0x144>
 8002576:	2380      	movs	r3, #128	; 0x80
 8002578:	045b      	lsls	r3, r3, #17
 800257a:	e001      	b.n	8002580 <HAL_ADC_ConfigChannel+0x144>
 800257c:	2380      	movs	r3, #128	; 0x80
 800257e:	041b      	lsls	r3, r3, #16
 8002580:	4a2f      	ldr	r2, [pc, #188]	; (8002640 <HAL_ADC_ConfigChannel+0x204>)
 8002582:	430b      	orrs	r3, r1
 8002584:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2b10      	cmp	r3, #16
 800258c:	d14a      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800258e:	4b2d      	ldr	r3, [pc, #180]	; (8002644 <HAL_ADC_ConfigChannel+0x208>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	492d      	ldr	r1, [pc, #180]	; (8002648 <HAL_ADC_ConfigChannel+0x20c>)
 8002594:	0018      	movs	r0, r3
 8002596:	f7fd fdb7 	bl	8000108 <__udivsi3>
 800259a:	0003      	movs	r3, r0
 800259c:	001a      	movs	r2, r3
 800259e:	0013      	movs	r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	189b      	adds	r3, r3, r2
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025a8:	e002      	b.n	80025b0 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	3b01      	subs	r3, #1
 80025ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1f9      	bne.n	80025aa <HAL_ADC_ConfigChannel+0x16e>
 80025b6:	e035      	b.n	8002624 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2101      	movs	r1, #1
 80025c4:	4099      	lsls	r1, r3
 80025c6:	000b      	movs	r3, r1
 80025c8:	43d9      	mvns	r1, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	400a      	ands	r2, r1
 80025d0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2b10      	cmp	r3, #16
 80025d8:	d007      	beq.n	80025ea <HAL_ADC_ConfigChannel+0x1ae>
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2b11      	cmp	r3, #17
 80025e0:	d003      	beq.n	80025ea <HAL_ADC_ConfigChannel+0x1ae>
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2b12      	cmp	r3, #18
 80025e8:	d11c      	bne.n	8002624 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80025ea:	4b15      	ldr	r3, [pc, #84]	; (8002640 <HAL_ADC_ConfigChannel+0x204>)
 80025ec:	6819      	ldr	r1, [r3, #0]
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2b10      	cmp	r3, #16
 80025f4:	d007      	beq.n	8002606 <HAL_ADC_ConfigChannel+0x1ca>
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2b11      	cmp	r3, #17
 80025fc:	d101      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x1c6>
 80025fe:	4b13      	ldr	r3, [pc, #76]	; (800264c <HAL_ADC_ConfigChannel+0x210>)
 8002600:	e002      	b.n	8002608 <HAL_ADC_ConfigChannel+0x1cc>
 8002602:	4b13      	ldr	r3, [pc, #76]	; (8002650 <HAL_ADC_ConfigChannel+0x214>)
 8002604:	e000      	b.n	8002608 <HAL_ADC_ConfigChannel+0x1cc>
 8002606:	4b13      	ldr	r3, [pc, #76]	; (8002654 <HAL_ADC_ConfigChannel+0x218>)
 8002608:	4a0d      	ldr	r2, [pc, #52]	; (8002640 <HAL_ADC_ConfigChannel+0x204>)
 800260a:	400b      	ands	r3, r1
 800260c:	6013      	str	r3, [r2, #0]
 800260e:	e009      	b.n	8002624 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002614:	2220      	movs	r2, #32
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 800261c:	230f      	movs	r3, #15
 800261e:	18fb      	adds	r3, r7, r3
 8002620:	2201      	movs	r2, #1
 8002622:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2234      	movs	r2, #52	; 0x34
 8002628:	2100      	movs	r1, #0
 800262a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800262c:	230f      	movs	r3, #15
 800262e:	18fb      	adds	r3, r7, r3
 8002630:	781b      	ldrb	r3, [r3, #0]
}
 8002632:	0018      	movs	r0, r3
 8002634:	46bd      	mov	sp, r7
 8002636:	b004      	add	sp, #16
 8002638:	bd80      	pop	{r7, pc}
 800263a:	46c0      	nop			; (mov r8, r8)
 800263c:	00001001 	.word	0x00001001
 8002640:	40012708 	.word	0x40012708
 8002644:	20000028 	.word	0x20000028
 8002648:	000f4240 	.word	0x000f4240
 800264c:	ffbfffff 	.word	0xffbfffff
 8002650:	feffffff 	.word	0xfeffffff
 8002654:	ff7fffff 	.word	0xff7fffff

08002658 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002660:	2300      	movs	r3, #0
 8002662:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002664:	2300      	movs	r3, #0
 8002666:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	2203      	movs	r2, #3
 8002670:	4013      	ands	r3, r2
 8002672:	2b01      	cmp	r3, #1
 8002674:	d112      	bne.n	800269c <ADC_Enable+0x44>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2201      	movs	r2, #1
 800267e:	4013      	ands	r3, r2
 8002680:	2b01      	cmp	r3, #1
 8002682:	d009      	beq.n	8002698 <ADC_Enable+0x40>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	68da      	ldr	r2, [r3, #12]
 800268a:	2380      	movs	r3, #128	; 0x80
 800268c:	021b      	lsls	r3, r3, #8
 800268e:	401a      	ands	r2, r3
 8002690:	2380      	movs	r3, #128	; 0x80
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	429a      	cmp	r2, r3
 8002696:	d101      	bne.n	800269c <ADC_Enable+0x44>
 8002698:	2301      	movs	r3, #1
 800269a:	e000      	b.n	800269e <ADC_Enable+0x46>
 800269c:	2300      	movs	r3, #0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d152      	bne.n	8002748 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	4a2a      	ldr	r2, [pc, #168]	; (8002754 <ADC_Enable+0xfc>)
 80026aa:	4013      	ands	r3, r2
 80026ac:	d00d      	beq.n	80026ca <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026b2:	2210      	movs	r2, #16
 80026b4:	431a      	orrs	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026be:	2201      	movs	r2, #1
 80026c0:	431a      	orrs	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e03f      	b.n	800274a <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2101      	movs	r1, #1
 80026d6:	430a      	orrs	r2, r1
 80026d8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026da:	4b1f      	ldr	r3, [pc, #124]	; (8002758 <ADC_Enable+0x100>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	491f      	ldr	r1, [pc, #124]	; (800275c <ADC_Enable+0x104>)
 80026e0:	0018      	movs	r0, r3
 80026e2:	f7fd fd11 	bl	8000108 <__udivsi3>
 80026e6:	0003      	movs	r3, r0
 80026e8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026ea:	e002      	b.n	80026f2 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	3b01      	subs	r3, #1
 80026f0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d1f9      	bne.n	80026ec <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80026f8:	f7ff fcae 	bl	8002058 <HAL_GetTick>
 80026fc:	0003      	movs	r3, r0
 80026fe:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002700:	e01b      	b.n	800273a <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002702:	f7ff fca9 	bl	8002058 <HAL_GetTick>
 8002706:	0002      	movs	r2, r0
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d914      	bls.n	800273a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2201      	movs	r2, #1
 8002718:	4013      	ands	r3, r2
 800271a:	2b01      	cmp	r3, #1
 800271c:	d00d      	beq.n	800273a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002722:	2210      	movs	r2, #16
 8002724:	431a      	orrs	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800272e:	2201      	movs	r2, #1
 8002730:	431a      	orrs	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e007      	b.n	800274a <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	2201      	movs	r2, #1
 8002742:	4013      	ands	r3, r2
 8002744:	2b01      	cmp	r3, #1
 8002746:	d1dc      	bne.n	8002702 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	0018      	movs	r0, r3
 800274c:	46bd      	mov	sp, r7
 800274e:	b004      	add	sp, #16
 8002750:	bd80      	pop	{r7, pc}
 8002752:	46c0      	nop			; (mov r8, r8)
 8002754:	80000017 	.word	0x80000017
 8002758:	20000028 	.word	0x20000028
 800275c:	000f4240 	.word	0x000f4240

08002760 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800276c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002772:	2250      	movs	r2, #80	; 0x50
 8002774:	4013      	ands	r3, r2
 8002776:	d140      	bne.n	80027fa <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800277c:	2280      	movs	r2, #128	; 0x80
 800277e:	0092      	lsls	r2, r2, #2
 8002780:	431a      	orrs	r2, r3
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	23c0      	movs	r3, #192	; 0xc0
 800278e:	011b      	lsls	r3, r3, #4
 8002790:	4013      	ands	r3, r2
 8002792:	d12d      	bne.n	80027f0 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002798:	2b00      	cmp	r3, #0
 800279a:	d129      	bne.n	80027f0 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2208      	movs	r2, #8
 80027a4:	4013      	ands	r3, r2
 80027a6:	2b08      	cmp	r3, #8
 80027a8:	d122      	bne.n	80027f0 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	2204      	movs	r2, #4
 80027b2:	4013      	ands	r3, r2
 80027b4:	d110      	bne.n	80027d8 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	685a      	ldr	r2, [r3, #4]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	210c      	movs	r1, #12
 80027c2:	438a      	bics	r2, r1
 80027c4:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ca:	4a11      	ldr	r2, [pc, #68]	; (8002810 <ADC_DMAConvCplt+0xb0>)
 80027cc:	4013      	ands	r3, r2
 80027ce:	2201      	movs	r2, #1
 80027d0:	431a      	orrs	r2, r3
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	639a      	str	r2, [r3, #56]	; 0x38
 80027d6:	e00b      	b.n	80027f0 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027dc:	2220      	movs	r2, #32
 80027de:	431a      	orrs	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027e8:	2201      	movs	r2, #1
 80027ea:	431a      	orrs	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	0018      	movs	r0, r3
 80027f4:	f7ff fe0a 	bl	800240c <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80027f8:	e005      	b.n	8002806 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	0010      	movs	r0, r2
 8002804:	4798      	blx	r3
}
 8002806:	46c0      	nop			; (mov r8, r8)
 8002808:	46bd      	mov	sp, r7
 800280a:	b004      	add	sp, #16
 800280c:	bd80      	pop	{r7, pc}
 800280e:	46c0      	nop			; (mov r8, r8)
 8002810:	fffffefe 	.word	0xfffffefe

08002814 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002820:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	0018      	movs	r0, r3
 8002826:	f7ff fdf9 	bl	800241c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800282a:	46c0      	nop			; (mov r8, r8)
 800282c:	46bd      	mov	sp, r7
 800282e:	b004      	add	sp, #16
 8002830:	bd80      	pop	{r7, pc}

08002832 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002832:	b580      	push	{r7, lr}
 8002834:	b084      	sub	sp, #16
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002844:	2240      	movs	r2, #64	; 0x40
 8002846:	431a      	orrs	r2, r3
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002850:	2204      	movs	r2, #4
 8002852:	431a      	orrs	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	0018      	movs	r0, r3
 800285c:	f7ff fde6 	bl	800242c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002860:	46c0      	nop			; (mov r8, r8)
 8002862:	46bd      	mov	sp, r7
 8002864:	b004      	add	sp, #16
 8002866:	bd80      	pop	{r7, pc}

08002868 <__NVIC_EnableIRQ>:
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	0002      	movs	r2, r0
 8002870:	1dfb      	adds	r3, r7, #7
 8002872:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002874:	1dfb      	adds	r3, r7, #7
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	2b7f      	cmp	r3, #127	; 0x7f
 800287a:	d809      	bhi.n	8002890 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800287c:	1dfb      	adds	r3, r7, #7
 800287e:	781b      	ldrb	r3, [r3, #0]
 8002880:	001a      	movs	r2, r3
 8002882:	231f      	movs	r3, #31
 8002884:	401a      	ands	r2, r3
 8002886:	4b04      	ldr	r3, [pc, #16]	; (8002898 <__NVIC_EnableIRQ+0x30>)
 8002888:	2101      	movs	r1, #1
 800288a:	4091      	lsls	r1, r2
 800288c:	000a      	movs	r2, r1
 800288e:	601a      	str	r2, [r3, #0]
}
 8002890:	46c0      	nop			; (mov r8, r8)
 8002892:	46bd      	mov	sp, r7
 8002894:	b002      	add	sp, #8
 8002896:	bd80      	pop	{r7, pc}
 8002898:	e000e100 	.word	0xe000e100

0800289c <__NVIC_SetPriority>:
{
 800289c:	b590      	push	{r4, r7, lr}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	0002      	movs	r2, r0
 80028a4:	6039      	str	r1, [r7, #0]
 80028a6:	1dfb      	adds	r3, r7, #7
 80028a8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80028aa:	1dfb      	adds	r3, r7, #7
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	2b7f      	cmp	r3, #127	; 0x7f
 80028b0:	d828      	bhi.n	8002904 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028b2:	4a2f      	ldr	r2, [pc, #188]	; (8002970 <__NVIC_SetPriority+0xd4>)
 80028b4:	1dfb      	adds	r3, r7, #7
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	b25b      	sxtb	r3, r3
 80028ba:	089b      	lsrs	r3, r3, #2
 80028bc:	33c0      	adds	r3, #192	; 0xc0
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	589b      	ldr	r3, [r3, r2]
 80028c2:	1dfa      	adds	r2, r7, #7
 80028c4:	7812      	ldrb	r2, [r2, #0]
 80028c6:	0011      	movs	r1, r2
 80028c8:	2203      	movs	r2, #3
 80028ca:	400a      	ands	r2, r1
 80028cc:	00d2      	lsls	r2, r2, #3
 80028ce:	21ff      	movs	r1, #255	; 0xff
 80028d0:	4091      	lsls	r1, r2
 80028d2:	000a      	movs	r2, r1
 80028d4:	43d2      	mvns	r2, r2
 80028d6:	401a      	ands	r2, r3
 80028d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	019b      	lsls	r3, r3, #6
 80028de:	22ff      	movs	r2, #255	; 0xff
 80028e0:	401a      	ands	r2, r3
 80028e2:	1dfb      	adds	r3, r7, #7
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	0018      	movs	r0, r3
 80028e8:	2303      	movs	r3, #3
 80028ea:	4003      	ands	r3, r0
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80028f0:	481f      	ldr	r0, [pc, #124]	; (8002970 <__NVIC_SetPriority+0xd4>)
 80028f2:	1dfb      	adds	r3, r7, #7
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	b25b      	sxtb	r3, r3
 80028f8:	089b      	lsrs	r3, r3, #2
 80028fa:	430a      	orrs	r2, r1
 80028fc:	33c0      	adds	r3, #192	; 0xc0
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	501a      	str	r2, [r3, r0]
}
 8002902:	e031      	b.n	8002968 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002904:	4a1b      	ldr	r2, [pc, #108]	; (8002974 <__NVIC_SetPriority+0xd8>)
 8002906:	1dfb      	adds	r3, r7, #7
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	0019      	movs	r1, r3
 800290c:	230f      	movs	r3, #15
 800290e:	400b      	ands	r3, r1
 8002910:	3b08      	subs	r3, #8
 8002912:	089b      	lsrs	r3, r3, #2
 8002914:	3306      	adds	r3, #6
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	18d3      	adds	r3, r2, r3
 800291a:	3304      	adds	r3, #4
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	1dfa      	adds	r2, r7, #7
 8002920:	7812      	ldrb	r2, [r2, #0]
 8002922:	0011      	movs	r1, r2
 8002924:	2203      	movs	r2, #3
 8002926:	400a      	ands	r2, r1
 8002928:	00d2      	lsls	r2, r2, #3
 800292a:	21ff      	movs	r1, #255	; 0xff
 800292c:	4091      	lsls	r1, r2
 800292e:	000a      	movs	r2, r1
 8002930:	43d2      	mvns	r2, r2
 8002932:	401a      	ands	r2, r3
 8002934:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	019b      	lsls	r3, r3, #6
 800293a:	22ff      	movs	r2, #255	; 0xff
 800293c:	401a      	ands	r2, r3
 800293e:	1dfb      	adds	r3, r7, #7
 8002940:	781b      	ldrb	r3, [r3, #0]
 8002942:	0018      	movs	r0, r3
 8002944:	2303      	movs	r3, #3
 8002946:	4003      	ands	r3, r0
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800294c:	4809      	ldr	r0, [pc, #36]	; (8002974 <__NVIC_SetPriority+0xd8>)
 800294e:	1dfb      	adds	r3, r7, #7
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	001c      	movs	r4, r3
 8002954:	230f      	movs	r3, #15
 8002956:	4023      	ands	r3, r4
 8002958:	3b08      	subs	r3, #8
 800295a:	089b      	lsrs	r3, r3, #2
 800295c:	430a      	orrs	r2, r1
 800295e:	3306      	adds	r3, #6
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	18c3      	adds	r3, r0, r3
 8002964:	3304      	adds	r3, #4
 8002966:	601a      	str	r2, [r3, #0]
}
 8002968:	46c0      	nop			; (mov r8, r8)
 800296a:	46bd      	mov	sp, r7
 800296c:	b003      	add	sp, #12
 800296e:	bd90      	pop	{r4, r7, pc}
 8002970:	e000e100 	.word	0xe000e100
 8002974:	e000ed00 	.word	0xe000ed00

08002978 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	1e5a      	subs	r2, r3, #1
 8002984:	2380      	movs	r3, #128	; 0x80
 8002986:	045b      	lsls	r3, r3, #17
 8002988:	429a      	cmp	r2, r3
 800298a:	d301      	bcc.n	8002990 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800298c:	2301      	movs	r3, #1
 800298e:	e010      	b.n	80029b2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002990:	4b0a      	ldr	r3, [pc, #40]	; (80029bc <SysTick_Config+0x44>)
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	3a01      	subs	r2, #1
 8002996:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002998:	2301      	movs	r3, #1
 800299a:	425b      	negs	r3, r3
 800299c:	2103      	movs	r1, #3
 800299e:	0018      	movs	r0, r3
 80029a0:	f7ff ff7c 	bl	800289c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029a4:	4b05      	ldr	r3, [pc, #20]	; (80029bc <SysTick_Config+0x44>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029aa:	4b04      	ldr	r3, [pc, #16]	; (80029bc <SysTick_Config+0x44>)
 80029ac:	2207      	movs	r2, #7
 80029ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	0018      	movs	r0, r3
 80029b4:	46bd      	mov	sp, r7
 80029b6:	b002      	add	sp, #8
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	46c0      	nop			; (mov r8, r8)
 80029bc:	e000e010 	.word	0xe000e010

080029c0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60b9      	str	r1, [r7, #8]
 80029c8:	607a      	str	r2, [r7, #4]
 80029ca:	210f      	movs	r1, #15
 80029cc:	187b      	adds	r3, r7, r1
 80029ce:	1c02      	adds	r2, r0, #0
 80029d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	187b      	adds	r3, r7, r1
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	b25b      	sxtb	r3, r3
 80029da:	0011      	movs	r1, r2
 80029dc:	0018      	movs	r0, r3
 80029de:	f7ff ff5d 	bl	800289c <__NVIC_SetPriority>
}
 80029e2:	46c0      	nop			; (mov r8, r8)
 80029e4:	46bd      	mov	sp, r7
 80029e6:	b004      	add	sp, #16
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b082      	sub	sp, #8
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	0002      	movs	r2, r0
 80029f2:	1dfb      	adds	r3, r7, #7
 80029f4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029f6:	1dfb      	adds	r3, r7, #7
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	b25b      	sxtb	r3, r3
 80029fc:	0018      	movs	r0, r3
 80029fe:	f7ff ff33 	bl	8002868 <__NVIC_EnableIRQ>
}
 8002a02:	46c0      	nop			; (mov r8, r8)
 8002a04:	46bd      	mov	sp, r7
 8002a06:	b002      	add	sp, #8
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b082      	sub	sp, #8
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	0018      	movs	r0, r3
 8002a16:	f7ff ffaf 	bl	8002978 <SysTick_Config>
 8002a1a:	0003      	movs	r3, r0
}
 8002a1c:	0018      	movs	r0, r3
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	b002      	add	sp, #8
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e015      	b.n	8002a62 <HAL_DAC_Init+0x3e>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if (hdac->State == HAL_DAC_STATE_RESET)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	791b      	ldrb	r3, [r3, #4]
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d106      	bne.n	8002a4e <HAL_DAC_Init+0x2a>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	0018      	movs	r0, r3
 8002a4a:	f7fe ffc7 	bl	80019dc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2202      	movs	r2, #2
 8002a52:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2200      	movs	r2, #0
 8002a58:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	0018      	movs	r0, r3
 8002a64:	46bd      	mov	sp, r7
 8002a66:	b002      	add	sp, #8
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <HAL_DAC_ConfigChannel>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b086      	sub	sp, #24
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	60f8      	str	r0, [r7, #12]
 8002a72:	60b9      	str	r1, [r7, #8]
 8002a74:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002a76:	2300      	movs	r3, #0
 8002a78:	617b      	str	r3, [r7, #20]
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	795b      	ldrb	r3, [r3, #5]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d101      	bne.n	8002a8a <HAL_DAC_ConfigChannel+0x20>
 8002a86:	2302      	movs	r3, #2
 8002a88:	e029      	b.n	8002ade <HAL_DAC_ConfigChannel+0x74>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2202      	movs	r2, #2
 8002a94:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 8002a9e:	223e      	movs	r2, #62	; 0x3e
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	409a      	lsls	r2, r3
 8002aa4:	0013      	movs	r3, r2
 8002aa6:	43da      	mvns	r2, r3
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	409a      	lsls	r2, r3
 8002ac0:	0013      	movs	r3, r2
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	697a      	ldr	r2, [r7, #20]
 8002ace:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	0018      	movs	r0, r3
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	b006      	add	sp, #24
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HAL_DAC_Start>:
       /* STM32F091xC  STM32F098xx */

#if defined (STM32F051x8) || defined (STM32F058xx)

HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b082      	sub	sp, #8
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
 8002aee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	795b      	ldrb	r3, [r3, #5]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d101      	bne.n	8002afc <HAL_DAC_Start+0x16>
 8002af8:	2302      	movs	r3, #2
 8002afa:	e028      	b.n	8002b4e <HAL_DAC_Start+0x68>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2201      	movs	r2, #1
 8002b00:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2202      	movs	r2, #2
 8002b06:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6819      	ldr	r1, [r3, #0]
 8002b0e:	2201      	movs	r2, #1
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	409a      	lsls	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d10e      	bne.n	8002b40 <HAL_DAC_Start+0x5a>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	223c      	movs	r2, #60	; 0x3c
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	2b3c      	cmp	r3, #60	; 0x3c
 8002b2e:	d107      	bne.n	8002b40 <HAL_DAC_Start+0x5a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	605a      	str	r2, [r3, #4]
    }
  }
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	0018      	movs	r0, r3
 8002b50:	46bd      	mov	sp, r7
 8002b52:	b002      	add	sp, #8
 8002b54:	bd80      	pop	{r7, pc}
	...

08002b58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b60:	2300      	movs	r3, #0
 8002b62:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e036      	b.n	8002bdc <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2221      	movs	r2, #33	; 0x21
 8002b72:	2102      	movs	r1, #2
 8002b74:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	4a18      	ldr	r2, [pc, #96]	; (8002be4 <HAL_DMA_Init+0x8c>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002b8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	695b      	ldr	r3, [r3, #20]
 8002ba0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ba6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69db      	ldr	r3, [r3, #28]
 8002bac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002bae:	68fa      	ldr	r2, [r7, #12]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f000 f9c4 	bl	8002f4c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2221      	movs	r2, #33	; 0x21
 8002bce:	2101      	movs	r1, #1
 8002bd0:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2220      	movs	r2, #32
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
}  
 8002bdc:	0018      	movs	r0, r3
 8002bde:	46bd      	mov	sp, r7
 8002be0:	b004      	add	sp, #16
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	ffffc00f 	.word	0xffffc00f

08002be8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b086      	sub	sp, #24
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
 8002bf4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002bf6:	2317      	movs	r3, #23
 8002bf8:	18fb      	adds	r3, r7, r3
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2220      	movs	r2, #32
 8002c02:	5c9b      	ldrb	r3, [r3, r2]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d101      	bne.n	8002c0c <HAL_DMA_Start_IT+0x24>
 8002c08:	2302      	movs	r3, #2
 8002c0a:	e04f      	b.n	8002cac <HAL_DMA_Start_IT+0xc4>
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	2101      	movs	r1, #1
 8002c12:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2221      	movs	r2, #33	; 0x21
 8002c18:	5c9b      	ldrb	r3, [r3, r2]
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d13a      	bne.n	8002c96 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2221      	movs	r2, #33	; 0x21
 8002c24:	2102      	movs	r1, #2
 8002c26:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2101      	movs	r1, #1
 8002c3a:	438a      	bics	r2, r1
 8002c3c:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	68b9      	ldr	r1, [r7, #8]
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f000 f954 	bl	8002ef2 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d008      	beq.n	8002c64 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	210e      	movs	r1, #14
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	601a      	str	r2, [r3, #0]
 8002c62:	e00f      	b.n	8002c84 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	210a      	movs	r1, #10
 8002c70:	430a      	orrs	r2, r1
 8002c72:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2104      	movs	r1, #4
 8002c80:	438a      	bics	r2, r1
 8002c82:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2101      	movs	r1, #1
 8002c90:	430a      	orrs	r2, r1
 8002c92:	601a      	str	r2, [r3, #0]
 8002c94:	e007      	b.n	8002ca6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2220      	movs	r2, #32
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002c9e:	2317      	movs	r3, #23
 8002ca0:	18fb      	adds	r3, r7, r3
 8002ca2:	2202      	movs	r2, #2
 8002ca4:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8002ca6:	2317      	movs	r3, #23
 8002ca8:	18fb      	adds	r3, r7, r3
 8002caa:	781b      	ldrb	r3, [r3, #0]
} 
 8002cac:	0018      	movs	r0, r3
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	b006      	add	sp, #24
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2221      	movs	r2, #33	; 0x21
 8002cc0:	5c9b      	ldrb	r3, [r3, r2]
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d008      	beq.n	8002cda <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2204      	movs	r2, #4
 8002ccc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2220      	movs	r2, #32
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e020      	b.n	8002d1c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	210e      	movs	r1, #14
 8002ce6:	438a      	bics	r2, r1
 8002ce8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	438a      	bics	r2, r1
 8002cf8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d02:	2101      	movs	r1, #1
 8002d04:	4091      	lsls	r1, r2
 8002d06:	000a      	movs	r2, r1
 8002d08:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2221      	movs	r2, #33	; 0x21
 8002d0e:	2101      	movs	r1, #1
 8002d10:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2220      	movs	r2, #32
 8002d16:	2100      	movs	r1, #0
 8002d18:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	0018      	movs	r0, r3
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	b002      	add	sp, #8
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d2c:	210f      	movs	r1, #15
 8002d2e:	187b      	adds	r3, r7, r1
 8002d30:	2200      	movs	r2, #0
 8002d32:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2221      	movs	r2, #33	; 0x21
 8002d38:	5c9b      	ldrb	r3, [r3, r2]
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d006      	beq.n	8002d4e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2204      	movs	r2, #4
 8002d44:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002d46:	187b      	adds	r3, r7, r1
 8002d48:	2201      	movs	r2, #1
 8002d4a:	701a      	strb	r2, [r3, #0]
 8002d4c:	e028      	b.n	8002da0 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	210e      	movs	r1, #14
 8002d5a:	438a      	bics	r2, r1
 8002d5c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2101      	movs	r1, #1
 8002d6a:	438a      	bics	r2, r1
 8002d6c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d76:	2101      	movs	r1, #1
 8002d78:	4091      	lsls	r1, r2
 8002d7a:	000a      	movs	r2, r1
 8002d7c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2221      	movs	r2, #33	; 0x21
 8002d82:	2101      	movs	r1, #1
 8002d84:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2220      	movs	r2, #32
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d004      	beq.n	8002da0 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	0010      	movs	r0, r2
 8002d9e:	4798      	blx	r3
    } 
  }
  return status;
 8002da0:	230f      	movs	r3, #15
 8002da2:	18fb      	adds	r3, r7, r3
 8002da4:	781b      	ldrb	r3, [r3, #0]
}
 8002da6:	0018      	movs	r0, r3
 8002da8:	46bd      	mov	sp, r7
 8002daa:	b004      	add	sp, #16
 8002dac:	bd80      	pop	{r7, pc}

08002dae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b084      	sub	sp, #16
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dca:	2204      	movs	r2, #4
 8002dcc:	409a      	lsls	r2, r3
 8002dce:	0013      	movs	r3, r2
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	d024      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x72>
 8002dd6:	68bb      	ldr	r3, [r7, #8]
 8002dd8:	2204      	movs	r2, #4
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d020      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2220      	movs	r2, #32
 8002de6:	4013      	ands	r3, r2
 8002de8:	d107      	bne.n	8002dfa <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2104      	movs	r1, #4
 8002df6:	438a      	bics	r2, r1
 8002df8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e02:	2104      	movs	r1, #4
 8002e04:	4091      	lsls	r1, r2
 8002e06:	000a      	movs	r2, r1
 8002e08:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d100      	bne.n	8002e14 <HAL_DMA_IRQHandler+0x66>
 8002e12:	e06a      	b.n	8002eea <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	0010      	movs	r0, r2
 8002e1c:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002e1e:	e064      	b.n	8002eea <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e24:	2202      	movs	r2, #2
 8002e26:	409a      	lsls	r2, r3
 8002e28:	0013      	movs	r3, r2
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	d02b      	beq.n	8002e88 <HAL_DMA_IRQHandler+0xda>
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	2202      	movs	r2, #2
 8002e34:	4013      	ands	r3, r2
 8002e36:	d027      	beq.n	8002e88 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	4013      	ands	r3, r2
 8002e42:	d10b      	bne.n	8002e5c <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	210a      	movs	r1, #10
 8002e50:	438a      	bics	r2, r1
 8002e52:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2221      	movs	r2, #33	; 0x21
 8002e58:	2101      	movs	r1, #1
 8002e5a:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e64:	2102      	movs	r1, #2
 8002e66:	4091      	lsls	r1, r2
 8002e68:	000a      	movs	r2, r1
 8002e6a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2220      	movs	r2, #32
 8002e70:	2100      	movs	r1, #0
 8002e72:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d036      	beq.n	8002eea <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e80:	687a      	ldr	r2, [r7, #4]
 8002e82:	0010      	movs	r0, r2
 8002e84:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002e86:	e030      	b.n	8002eea <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e8c:	2208      	movs	r2, #8
 8002e8e:	409a      	lsls	r2, r3
 8002e90:	0013      	movs	r3, r2
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	4013      	ands	r3, r2
 8002e96:	d028      	beq.n	8002eea <HAL_DMA_IRQHandler+0x13c>
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	2208      	movs	r2, #8
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	d024      	beq.n	8002eea <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	210e      	movs	r1, #14
 8002eac:	438a      	bics	r2, r1
 8002eae:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002eb8:	2101      	movs	r1, #1
 8002eba:	4091      	lsls	r1, r2
 8002ebc:	000a      	movs	r2, r1
 8002ebe:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2221      	movs	r2, #33	; 0x21
 8002eca:	2101      	movs	r1, #1
 8002ecc:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2220      	movs	r2, #32
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d005      	beq.n	8002eea <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	0010      	movs	r0, r2
 8002ee6:	4798      	blx	r3
    }
   }
}  
 8002ee8:	e7ff      	b.n	8002eea <HAL_DMA_IRQHandler+0x13c>
 8002eea:	46c0      	nop			; (mov r8, r8)
 8002eec:	46bd      	mov	sp, r7
 8002eee:	b004      	add	sp, #16
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b084      	sub	sp, #16
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	60f8      	str	r0, [r7, #12]
 8002efa:	60b9      	str	r1, [r7, #8]
 8002efc:	607a      	str	r2, [r7, #4]
 8002efe:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f08:	2101      	movs	r1, #1
 8002f0a:	4091      	lsls	r1, r2
 8002f0c:	000a      	movs	r2, r1
 8002f0e:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	2b10      	cmp	r3, #16
 8002f1e:	d108      	bne.n	8002f32 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	68ba      	ldr	r2, [r7, #8]
 8002f2e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f30:	e007      	b.n	8002f42 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	68ba      	ldr	r2, [r7, #8]
 8002f38:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	60da      	str	r2, [r3, #12]
}
 8002f42:	46c0      	nop			; (mov r8, r8)
 8002f44:	46bd      	mov	sp, r7
 8002f46:	b004      	add	sp, #16
 8002f48:	bd80      	pop	{r7, pc}
	...

08002f4c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a08      	ldr	r2, [pc, #32]	; (8002f7c <DMA_CalcBaseAndBitshift+0x30>)
 8002f5a:	4694      	mov	ip, r2
 8002f5c:	4463      	add	r3, ip
 8002f5e:	2114      	movs	r1, #20
 8002f60:	0018      	movs	r0, r3
 8002f62:	f7fd f8d1 	bl	8000108 <__udivsi3>
 8002f66:	0003      	movs	r3, r0
 8002f68:	009a      	lsls	r2, r3, #2
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a03      	ldr	r2, [pc, #12]	; (8002f80 <DMA_CalcBaseAndBitshift+0x34>)
 8002f72:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002f74:	46c0      	nop			; (mov r8, r8)
 8002f76:	46bd      	mov	sp, r7
 8002f78:	b002      	add	sp, #8
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	bffdfff8 	.word	0xbffdfff8
 8002f80:	40020000 	.word	0x40020000

08002f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b086      	sub	sp, #24
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f92:	e14f      	b.n	8003234 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2101      	movs	r1, #1
 8002f9a:	697a      	ldr	r2, [r7, #20]
 8002f9c:	4091      	lsls	r1, r2
 8002f9e:	000a      	movs	r2, r1
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d100      	bne.n	8002fac <HAL_GPIO_Init+0x28>
 8002faa:	e140      	b.n	800322e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2203      	movs	r2, #3
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d005      	beq.n	8002fc4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	2203      	movs	r2, #3
 8002fbe:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d130      	bne.n	8003026 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	2203      	movs	r2, #3
 8002fd0:	409a      	lsls	r2, r3
 8002fd2:	0013      	movs	r3, r2
 8002fd4:	43da      	mvns	r2, r3
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	4013      	ands	r3, r2
 8002fda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	68da      	ldr	r2, [r3, #12]
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	409a      	lsls	r2, r3
 8002fe6:	0013      	movs	r3, r2
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	409a      	lsls	r2, r3
 8003000:	0013      	movs	r3, r2
 8003002:	43da      	mvns	r2, r3
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	4013      	ands	r3, r2
 8003008:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	091b      	lsrs	r3, r3, #4
 8003010:	2201      	movs	r2, #1
 8003012:	401a      	ands	r2, r3
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	409a      	lsls	r2, r3
 8003018:	0013      	movs	r3, r2
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	4313      	orrs	r3, r2
 800301e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	693a      	ldr	r2, [r7, #16]
 8003024:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2203      	movs	r2, #3
 800302c:	4013      	ands	r3, r2
 800302e:	2b03      	cmp	r3, #3
 8003030:	d017      	beq.n	8003062 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	2203      	movs	r2, #3
 800303e:	409a      	lsls	r2, r3
 8003040:	0013      	movs	r3, r2
 8003042:	43da      	mvns	r2, r3
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	4013      	ands	r3, r2
 8003048:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	689a      	ldr	r2, [r3, #8]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	409a      	lsls	r2, r3
 8003054:	0013      	movs	r3, r2
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	4313      	orrs	r3, r2
 800305a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	2203      	movs	r2, #3
 8003068:	4013      	ands	r3, r2
 800306a:	2b02      	cmp	r3, #2
 800306c:	d123      	bne.n	80030b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	08da      	lsrs	r2, r3, #3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	3208      	adds	r2, #8
 8003076:	0092      	lsls	r2, r2, #2
 8003078:	58d3      	ldr	r3, [r2, r3]
 800307a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	2207      	movs	r2, #7
 8003080:	4013      	ands	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	220f      	movs	r2, #15
 8003086:	409a      	lsls	r2, r3
 8003088:	0013      	movs	r3, r2
 800308a:	43da      	mvns	r2, r3
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	4013      	ands	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	691a      	ldr	r2, [r3, #16]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	2107      	movs	r1, #7
 800309a:	400b      	ands	r3, r1
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	409a      	lsls	r2, r3
 80030a0:	0013      	movs	r3, r2
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	08da      	lsrs	r2, r3, #3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3208      	adds	r2, #8
 80030b0:	0092      	lsls	r2, r2, #2
 80030b2:	6939      	ldr	r1, [r7, #16]
 80030b4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	2203      	movs	r2, #3
 80030c2:	409a      	lsls	r2, r3
 80030c4:	0013      	movs	r3, r2
 80030c6:	43da      	mvns	r2, r3
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	4013      	ands	r3, r2
 80030cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	2203      	movs	r2, #3
 80030d4:	401a      	ands	r2, r3
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	005b      	lsls	r3, r3, #1
 80030da:	409a      	lsls	r2, r3
 80030dc:	0013      	movs	r3, r2
 80030de:	693a      	ldr	r2, [r7, #16]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	685a      	ldr	r2, [r3, #4]
 80030ee:	23c0      	movs	r3, #192	; 0xc0
 80030f0:	029b      	lsls	r3, r3, #10
 80030f2:	4013      	ands	r3, r2
 80030f4:	d100      	bne.n	80030f8 <HAL_GPIO_Init+0x174>
 80030f6:	e09a      	b.n	800322e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030f8:	4b54      	ldr	r3, [pc, #336]	; (800324c <HAL_GPIO_Init+0x2c8>)
 80030fa:	699a      	ldr	r2, [r3, #24]
 80030fc:	4b53      	ldr	r3, [pc, #332]	; (800324c <HAL_GPIO_Init+0x2c8>)
 80030fe:	2101      	movs	r1, #1
 8003100:	430a      	orrs	r2, r1
 8003102:	619a      	str	r2, [r3, #24]
 8003104:	4b51      	ldr	r3, [pc, #324]	; (800324c <HAL_GPIO_Init+0x2c8>)
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	2201      	movs	r2, #1
 800310a:	4013      	ands	r3, r2
 800310c:	60bb      	str	r3, [r7, #8]
 800310e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003110:	4a4f      	ldr	r2, [pc, #316]	; (8003250 <HAL_GPIO_Init+0x2cc>)
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	089b      	lsrs	r3, r3, #2
 8003116:	3302      	adds	r3, #2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	589b      	ldr	r3, [r3, r2]
 800311c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	2203      	movs	r2, #3
 8003122:	4013      	ands	r3, r2
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	220f      	movs	r2, #15
 8003128:	409a      	lsls	r2, r3
 800312a:	0013      	movs	r3, r2
 800312c:	43da      	mvns	r2, r3
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	4013      	ands	r3, r2
 8003132:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	2390      	movs	r3, #144	; 0x90
 8003138:	05db      	lsls	r3, r3, #23
 800313a:	429a      	cmp	r2, r3
 800313c:	d013      	beq.n	8003166 <HAL_GPIO_Init+0x1e2>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a44      	ldr	r2, [pc, #272]	; (8003254 <HAL_GPIO_Init+0x2d0>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d00d      	beq.n	8003162 <HAL_GPIO_Init+0x1de>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a43      	ldr	r2, [pc, #268]	; (8003258 <HAL_GPIO_Init+0x2d4>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d007      	beq.n	800315e <HAL_GPIO_Init+0x1da>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a42      	ldr	r2, [pc, #264]	; (800325c <HAL_GPIO_Init+0x2d8>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d101      	bne.n	800315a <HAL_GPIO_Init+0x1d6>
 8003156:	2303      	movs	r3, #3
 8003158:	e006      	b.n	8003168 <HAL_GPIO_Init+0x1e4>
 800315a:	2305      	movs	r3, #5
 800315c:	e004      	b.n	8003168 <HAL_GPIO_Init+0x1e4>
 800315e:	2302      	movs	r3, #2
 8003160:	e002      	b.n	8003168 <HAL_GPIO_Init+0x1e4>
 8003162:	2301      	movs	r3, #1
 8003164:	e000      	b.n	8003168 <HAL_GPIO_Init+0x1e4>
 8003166:	2300      	movs	r3, #0
 8003168:	697a      	ldr	r2, [r7, #20]
 800316a:	2103      	movs	r1, #3
 800316c:	400a      	ands	r2, r1
 800316e:	0092      	lsls	r2, r2, #2
 8003170:	4093      	lsls	r3, r2
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	4313      	orrs	r3, r2
 8003176:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003178:	4935      	ldr	r1, [pc, #212]	; (8003250 <HAL_GPIO_Init+0x2cc>)
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	089b      	lsrs	r3, r3, #2
 800317e:	3302      	adds	r3, #2
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003186:	4b36      	ldr	r3, [pc, #216]	; (8003260 <HAL_GPIO_Init+0x2dc>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	43da      	mvns	r2, r3
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	4013      	ands	r3, r2
 8003194:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	685a      	ldr	r2, [r3, #4]
 800319a:	2380      	movs	r3, #128	; 0x80
 800319c:	025b      	lsls	r3, r3, #9
 800319e:	4013      	ands	r3, r2
 80031a0:	d003      	beq.n	80031aa <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80031aa:	4b2d      	ldr	r3, [pc, #180]	; (8003260 <HAL_GPIO_Init+0x2dc>)
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80031b0:	4b2b      	ldr	r3, [pc, #172]	; (8003260 <HAL_GPIO_Init+0x2dc>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	43da      	mvns	r2, r3
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	4013      	ands	r3, r2
 80031be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685a      	ldr	r2, [r3, #4]
 80031c4:	2380      	movs	r3, #128	; 0x80
 80031c6:	029b      	lsls	r3, r3, #10
 80031c8:	4013      	ands	r3, r2
 80031ca:	d003      	beq.n	80031d4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80031cc:	693a      	ldr	r2, [r7, #16]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80031d4:	4b22      	ldr	r3, [pc, #136]	; (8003260 <HAL_GPIO_Init+0x2dc>)
 80031d6:	693a      	ldr	r2, [r7, #16]
 80031d8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031da:	4b21      	ldr	r3, [pc, #132]	; (8003260 <HAL_GPIO_Init+0x2dc>)
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	43da      	mvns	r2, r3
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	4013      	ands	r3, r2
 80031e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	2380      	movs	r3, #128	; 0x80
 80031f0:	035b      	lsls	r3, r3, #13
 80031f2:	4013      	ands	r3, r2
 80031f4:	d003      	beq.n	80031fe <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80031fe:	4b18      	ldr	r3, [pc, #96]	; (8003260 <HAL_GPIO_Init+0x2dc>)
 8003200:	693a      	ldr	r2, [r7, #16]
 8003202:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003204:	4b16      	ldr	r3, [pc, #88]	; (8003260 <HAL_GPIO_Init+0x2dc>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	43da      	mvns	r2, r3
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	4013      	ands	r3, r2
 8003212:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	2380      	movs	r3, #128	; 0x80
 800321a:	039b      	lsls	r3, r3, #14
 800321c:	4013      	ands	r3, r2
 800321e:	d003      	beq.n	8003228 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003220:	693a      	ldr	r2, [r7, #16]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	4313      	orrs	r3, r2
 8003226:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003228:	4b0d      	ldr	r3, [pc, #52]	; (8003260 <HAL_GPIO_Init+0x2dc>)
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	3301      	adds	r3, #1
 8003232:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	40da      	lsrs	r2, r3
 800323c:	1e13      	subs	r3, r2, #0
 800323e:	d000      	beq.n	8003242 <HAL_GPIO_Init+0x2be>
 8003240:	e6a8      	b.n	8002f94 <HAL_GPIO_Init+0x10>
  } 
}
 8003242:	46c0      	nop			; (mov r8, r8)
 8003244:	46c0      	nop			; (mov r8, r8)
 8003246:	46bd      	mov	sp, r7
 8003248:	b006      	add	sp, #24
 800324a:	bd80      	pop	{r7, pc}
 800324c:	40021000 	.word	0x40021000
 8003250:	40010000 	.word	0x40010000
 8003254:	48000400 	.word	0x48000400
 8003258:	48000800 	.word	0x48000800
 800325c:	48000c00 	.word	0x48000c00
 8003260:	40010400 	.word	0x40010400

08003264 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b084      	sub	sp, #16
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	000a      	movs	r2, r1
 800326e:	1cbb      	adds	r3, r7, #2
 8003270:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	1cba      	adds	r2, r7, #2
 8003278:	8812      	ldrh	r2, [r2, #0]
 800327a:	4013      	ands	r3, r2
 800327c:	d004      	beq.n	8003288 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800327e:	230f      	movs	r3, #15
 8003280:	18fb      	adds	r3, r7, r3
 8003282:	2201      	movs	r2, #1
 8003284:	701a      	strb	r2, [r3, #0]
 8003286:	e003      	b.n	8003290 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003288:	230f      	movs	r3, #15
 800328a:	18fb      	adds	r3, r7, r3
 800328c:	2200      	movs	r2, #0
 800328e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003290:	230f      	movs	r3, #15
 8003292:	18fb      	adds	r3, r7, r3
 8003294:	781b      	ldrb	r3, [r3, #0]
  }
 8003296:	0018      	movs	r0, r3
 8003298:	46bd      	mov	sp, r7
 800329a:	b004      	add	sp, #16
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b082      	sub	sp, #8
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
 80032a6:	0008      	movs	r0, r1
 80032a8:	0011      	movs	r1, r2
 80032aa:	1cbb      	adds	r3, r7, #2
 80032ac:	1c02      	adds	r2, r0, #0
 80032ae:	801a      	strh	r2, [r3, #0]
 80032b0:	1c7b      	adds	r3, r7, #1
 80032b2:	1c0a      	adds	r2, r1, #0
 80032b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032b6:	1c7b      	adds	r3, r7, #1
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d004      	beq.n	80032c8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80032be:	1cbb      	adds	r3, r7, #2
 80032c0:	881a      	ldrh	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80032c6:	e003      	b.n	80032d0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80032c8:	1cbb      	adds	r3, r7, #2
 80032ca:	881a      	ldrh	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80032d0:	46c0      	nop			; (mov r8, r8)
 80032d2:	46bd      	mov	sp, r7
 80032d4:	b002      	add	sp, #8
 80032d6:	bd80      	pop	{r7, pc}

080032d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e082      	b.n	80033f0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2241      	movs	r2, #65	; 0x41
 80032ee:	5c9b      	ldrb	r3, [r3, r2]
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d107      	bne.n	8003306 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2240      	movs	r2, #64	; 0x40
 80032fa:	2100      	movs	r1, #0
 80032fc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	0018      	movs	r0, r3
 8003302:	f7fe fbb1 	bl	8001a68 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2241      	movs	r2, #65	; 0x41
 800330a:	2124      	movs	r1, #36	; 0x24
 800330c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2101      	movs	r1, #1
 800331a:	438a      	bics	r2, r1
 800331c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4934      	ldr	r1, [pc, #208]	; (80033f8 <HAL_I2C_Init+0x120>)
 8003328:	400a      	ands	r2, r1
 800332a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689a      	ldr	r2, [r3, #8]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4931      	ldr	r1, [pc, #196]	; (80033fc <HAL_I2C_Init+0x124>)
 8003338:	400a      	ands	r2, r1
 800333a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d108      	bne.n	8003356 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	689a      	ldr	r2, [r3, #8]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2180      	movs	r1, #128	; 0x80
 800334e:	0209      	lsls	r1, r1, #8
 8003350:	430a      	orrs	r2, r1
 8003352:	609a      	str	r2, [r3, #8]
 8003354:	e007      	b.n	8003366 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	2184      	movs	r1, #132	; 0x84
 8003360:	0209      	lsls	r1, r1, #8
 8003362:	430a      	orrs	r2, r1
 8003364:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	2b02      	cmp	r3, #2
 800336c:	d104      	bne.n	8003378 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2280      	movs	r2, #128	; 0x80
 8003374:	0112      	lsls	r2, r2, #4
 8003376:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	491f      	ldr	r1, [pc, #124]	; (8003400 <HAL_I2C_Init+0x128>)
 8003384:	430a      	orrs	r2, r1
 8003386:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	491a      	ldr	r1, [pc, #104]	; (80033fc <HAL_I2C_Init+0x124>)
 8003394:	400a      	ands	r2, r1
 8003396:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	691a      	ldr	r2, [r3, #16]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	695b      	ldr	r3, [r3, #20]
 80033a0:	431a      	orrs	r2, r3
 80033a2:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	699b      	ldr	r3, [r3, #24]
 80033a8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	430a      	orrs	r2, r1
 80033b0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	69d9      	ldr	r1, [r3, #28]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a1a      	ldr	r2, [r3, #32]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2101      	movs	r1, #1
 80033ce:	430a      	orrs	r2, r1
 80033d0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2241      	movs	r2, #65	; 0x41
 80033dc:	2120      	movs	r1, #32
 80033de:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2242      	movs	r2, #66	; 0x42
 80033ea:	2100      	movs	r1, #0
 80033ec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	0018      	movs	r0, r3
 80033f2:	46bd      	mov	sp, r7
 80033f4:	b002      	add	sp, #8
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	f0ffffff 	.word	0xf0ffffff
 80033fc:	ffff7fff 	.word	0xffff7fff
 8003400:	02008000 	.word	0x02008000

08003404 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003404:	b590      	push	{r4, r7, lr}
 8003406:	b089      	sub	sp, #36	; 0x24
 8003408:	af02      	add	r7, sp, #8
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	0008      	movs	r0, r1
 800340e:	607a      	str	r2, [r7, #4]
 8003410:	0019      	movs	r1, r3
 8003412:	230a      	movs	r3, #10
 8003414:	18fb      	adds	r3, r7, r3
 8003416:	1c02      	adds	r2, r0, #0
 8003418:	801a      	strh	r2, [r3, #0]
 800341a:	2308      	movs	r3, #8
 800341c:	18fb      	adds	r3, r7, r3
 800341e:	1c0a      	adds	r2, r1, #0
 8003420:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2241      	movs	r2, #65	; 0x41
 8003426:	5c9b      	ldrb	r3, [r3, r2]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	2b20      	cmp	r3, #32
 800342c:	d000      	beq.n	8003430 <HAL_I2C_Master_Transmit+0x2c>
 800342e:	e0e7      	b.n	8003600 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2240      	movs	r2, #64	; 0x40
 8003434:	5c9b      	ldrb	r3, [r3, r2]
 8003436:	2b01      	cmp	r3, #1
 8003438:	d101      	bne.n	800343e <HAL_I2C_Master_Transmit+0x3a>
 800343a:	2302      	movs	r3, #2
 800343c:	e0e1      	b.n	8003602 <HAL_I2C_Master_Transmit+0x1fe>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2240      	movs	r2, #64	; 0x40
 8003442:	2101      	movs	r1, #1
 8003444:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003446:	f7fe fe07 	bl	8002058 <HAL_GetTick>
 800344a:	0003      	movs	r3, r0
 800344c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800344e:	2380      	movs	r3, #128	; 0x80
 8003450:	0219      	lsls	r1, r3, #8
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	9300      	str	r3, [sp, #0]
 8003458:	2319      	movs	r3, #25
 800345a:	2201      	movs	r2, #1
 800345c:	f000 fa04 	bl	8003868 <I2C_WaitOnFlagUntilTimeout>
 8003460:	1e03      	subs	r3, r0, #0
 8003462:	d001      	beq.n	8003468 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e0cc      	b.n	8003602 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2241      	movs	r2, #65	; 0x41
 800346c:	2121      	movs	r1, #33	; 0x21
 800346e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2242      	movs	r2, #66	; 0x42
 8003474:	2110      	movs	r1, #16
 8003476:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2200      	movs	r2, #0
 800347c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2208      	movs	r2, #8
 8003488:	18ba      	adds	r2, r7, r2
 800348a:	8812      	ldrh	r2, [r2, #0]
 800348c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2200      	movs	r2, #0
 8003492:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003498:	b29b      	uxth	r3, r3
 800349a:	2bff      	cmp	r3, #255	; 0xff
 800349c:	d911      	bls.n	80034c2 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	22ff      	movs	r2, #255	; 0xff
 80034a2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a8:	b2da      	uxtb	r2, r3
 80034aa:	2380      	movs	r3, #128	; 0x80
 80034ac:	045c      	lsls	r4, r3, #17
 80034ae:	230a      	movs	r3, #10
 80034b0:	18fb      	adds	r3, r7, r3
 80034b2:	8819      	ldrh	r1, [r3, #0]
 80034b4:	68f8      	ldr	r0, [r7, #12]
 80034b6:	4b55      	ldr	r3, [pc, #340]	; (800360c <HAL_I2C_Master_Transmit+0x208>)
 80034b8:	9300      	str	r3, [sp, #0]
 80034ba:	0023      	movs	r3, r4
 80034bc:	f000 fb74 	bl	8003ba8 <I2C_TransferConfig>
 80034c0:	e075      	b.n	80035ae <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	2380      	movs	r3, #128	; 0x80
 80034d4:	049c      	lsls	r4, r3, #18
 80034d6:	230a      	movs	r3, #10
 80034d8:	18fb      	adds	r3, r7, r3
 80034da:	8819      	ldrh	r1, [r3, #0]
 80034dc:	68f8      	ldr	r0, [r7, #12]
 80034de:	4b4b      	ldr	r3, [pc, #300]	; (800360c <HAL_I2C_Master_Transmit+0x208>)
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	0023      	movs	r3, r4
 80034e4:	f000 fb60 	bl	8003ba8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80034e8:	e061      	b.n	80035ae <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	0018      	movs	r0, r3
 80034f2:	f000 f9f8 	bl	80038e6 <I2C_WaitOnTXISFlagUntilTimeout>
 80034f6:	1e03      	subs	r3, r0, #0
 80034f8:	d001      	beq.n	80034fe <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e081      	b.n	8003602 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003502:	781a      	ldrb	r2, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350e:	1c5a      	adds	r2, r3, #1
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003518:	b29b      	uxth	r3, r3
 800351a:	3b01      	subs	r3, #1
 800351c:	b29a      	uxth	r2, r3
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003526:	3b01      	subs	r3, #1
 8003528:	b29a      	uxth	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003532:	b29b      	uxth	r3, r3
 8003534:	2b00      	cmp	r3, #0
 8003536:	d03a      	beq.n	80035ae <HAL_I2C_Master_Transmit+0x1aa>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800353c:	2b00      	cmp	r3, #0
 800353e:	d136      	bne.n	80035ae <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003540:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003542:	68f8      	ldr	r0, [r7, #12]
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	0013      	movs	r3, r2
 800354a:	2200      	movs	r2, #0
 800354c:	2180      	movs	r1, #128	; 0x80
 800354e:	f000 f98b 	bl	8003868 <I2C_WaitOnFlagUntilTimeout>
 8003552:	1e03      	subs	r3, r0, #0
 8003554:	d001      	beq.n	800355a <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e053      	b.n	8003602 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800355e:	b29b      	uxth	r3, r3
 8003560:	2bff      	cmp	r3, #255	; 0xff
 8003562:	d911      	bls.n	8003588 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	22ff      	movs	r2, #255	; 0xff
 8003568:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800356e:	b2da      	uxtb	r2, r3
 8003570:	2380      	movs	r3, #128	; 0x80
 8003572:	045c      	lsls	r4, r3, #17
 8003574:	230a      	movs	r3, #10
 8003576:	18fb      	adds	r3, r7, r3
 8003578:	8819      	ldrh	r1, [r3, #0]
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	2300      	movs	r3, #0
 800357e:	9300      	str	r3, [sp, #0]
 8003580:	0023      	movs	r3, r4
 8003582:	f000 fb11 	bl	8003ba8 <I2C_TransferConfig>
 8003586:	e012      	b.n	80035ae <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800358c:	b29a      	uxth	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003596:	b2da      	uxtb	r2, r3
 8003598:	2380      	movs	r3, #128	; 0x80
 800359a:	049c      	lsls	r4, r3, #18
 800359c:	230a      	movs	r3, #10
 800359e:	18fb      	adds	r3, r7, r3
 80035a0:	8819      	ldrh	r1, [r3, #0]
 80035a2:	68f8      	ldr	r0, [r7, #12]
 80035a4:	2300      	movs	r3, #0
 80035a6:	9300      	str	r3, [sp, #0]
 80035a8:	0023      	movs	r3, r4
 80035aa:	f000 fafd 	bl	8003ba8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b2:	b29b      	uxth	r3, r3
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d198      	bne.n	80034ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035b8:	697a      	ldr	r2, [r7, #20]
 80035ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	0018      	movs	r0, r3
 80035c0:	f000 f9d0 	bl	8003964 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035c4:	1e03      	subs	r3, r0, #0
 80035c6:	d001      	beq.n	80035cc <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e01a      	b.n	8003602 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2220      	movs	r2, #32
 80035d2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	490c      	ldr	r1, [pc, #48]	; (8003610 <HAL_I2C_Master_Transmit+0x20c>)
 80035e0:	400a      	ands	r2, r1
 80035e2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2241      	movs	r2, #65	; 0x41
 80035e8:	2120      	movs	r1, #32
 80035ea:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2242      	movs	r2, #66	; 0x42
 80035f0:	2100      	movs	r1, #0
 80035f2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2240      	movs	r2, #64	; 0x40
 80035f8:	2100      	movs	r1, #0
 80035fa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80035fc:	2300      	movs	r3, #0
 80035fe:	e000      	b.n	8003602 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8003600:	2302      	movs	r3, #2
  }
}
 8003602:	0018      	movs	r0, r3
 8003604:	46bd      	mov	sp, r7
 8003606:	b007      	add	sp, #28
 8003608:	bd90      	pop	{r4, r7, pc}
 800360a:	46c0      	nop			; (mov r8, r8)
 800360c:	80002000 	.word	0x80002000
 8003610:	fe00e800 	.word	0xfe00e800

08003614 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003614:	b590      	push	{r4, r7, lr}
 8003616:	b089      	sub	sp, #36	; 0x24
 8003618:	af02      	add	r7, sp, #8
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	0008      	movs	r0, r1
 800361e:	607a      	str	r2, [r7, #4]
 8003620:	0019      	movs	r1, r3
 8003622:	230a      	movs	r3, #10
 8003624:	18fb      	adds	r3, r7, r3
 8003626:	1c02      	adds	r2, r0, #0
 8003628:	801a      	strh	r2, [r3, #0]
 800362a:	2308      	movs	r3, #8
 800362c:	18fb      	adds	r3, r7, r3
 800362e:	1c0a      	adds	r2, r1, #0
 8003630:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2241      	movs	r2, #65	; 0x41
 8003636:	5c9b      	ldrb	r3, [r3, r2]
 8003638:	b2db      	uxtb	r3, r3
 800363a:	2b20      	cmp	r3, #32
 800363c:	d000      	beq.n	8003640 <HAL_I2C_Master_Receive+0x2c>
 800363e:	e0e8      	b.n	8003812 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2240      	movs	r2, #64	; 0x40
 8003644:	5c9b      	ldrb	r3, [r3, r2]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d101      	bne.n	800364e <HAL_I2C_Master_Receive+0x3a>
 800364a:	2302      	movs	r3, #2
 800364c:	e0e2      	b.n	8003814 <HAL_I2C_Master_Receive+0x200>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2240      	movs	r2, #64	; 0x40
 8003652:	2101      	movs	r1, #1
 8003654:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003656:	f7fe fcff 	bl	8002058 <HAL_GetTick>
 800365a:	0003      	movs	r3, r0
 800365c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800365e:	2380      	movs	r3, #128	; 0x80
 8003660:	0219      	lsls	r1, r3, #8
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	2319      	movs	r3, #25
 800366a:	2201      	movs	r2, #1
 800366c:	f000 f8fc 	bl	8003868 <I2C_WaitOnFlagUntilTimeout>
 8003670:	1e03      	subs	r3, r0, #0
 8003672:	d001      	beq.n	8003678 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e0cd      	b.n	8003814 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2241      	movs	r2, #65	; 0x41
 800367c:	2122      	movs	r1, #34	; 0x22
 800367e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2242      	movs	r2, #66	; 0x42
 8003684:	2110      	movs	r1, #16
 8003686:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2208      	movs	r2, #8
 8003698:	18ba      	adds	r2, r7, r2
 800369a:	8812      	ldrh	r2, [r2, #0]
 800369c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2200      	movs	r2, #0
 80036a2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a8:	b29b      	uxth	r3, r3
 80036aa:	2bff      	cmp	r3, #255	; 0xff
 80036ac:	d911      	bls.n	80036d2 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	22ff      	movs	r2, #255	; 0xff
 80036b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b8:	b2da      	uxtb	r2, r3
 80036ba:	2380      	movs	r3, #128	; 0x80
 80036bc:	045c      	lsls	r4, r3, #17
 80036be:	230a      	movs	r3, #10
 80036c0:	18fb      	adds	r3, r7, r3
 80036c2:	8819      	ldrh	r1, [r3, #0]
 80036c4:	68f8      	ldr	r0, [r7, #12]
 80036c6:	4b55      	ldr	r3, [pc, #340]	; (800381c <HAL_I2C_Master_Receive+0x208>)
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	0023      	movs	r3, r4
 80036cc:	f000 fa6c 	bl	8003ba8 <I2C_TransferConfig>
 80036d0:	e076      	b.n	80037c0 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	2380      	movs	r3, #128	; 0x80
 80036e4:	049c      	lsls	r4, r3, #18
 80036e6:	230a      	movs	r3, #10
 80036e8:	18fb      	adds	r3, r7, r3
 80036ea:	8819      	ldrh	r1, [r3, #0]
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	4b4b      	ldr	r3, [pc, #300]	; (800381c <HAL_I2C_Master_Receive+0x208>)
 80036f0:	9300      	str	r3, [sp, #0]
 80036f2:	0023      	movs	r3, r4
 80036f4:	f000 fa58 	bl	8003ba8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80036f8:	e062      	b.n	80037c0 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	0018      	movs	r0, r3
 8003702:	f000 f96b 	bl	80039dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003706:	1e03      	subs	r3, r0, #0
 8003708:	d001      	beq.n	800370e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e082      	b.n	8003814 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003718:	b2d2      	uxtb	r2, r2
 800371a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003720:	1c5a      	adds	r2, r3, #1
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800372a:	3b01      	subs	r3, #1
 800372c:	b29a      	uxth	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003744:	b29b      	uxth	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d03a      	beq.n	80037c0 <HAL_I2C_Master_Receive+0x1ac>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800374e:	2b00      	cmp	r3, #0
 8003750:	d136      	bne.n	80037c0 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003752:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	0013      	movs	r3, r2
 800375c:	2200      	movs	r2, #0
 800375e:	2180      	movs	r1, #128	; 0x80
 8003760:	f000 f882 	bl	8003868 <I2C_WaitOnFlagUntilTimeout>
 8003764:	1e03      	subs	r3, r0, #0
 8003766:	d001      	beq.n	800376c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e053      	b.n	8003814 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003770:	b29b      	uxth	r3, r3
 8003772:	2bff      	cmp	r3, #255	; 0xff
 8003774:	d911      	bls.n	800379a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	22ff      	movs	r2, #255	; 0xff
 800377a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003780:	b2da      	uxtb	r2, r3
 8003782:	2380      	movs	r3, #128	; 0x80
 8003784:	045c      	lsls	r4, r3, #17
 8003786:	230a      	movs	r3, #10
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	8819      	ldrh	r1, [r3, #0]
 800378c:	68f8      	ldr	r0, [r7, #12]
 800378e:	2300      	movs	r3, #0
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	0023      	movs	r3, r4
 8003794:	f000 fa08 	bl	8003ba8 <I2C_TransferConfig>
 8003798:	e012      	b.n	80037c0 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800379e:	b29a      	uxth	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037a8:	b2da      	uxtb	r2, r3
 80037aa:	2380      	movs	r3, #128	; 0x80
 80037ac:	049c      	lsls	r4, r3, #18
 80037ae:	230a      	movs	r3, #10
 80037b0:	18fb      	adds	r3, r7, r3
 80037b2:	8819      	ldrh	r1, [r3, #0]
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	2300      	movs	r3, #0
 80037b8:	9300      	str	r3, [sp, #0]
 80037ba:	0023      	movs	r3, r4
 80037bc:	f000 f9f4 	bl	8003ba8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d197      	bne.n	80036fa <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037ca:	697a      	ldr	r2, [r7, #20]
 80037cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	0018      	movs	r0, r3
 80037d2:	f000 f8c7 	bl	8003964 <I2C_WaitOnSTOPFlagUntilTimeout>
 80037d6:	1e03      	subs	r3, r0, #0
 80037d8:	d001      	beq.n	80037de <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e01a      	b.n	8003814 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	2220      	movs	r2, #32
 80037e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	685a      	ldr	r2, [r3, #4]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	490b      	ldr	r1, [pc, #44]	; (8003820 <HAL_I2C_Master_Receive+0x20c>)
 80037f2:	400a      	ands	r2, r1
 80037f4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2241      	movs	r2, #65	; 0x41
 80037fa:	2120      	movs	r1, #32
 80037fc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2242      	movs	r2, #66	; 0x42
 8003802:	2100      	movs	r1, #0
 8003804:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2240      	movs	r2, #64	; 0x40
 800380a:	2100      	movs	r1, #0
 800380c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800380e:	2300      	movs	r3, #0
 8003810:	e000      	b.n	8003814 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8003812:	2302      	movs	r3, #2
  }
}
 8003814:	0018      	movs	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	b007      	add	sp, #28
 800381a:	bd90      	pop	{r4, r7, pc}
 800381c:	80002400 	.word	0x80002400
 8003820:	fe00e800 	.word	0xfe00e800

08003824 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	2202      	movs	r2, #2
 8003834:	4013      	ands	r3, r2
 8003836:	2b02      	cmp	r3, #2
 8003838:	d103      	bne.n	8003842 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	2200      	movs	r2, #0
 8003840:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	2201      	movs	r2, #1
 800384a:	4013      	ands	r3, r2
 800384c:	2b01      	cmp	r3, #1
 800384e:	d007      	beq.n	8003860 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	699a      	ldr	r2, [r3, #24]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	2101      	movs	r1, #1
 800385c:	430a      	orrs	r2, r1
 800385e:	619a      	str	r2, [r3, #24]
  }
}
 8003860:	46c0      	nop			; (mov r8, r8)
 8003862:	46bd      	mov	sp, r7
 8003864:	b002      	add	sp, #8
 8003866:	bd80      	pop	{r7, pc}

08003868 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	603b      	str	r3, [r7, #0]
 8003874:	1dfb      	adds	r3, r7, #7
 8003876:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003878:	e021      	b.n	80038be <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	3301      	adds	r3, #1
 800387e:	d01e      	beq.n	80038be <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003880:	f7fe fbea 	bl	8002058 <HAL_GetTick>
 8003884:	0002      	movs	r2, r0
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	683a      	ldr	r2, [r7, #0]
 800388c:	429a      	cmp	r2, r3
 800388e:	d302      	bcc.n	8003896 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d113      	bne.n	80038be <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800389a:	2220      	movs	r2, #32
 800389c:	431a      	orrs	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2241      	movs	r2, #65	; 0x41
 80038a6:	2120      	movs	r1, #32
 80038a8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2242      	movs	r2, #66	; 0x42
 80038ae:	2100      	movs	r1, #0
 80038b0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2240      	movs	r2, #64	; 0x40
 80038b6:	2100      	movs	r1, #0
 80038b8:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e00f      	b.n	80038de <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	699b      	ldr	r3, [r3, #24]
 80038c4:	68ba      	ldr	r2, [r7, #8]
 80038c6:	4013      	ands	r3, r2
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	425a      	negs	r2, r3
 80038ce:	4153      	adcs	r3, r2
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	001a      	movs	r2, r3
 80038d4:	1dfb      	adds	r3, r7, #7
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d0ce      	beq.n	800387a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	0018      	movs	r0, r3
 80038e0:	46bd      	mov	sp, r7
 80038e2:	b004      	add	sp, #16
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b084      	sub	sp, #16
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	60f8      	str	r0, [r7, #12]
 80038ee:	60b9      	str	r1, [r7, #8]
 80038f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038f2:	e02b      	b.n	800394c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	68b9      	ldr	r1, [r7, #8]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	0018      	movs	r0, r3
 80038fc:	f000 f8da 	bl	8003ab4 <I2C_IsAcknowledgeFailed>
 8003900:	1e03      	subs	r3, r0, #0
 8003902:	d001      	beq.n	8003908 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e029      	b.n	800395c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	3301      	adds	r3, #1
 800390c:	d01e      	beq.n	800394c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800390e:	f7fe fba3 	bl	8002058 <HAL_GetTick>
 8003912:	0002      	movs	r2, r0
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	68ba      	ldr	r2, [r7, #8]
 800391a:	429a      	cmp	r2, r3
 800391c:	d302      	bcc.n	8003924 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d113      	bne.n	800394c <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003928:	2220      	movs	r2, #32
 800392a:	431a      	orrs	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2241      	movs	r2, #65	; 0x41
 8003934:	2120      	movs	r1, #32
 8003936:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2242      	movs	r2, #66	; 0x42
 800393c:	2100      	movs	r1, #0
 800393e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2240      	movs	r2, #64	; 0x40
 8003944:	2100      	movs	r1, #0
 8003946:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e007      	b.n	800395c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	2202      	movs	r2, #2
 8003954:	4013      	ands	r3, r2
 8003956:	2b02      	cmp	r3, #2
 8003958:	d1cc      	bne.n	80038f4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800395a:	2300      	movs	r3, #0
}
 800395c:	0018      	movs	r0, r3
 800395e:	46bd      	mov	sp, r7
 8003960:	b004      	add	sp, #16
 8003962:	bd80      	pop	{r7, pc}

08003964 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	60b9      	str	r1, [r7, #8]
 800396e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003970:	e028      	b.n	80039c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	68b9      	ldr	r1, [r7, #8]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	0018      	movs	r0, r3
 800397a:	f000 f89b 	bl	8003ab4 <I2C_IsAcknowledgeFailed>
 800397e:	1e03      	subs	r3, r0, #0
 8003980:	d001      	beq.n	8003986 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e026      	b.n	80039d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003986:	f7fe fb67 	bl	8002058 <HAL_GetTick>
 800398a:	0002      	movs	r2, r0
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	429a      	cmp	r2, r3
 8003994:	d302      	bcc.n	800399c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d113      	bne.n	80039c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a0:	2220      	movs	r2, #32
 80039a2:	431a      	orrs	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2241      	movs	r2, #65	; 0x41
 80039ac:	2120      	movs	r1, #32
 80039ae:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2242      	movs	r2, #66	; 0x42
 80039b4:	2100      	movs	r1, #0
 80039b6:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2240      	movs	r2, #64	; 0x40
 80039bc:	2100      	movs	r1, #0
 80039be:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
 80039c2:	e007      	b.n	80039d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	699b      	ldr	r3, [r3, #24]
 80039ca:	2220      	movs	r2, #32
 80039cc:	4013      	ands	r3, r2
 80039ce:	2b20      	cmp	r3, #32
 80039d0:	d1cf      	bne.n	8003972 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80039d2:	2300      	movs	r3, #0
}
 80039d4:	0018      	movs	r0, r3
 80039d6:	46bd      	mov	sp, r7
 80039d8:	b004      	add	sp, #16
 80039da:	bd80      	pop	{r7, pc}

080039dc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039e8:	e055      	b.n	8003a96 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	68b9      	ldr	r1, [r7, #8]
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	0018      	movs	r0, r3
 80039f2:	f000 f85f 	bl	8003ab4 <I2C_IsAcknowledgeFailed>
 80039f6:	1e03      	subs	r3, r0, #0
 80039f8:	d001      	beq.n	80039fe <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e053      	b.n	8003aa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	2220      	movs	r2, #32
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b20      	cmp	r3, #32
 8003a0a:	d129      	bne.n	8003a60 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	699b      	ldr	r3, [r3, #24]
 8003a12:	2204      	movs	r2, #4
 8003a14:	4013      	ands	r3, r2
 8003a16:	2b04      	cmp	r3, #4
 8003a18:	d105      	bne.n	8003a26 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8003a22:	2300      	movs	r3, #0
 8003a24:	e03f      	b.n	8003aa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2220      	movs	r2, #32
 8003a2c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	491d      	ldr	r1, [pc, #116]	; (8003ab0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8003a3a:	400a      	ands	r2, r1
 8003a3c:	605a      	str	r2, [r3, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2200      	movs	r2, #0
 8003a42:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2241      	movs	r2, #65	; 0x41
 8003a48:	2120      	movs	r1, #32
 8003a4a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2242      	movs	r2, #66	; 0x42
 8003a50:	2100      	movs	r1, #0
 8003a52:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2240      	movs	r2, #64	; 0x40
 8003a58:	2100      	movs	r1, #0
 8003a5a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e022      	b.n	8003aa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a60:	f7fe fafa 	bl	8002058 <HAL_GetTick>
 8003a64:	0002      	movs	r2, r0
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d302      	bcc.n	8003a76 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d10f      	bne.n	8003a96 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a7a:	2220      	movs	r2, #32
 8003a7c:	431a      	orrs	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2241      	movs	r2, #65	; 0x41
 8003a86:	2120      	movs	r1, #32
 8003a88:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2240      	movs	r2, #64	; 0x40
 8003a8e:	2100      	movs	r1, #0
 8003a90:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e007      	b.n	8003aa6 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	2204      	movs	r2, #4
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	2b04      	cmp	r3, #4
 8003aa2:	d1a2      	bne.n	80039ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	0018      	movs	r0, r3
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	b004      	add	sp, #16
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	46c0      	nop			; (mov r8, r8)
 8003ab0:	fe00e800 	.word	0xfe00e800

08003ab4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	2210      	movs	r2, #16
 8003ac8:	4013      	ands	r3, r2
 8003aca:	2b10      	cmp	r3, #16
 8003acc:	d164      	bne.n	8003b98 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	685a      	ldr	r2, [r3, #4]
 8003ad4:	2380      	movs	r3, #128	; 0x80
 8003ad6:	049b      	lsls	r3, r3, #18
 8003ad8:	401a      	ands	r2, r3
 8003ada:	2380      	movs	r3, #128	; 0x80
 8003adc:	049b      	lsls	r3, r3, #18
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d02b      	beq.n	8003b3a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	685a      	ldr	r2, [r3, #4]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2180      	movs	r1, #128	; 0x80
 8003aee:	01c9      	lsls	r1, r1, #7
 8003af0:	430a      	orrs	r2, r1
 8003af2:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003af4:	e021      	b.n	8003b3a <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	3301      	adds	r3, #1
 8003afa:	d01e      	beq.n	8003b3a <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003afc:	f7fe faac 	bl	8002058 <HAL_GetTick>
 8003b00:	0002      	movs	r2, r0
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	68ba      	ldr	r2, [r7, #8]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d302      	bcc.n	8003b12 <I2C_IsAcknowledgeFailed+0x5e>
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d113      	bne.n	8003b3a <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b16:	2220      	movs	r2, #32
 8003b18:	431a      	orrs	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2241      	movs	r2, #65	; 0x41
 8003b22:	2120      	movs	r1, #32
 8003b24:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2242      	movs	r2, #66	; 0x42
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2240      	movs	r2, #64	; 0x40
 8003b32:	2100      	movs	r1, #0
 8003b34:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e02f      	b.n	8003b9a <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	2220      	movs	r2, #32
 8003b42:	4013      	ands	r3, r2
 8003b44:	2b20      	cmp	r3, #32
 8003b46:	d1d6      	bne.n	8003af6 <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2210      	movs	r2, #16
 8003b4e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	2220      	movs	r2, #32
 8003b56:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	f7ff fe62 	bl	8003824 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	685a      	ldr	r2, [r3, #4]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	490e      	ldr	r1, [pc, #56]	; (8003ba4 <I2C_IsAcknowledgeFailed+0xf0>)
 8003b6c:	400a      	ands	r2, r1
 8003b6e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b74:	2204      	movs	r2, #4
 8003b76:	431a      	orrs	r2, r3
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2241      	movs	r2, #65	; 0x41
 8003b80:	2120      	movs	r1, #32
 8003b82:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2242      	movs	r2, #66	; 0x42
 8003b88:	2100      	movs	r1, #0
 8003b8a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	2240      	movs	r2, #64	; 0x40
 8003b90:	2100      	movs	r1, #0
 8003b92:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e000      	b.n	8003b9a <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	0018      	movs	r0, r3
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	b004      	add	sp, #16
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	46c0      	nop			; (mov r8, r8)
 8003ba4:	fe00e800 	.word	0xfe00e800

08003ba8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ba8:	b590      	push	{r4, r7, lr}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	0008      	movs	r0, r1
 8003bb2:	0011      	movs	r1, r2
 8003bb4:	607b      	str	r3, [r7, #4]
 8003bb6:	240a      	movs	r4, #10
 8003bb8:	193b      	adds	r3, r7, r4
 8003bba:	1c02      	adds	r2, r0, #0
 8003bbc:	801a      	strh	r2, [r3, #0]
 8003bbe:	2009      	movs	r0, #9
 8003bc0:	183b      	adds	r3, r7, r0
 8003bc2:	1c0a      	adds	r2, r1, #0
 8003bc4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	6a3a      	ldr	r2, [r7, #32]
 8003bce:	0d51      	lsrs	r1, r2, #21
 8003bd0:	2280      	movs	r2, #128	; 0x80
 8003bd2:	00d2      	lsls	r2, r2, #3
 8003bd4:	400a      	ands	r2, r1
 8003bd6:	490e      	ldr	r1, [pc, #56]	; (8003c10 <I2C_TransferConfig+0x68>)
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	43d2      	mvns	r2, r2
 8003bdc:	401a      	ands	r2, r3
 8003bde:	0011      	movs	r1, r2
 8003be0:	193b      	adds	r3, r7, r4
 8003be2:	881b      	ldrh	r3, [r3, #0]
 8003be4:	059b      	lsls	r3, r3, #22
 8003be6:	0d9a      	lsrs	r2, r3, #22
 8003be8:	183b      	adds	r3, r7, r0
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	0418      	lsls	r0, r3, #16
 8003bee:	23ff      	movs	r3, #255	; 0xff
 8003bf0:	041b      	lsls	r3, r3, #16
 8003bf2:	4003      	ands	r3, r0
 8003bf4:	431a      	orrs	r2, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	431a      	orrs	r2, r3
 8003bfa:	6a3b      	ldr	r3, [r7, #32]
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	430a      	orrs	r2, r1
 8003c04:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8003c06:	46c0      	nop			; (mov r8, r8)
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	b005      	add	sp, #20
 8003c0c:	bd90      	pop	{r4, r7, pc}
 8003c0e:	46c0      	nop			; (mov r8, r8)
 8003c10:	03ff63ff 	.word	0x03ff63ff

08003c14 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2241      	movs	r2, #65	; 0x41
 8003c22:	5c9b      	ldrb	r3, [r3, r2]
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b20      	cmp	r3, #32
 8003c28:	d138      	bne.n	8003c9c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2240      	movs	r2, #64	; 0x40
 8003c2e:	5c9b      	ldrb	r3, [r3, r2]
 8003c30:	2b01      	cmp	r3, #1
 8003c32:	d101      	bne.n	8003c38 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003c34:	2302      	movs	r3, #2
 8003c36:	e032      	b.n	8003c9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2240      	movs	r2, #64	; 0x40
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2241      	movs	r2, #65	; 0x41
 8003c44:	2124      	movs	r1, #36	; 0x24
 8003c46:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2101      	movs	r1, #1
 8003c54:	438a      	bics	r2, r1
 8003c56:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4911      	ldr	r1, [pc, #68]	; (8003ca8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8003c64:	400a      	ands	r2, r1
 8003c66:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	6819      	ldr	r1, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	683a      	ldr	r2, [r7, #0]
 8003c74:	430a      	orrs	r2, r1
 8003c76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2101      	movs	r1, #1
 8003c84:	430a      	orrs	r2, r1
 8003c86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2241      	movs	r2, #65	; 0x41
 8003c8c:	2120      	movs	r1, #32
 8003c8e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2240      	movs	r2, #64	; 0x40
 8003c94:	2100      	movs	r1, #0
 8003c96:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	e000      	b.n	8003c9e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c9c:	2302      	movs	r3, #2
  }
}
 8003c9e:	0018      	movs	r0, r3
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	b002      	add	sp, #8
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	46c0      	nop			; (mov r8, r8)
 8003ca8:	ffffefff 	.word	0xffffefff

08003cac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b084      	sub	sp, #16
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2241      	movs	r2, #65	; 0x41
 8003cba:	5c9b      	ldrb	r3, [r3, r2]
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b20      	cmp	r3, #32
 8003cc0:	d139      	bne.n	8003d36 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2240      	movs	r2, #64	; 0x40
 8003cc6:	5c9b      	ldrb	r3, [r3, r2]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d101      	bne.n	8003cd0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ccc:	2302      	movs	r3, #2
 8003cce:	e033      	b.n	8003d38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2240      	movs	r2, #64	; 0x40
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2241      	movs	r2, #65	; 0x41
 8003cdc:	2124      	movs	r1, #36	; 0x24
 8003cde:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2101      	movs	r1, #1
 8003cec:	438a      	bics	r2, r1
 8003cee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4a11      	ldr	r2, [pc, #68]	; (8003d40 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	021b      	lsls	r3, r3, #8
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2241      	movs	r2, #65	; 0x41
 8003d26:	2120      	movs	r1, #32
 8003d28:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2240      	movs	r2, #64	; 0x40
 8003d2e:	2100      	movs	r1, #0
 8003d30:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003d32:	2300      	movs	r3, #0
 8003d34:	e000      	b.n	8003d38 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003d36:	2302      	movs	r3, #2
  }
}
 8003d38:	0018      	movs	r0, r3
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	b004      	add	sp, #16
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	fffff0ff 	.word	0xfffff0ff

08003d44 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI:Enter STOP mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter STOP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	000a      	movs	r2, r1
 8003d4e:	1cfb      	adds	r3, r7, #3
 8003d50:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0;
 8003d52:	2300      	movs	r3, #0
 8003d54:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8003d56:	4b13      	ldr	r3, [pc, #76]	; (8003da4 <HAL_PWR_EnterSTOPMode+0x60>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PDDS and LPDS bits */
  tmpreg &= (uint32_t)~(PWR_CR_PDDS | PWR_CR_LPDS);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2203      	movs	r2, #3
 8003d60:	4393      	bics	r3, r2
 8003d62:	60fb      	str	r3, [r7, #12]

  /* Set LPDS bit according to Regulator value */
  tmpreg |= Regulator;
 8003d64:	68fa      	ldr	r2, [r7, #12]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  PWR->CR = tmpreg;
 8003d6c:	4b0d      	ldr	r3, [pc, #52]	; (8003da4 <HAL_PWR_EnterSTOPMode+0x60>)
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8003d72:	4b0d      	ldr	r3, [pc, #52]	; (8003da8 <HAL_PWR_EnterSTOPMode+0x64>)
 8003d74:	691a      	ldr	r2, [r3, #16]
 8003d76:	4b0c      	ldr	r3, [pc, #48]	; (8003da8 <HAL_PWR_EnterSTOPMode+0x64>)
 8003d78:	2104      	movs	r1, #4
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	611a      	str	r2, [r3, #16]

  /* Select STOP mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003d7e:	1cfb      	adds	r3, r7, #3
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d101      	bne.n	8003d8a <HAL_PWR_EnterSTOPMode+0x46>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8003d86:	bf30      	wfi
 8003d88:	e002      	b.n	8003d90 <HAL_PWR_EnterSTOPMode+0x4c>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003d8a:	bf40      	sev
    __WFE();
 8003d8c:	bf20      	wfe
    __WFE();
 8003d8e:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 8003d90:	4b05      	ldr	r3, [pc, #20]	; (8003da8 <HAL_PWR_EnterSTOPMode+0x64>)
 8003d92:	691a      	ldr	r2, [r3, #16]
 8003d94:	4b04      	ldr	r3, [pc, #16]	; (8003da8 <HAL_PWR_EnterSTOPMode+0x64>)
 8003d96:	2104      	movs	r1, #4
 8003d98:	438a      	bics	r2, r1
 8003d9a:	611a      	str	r2, [r3, #16]
}
 8003d9c:	46c0      	nop			; (mov r8, r8)
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	b004      	add	sp, #16
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	40007000 	.word	0x40007000
 8003da8:	e000ed00 	.word	0xe000ed00

08003dac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b088      	sub	sp, #32
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d101      	bne.n	8003dbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e301      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	d100      	bne.n	8003dca <HAL_RCC_OscConfig+0x1e>
 8003dc8:	e08d      	b.n	8003ee6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003dca:	4bc3      	ldr	r3, [pc, #780]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	220c      	movs	r2, #12
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	d00e      	beq.n	8003df4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003dd6:	4bc0      	ldr	r3, [pc, #768]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	220c      	movs	r2, #12
 8003ddc:	4013      	ands	r3, r2
 8003dde:	2b08      	cmp	r3, #8
 8003de0:	d116      	bne.n	8003e10 <HAL_RCC_OscConfig+0x64>
 8003de2:	4bbd      	ldr	r3, [pc, #756]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	2380      	movs	r3, #128	; 0x80
 8003de8:	025b      	lsls	r3, r3, #9
 8003dea:	401a      	ands	r2, r3
 8003dec:	2380      	movs	r3, #128	; 0x80
 8003dee:	025b      	lsls	r3, r3, #9
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d10d      	bne.n	8003e10 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df4:	4bb8      	ldr	r3, [pc, #736]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	2380      	movs	r3, #128	; 0x80
 8003dfa:	029b      	lsls	r3, r3, #10
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	d100      	bne.n	8003e02 <HAL_RCC_OscConfig+0x56>
 8003e00:	e070      	b.n	8003ee4 <HAL_RCC_OscConfig+0x138>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d000      	beq.n	8003e0c <HAL_RCC_OscConfig+0x60>
 8003e0a:	e06b      	b.n	8003ee4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e2d8      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d107      	bne.n	8003e28 <HAL_RCC_OscConfig+0x7c>
 8003e18:	4baf      	ldr	r3, [pc, #700]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	4bae      	ldr	r3, [pc, #696]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e1e:	2180      	movs	r1, #128	; 0x80
 8003e20:	0249      	lsls	r1, r1, #9
 8003e22:	430a      	orrs	r2, r1
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	e02f      	b.n	8003e88 <HAL_RCC_OscConfig+0xdc>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d10c      	bne.n	8003e4a <HAL_RCC_OscConfig+0x9e>
 8003e30:	4ba9      	ldr	r3, [pc, #676]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	4ba8      	ldr	r3, [pc, #672]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e36:	49a9      	ldr	r1, [pc, #676]	; (80040dc <HAL_RCC_OscConfig+0x330>)
 8003e38:	400a      	ands	r2, r1
 8003e3a:	601a      	str	r2, [r3, #0]
 8003e3c:	4ba6      	ldr	r3, [pc, #664]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	4ba5      	ldr	r3, [pc, #660]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e42:	49a7      	ldr	r1, [pc, #668]	; (80040e0 <HAL_RCC_OscConfig+0x334>)
 8003e44:	400a      	ands	r2, r1
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	e01e      	b.n	8003e88 <HAL_RCC_OscConfig+0xdc>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	2b05      	cmp	r3, #5
 8003e50:	d10e      	bne.n	8003e70 <HAL_RCC_OscConfig+0xc4>
 8003e52:	4ba1      	ldr	r3, [pc, #644]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	4ba0      	ldr	r3, [pc, #640]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e58:	2180      	movs	r1, #128	; 0x80
 8003e5a:	02c9      	lsls	r1, r1, #11
 8003e5c:	430a      	orrs	r2, r1
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	4b9d      	ldr	r3, [pc, #628]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	4b9c      	ldr	r3, [pc, #624]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e66:	2180      	movs	r1, #128	; 0x80
 8003e68:	0249      	lsls	r1, r1, #9
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	601a      	str	r2, [r3, #0]
 8003e6e:	e00b      	b.n	8003e88 <HAL_RCC_OscConfig+0xdc>
 8003e70:	4b99      	ldr	r3, [pc, #612]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	4b98      	ldr	r3, [pc, #608]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e76:	4999      	ldr	r1, [pc, #612]	; (80040dc <HAL_RCC_OscConfig+0x330>)
 8003e78:	400a      	ands	r2, r1
 8003e7a:	601a      	str	r2, [r3, #0]
 8003e7c:	4b96      	ldr	r3, [pc, #600]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	4b95      	ldr	r3, [pc, #596]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003e82:	4997      	ldr	r1, [pc, #604]	; (80040e0 <HAL_RCC_OscConfig+0x334>)
 8003e84:	400a      	ands	r2, r1
 8003e86:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d014      	beq.n	8003eba <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e90:	f7fe f8e2 	bl	8002058 <HAL_GetTick>
 8003e94:	0003      	movs	r3, r0
 8003e96:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e98:	e008      	b.n	8003eac <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e9a:	f7fe f8dd 	bl	8002058 <HAL_GetTick>
 8003e9e:	0002      	movs	r2, r0
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b64      	cmp	r3, #100	; 0x64
 8003ea6:	d901      	bls.n	8003eac <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	e28a      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eac:	4b8a      	ldr	r3, [pc, #552]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	2380      	movs	r3, #128	; 0x80
 8003eb2:	029b      	lsls	r3, r3, #10
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	d0f0      	beq.n	8003e9a <HAL_RCC_OscConfig+0xee>
 8003eb8:	e015      	b.n	8003ee6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003eba:	f7fe f8cd 	bl	8002058 <HAL_GetTick>
 8003ebe:	0003      	movs	r3, r0
 8003ec0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ec2:	e008      	b.n	8003ed6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ec4:	f7fe f8c8 	bl	8002058 <HAL_GetTick>
 8003ec8:	0002      	movs	r2, r0
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	2b64      	cmp	r3, #100	; 0x64
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e275      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ed6:	4b80      	ldr	r3, [pc, #512]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	2380      	movs	r3, #128	; 0x80
 8003edc:	029b      	lsls	r3, r3, #10
 8003ede:	4013      	ands	r3, r2
 8003ee0:	d1f0      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x118>
 8003ee2:	e000      	b.n	8003ee6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ee4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2202      	movs	r2, #2
 8003eec:	4013      	ands	r3, r2
 8003eee:	d100      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x146>
 8003ef0:	e069      	b.n	8003fc6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003ef2:	4b79      	ldr	r3, [pc, #484]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	220c      	movs	r2, #12
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d00b      	beq.n	8003f14 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003efc:	4b76      	ldr	r3, [pc, #472]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	220c      	movs	r2, #12
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b08      	cmp	r3, #8
 8003f06:	d11c      	bne.n	8003f42 <HAL_RCC_OscConfig+0x196>
 8003f08:	4b73      	ldr	r3, [pc, #460]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003f0a:	685a      	ldr	r2, [r3, #4]
 8003f0c:	2380      	movs	r3, #128	; 0x80
 8003f0e:	025b      	lsls	r3, r3, #9
 8003f10:	4013      	ands	r3, r2
 8003f12:	d116      	bne.n	8003f42 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f14:	4b70      	ldr	r3, [pc, #448]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2202      	movs	r2, #2
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	d005      	beq.n	8003f2a <HAL_RCC_OscConfig+0x17e>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d001      	beq.n	8003f2a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e24b      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f2a:	4b6b      	ldr	r3, [pc, #428]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	22f8      	movs	r2, #248	; 0xf8
 8003f30:	4393      	bics	r3, r2
 8003f32:	0019      	movs	r1, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	691b      	ldr	r3, [r3, #16]
 8003f38:	00da      	lsls	r2, r3, #3
 8003f3a:	4b67      	ldr	r3, [pc, #412]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f40:	e041      	b.n	8003fc6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d024      	beq.n	8003f94 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f4a:	4b63      	ldr	r3, [pc, #396]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	4b62      	ldr	r3, [pc, #392]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003f50:	2101      	movs	r1, #1
 8003f52:	430a      	orrs	r2, r1
 8003f54:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f56:	f7fe f87f 	bl	8002058 <HAL_GetTick>
 8003f5a:	0003      	movs	r3, r0
 8003f5c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f60:	f7fe f87a 	bl	8002058 <HAL_GetTick>
 8003f64:	0002      	movs	r2, r0
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e227      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f72:	4b59      	ldr	r3, [pc, #356]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2202      	movs	r2, #2
 8003f78:	4013      	ands	r3, r2
 8003f7a:	d0f1      	beq.n	8003f60 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f7c:	4b56      	ldr	r3, [pc, #344]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	22f8      	movs	r2, #248	; 0xf8
 8003f82:	4393      	bics	r3, r2
 8003f84:	0019      	movs	r1, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	00da      	lsls	r2, r3, #3
 8003f8c:	4b52      	ldr	r3, [pc, #328]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003f8e:	430a      	orrs	r2, r1
 8003f90:	601a      	str	r2, [r3, #0]
 8003f92:	e018      	b.n	8003fc6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f94:	4b50      	ldr	r3, [pc, #320]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	4b4f      	ldr	r3, [pc, #316]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003f9a:	2101      	movs	r1, #1
 8003f9c:	438a      	bics	r2, r1
 8003f9e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa0:	f7fe f85a 	bl	8002058 <HAL_GetTick>
 8003fa4:	0003      	movs	r3, r0
 8003fa6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fa8:	e008      	b.n	8003fbc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003faa:	f7fe f855 	bl	8002058 <HAL_GetTick>
 8003fae:	0002      	movs	r2, r0
 8003fb0:	69bb      	ldr	r3, [r7, #24]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d901      	bls.n	8003fbc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e202      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fbc:	4b46      	ldr	r3, [pc, #280]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2202      	movs	r2, #2
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	d1f1      	bne.n	8003faa <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2208      	movs	r2, #8
 8003fcc:	4013      	ands	r3, r2
 8003fce:	d036      	beq.n	800403e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	69db      	ldr	r3, [r3, #28]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d019      	beq.n	800400c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fd8:	4b3f      	ldr	r3, [pc, #252]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003fda:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fdc:	4b3e      	ldr	r3, [pc, #248]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8003fde:	2101      	movs	r1, #1
 8003fe0:	430a      	orrs	r2, r1
 8003fe2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fe4:	f7fe f838 	bl	8002058 <HAL_GetTick>
 8003fe8:	0003      	movs	r3, r0
 8003fea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fec:	e008      	b.n	8004000 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fee:	f7fe f833 	bl	8002058 <HAL_GetTick>
 8003ff2:	0002      	movs	r2, r0
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d901      	bls.n	8004000 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e1e0      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004000:	4b35      	ldr	r3, [pc, #212]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8004002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004004:	2202      	movs	r2, #2
 8004006:	4013      	ands	r3, r2
 8004008:	d0f1      	beq.n	8003fee <HAL_RCC_OscConfig+0x242>
 800400a:	e018      	b.n	800403e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800400c:	4b32      	ldr	r3, [pc, #200]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 800400e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004010:	4b31      	ldr	r3, [pc, #196]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8004012:	2101      	movs	r1, #1
 8004014:	438a      	bics	r2, r1
 8004016:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004018:	f7fe f81e 	bl	8002058 <HAL_GetTick>
 800401c:	0003      	movs	r3, r0
 800401e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004020:	e008      	b.n	8004034 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004022:	f7fe f819 	bl	8002058 <HAL_GetTick>
 8004026:	0002      	movs	r2, r0
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d901      	bls.n	8004034 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e1c6      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004034:	4b28      	ldr	r3, [pc, #160]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8004036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004038:	2202      	movs	r2, #2
 800403a:	4013      	ands	r3, r2
 800403c:	d1f1      	bne.n	8004022 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2204      	movs	r2, #4
 8004044:	4013      	ands	r3, r2
 8004046:	d100      	bne.n	800404a <HAL_RCC_OscConfig+0x29e>
 8004048:	e0b4      	b.n	80041b4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800404a:	201f      	movs	r0, #31
 800404c:	183b      	adds	r3, r7, r0
 800404e:	2200      	movs	r2, #0
 8004050:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004052:	4b21      	ldr	r3, [pc, #132]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8004054:	69da      	ldr	r2, [r3, #28]
 8004056:	2380      	movs	r3, #128	; 0x80
 8004058:	055b      	lsls	r3, r3, #21
 800405a:	4013      	ands	r3, r2
 800405c:	d110      	bne.n	8004080 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800405e:	4b1e      	ldr	r3, [pc, #120]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8004060:	69da      	ldr	r2, [r3, #28]
 8004062:	4b1d      	ldr	r3, [pc, #116]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 8004064:	2180      	movs	r1, #128	; 0x80
 8004066:	0549      	lsls	r1, r1, #21
 8004068:	430a      	orrs	r2, r1
 800406a:	61da      	str	r2, [r3, #28]
 800406c:	4b1a      	ldr	r3, [pc, #104]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 800406e:	69da      	ldr	r2, [r3, #28]
 8004070:	2380      	movs	r3, #128	; 0x80
 8004072:	055b      	lsls	r3, r3, #21
 8004074:	4013      	ands	r3, r2
 8004076:	60fb      	str	r3, [r7, #12]
 8004078:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800407a:	183b      	adds	r3, r7, r0
 800407c:	2201      	movs	r2, #1
 800407e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004080:	4b18      	ldr	r3, [pc, #96]	; (80040e4 <HAL_RCC_OscConfig+0x338>)
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	2380      	movs	r3, #128	; 0x80
 8004086:	005b      	lsls	r3, r3, #1
 8004088:	4013      	ands	r3, r2
 800408a:	d11a      	bne.n	80040c2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800408c:	4b15      	ldr	r3, [pc, #84]	; (80040e4 <HAL_RCC_OscConfig+0x338>)
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	4b14      	ldr	r3, [pc, #80]	; (80040e4 <HAL_RCC_OscConfig+0x338>)
 8004092:	2180      	movs	r1, #128	; 0x80
 8004094:	0049      	lsls	r1, r1, #1
 8004096:	430a      	orrs	r2, r1
 8004098:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800409a:	f7fd ffdd 	bl	8002058 <HAL_GetTick>
 800409e:	0003      	movs	r3, r0
 80040a0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a4:	f7fd ffd8 	bl	8002058 <HAL_GetTick>
 80040a8:	0002      	movs	r2, r0
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b64      	cmp	r3, #100	; 0x64
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e185      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b6:	4b0b      	ldr	r3, [pc, #44]	; (80040e4 <HAL_RCC_OscConfig+0x338>)
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	2380      	movs	r3, #128	; 0x80
 80040bc:	005b      	lsls	r3, r3, #1
 80040be:	4013      	ands	r3, r2
 80040c0:	d0f0      	beq.n	80040a4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d10e      	bne.n	80040e8 <HAL_RCC_OscConfig+0x33c>
 80040ca:	4b03      	ldr	r3, [pc, #12]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 80040cc:	6a1a      	ldr	r2, [r3, #32]
 80040ce:	4b02      	ldr	r3, [pc, #8]	; (80040d8 <HAL_RCC_OscConfig+0x32c>)
 80040d0:	2101      	movs	r1, #1
 80040d2:	430a      	orrs	r2, r1
 80040d4:	621a      	str	r2, [r3, #32]
 80040d6:	e035      	b.n	8004144 <HAL_RCC_OscConfig+0x398>
 80040d8:	40021000 	.word	0x40021000
 80040dc:	fffeffff 	.word	0xfffeffff
 80040e0:	fffbffff 	.word	0xfffbffff
 80040e4:	40007000 	.word	0x40007000
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d10c      	bne.n	800410a <HAL_RCC_OscConfig+0x35e>
 80040f0:	4bb6      	ldr	r3, [pc, #728]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80040f2:	6a1a      	ldr	r2, [r3, #32]
 80040f4:	4bb5      	ldr	r3, [pc, #724]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80040f6:	2101      	movs	r1, #1
 80040f8:	438a      	bics	r2, r1
 80040fa:	621a      	str	r2, [r3, #32]
 80040fc:	4bb3      	ldr	r3, [pc, #716]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80040fe:	6a1a      	ldr	r2, [r3, #32]
 8004100:	4bb2      	ldr	r3, [pc, #712]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004102:	2104      	movs	r1, #4
 8004104:	438a      	bics	r2, r1
 8004106:	621a      	str	r2, [r3, #32]
 8004108:	e01c      	b.n	8004144 <HAL_RCC_OscConfig+0x398>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	2b05      	cmp	r3, #5
 8004110:	d10c      	bne.n	800412c <HAL_RCC_OscConfig+0x380>
 8004112:	4bae      	ldr	r3, [pc, #696]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004114:	6a1a      	ldr	r2, [r3, #32]
 8004116:	4bad      	ldr	r3, [pc, #692]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004118:	2104      	movs	r1, #4
 800411a:	430a      	orrs	r2, r1
 800411c:	621a      	str	r2, [r3, #32]
 800411e:	4bab      	ldr	r3, [pc, #684]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004120:	6a1a      	ldr	r2, [r3, #32]
 8004122:	4baa      	ldr	r3, [pc, #680]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004124:	2101      	movs	r1, #1
 8004126:	430a      	orrs	r2, r1
 8004128:	621a      	str	r2, [r3, #32]
 800412a:	e00b      	b.n	8004144 <HAL_RCC_OscConfig+0x398>
 800412c:	4ba7      	ldr	r3, [pc, #668]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800412e:	6a1a      	ldr	r2, [r3, #32]
 8004130:	4ba6      	ldr	r3, [pc, #664]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004132:	2101      	movs	r1, #1
 8004134:	438a      	bics	r2, r1
 8004136:	621a      	str	r2, [r3, #32]
 8004138:	4ba4      	ldr	r3, [pc, #656]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800413a:	6a1a      	ldr	r2, [r3, #32]
 800413c:	4ba3      	ldr	r3, [pc, #652]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800413e:	2104      	movs	r1, #4
 8004140:	438a      	bics	r2, r1
 8004142:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d014      	beq.n	8004176 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800414c:	f7fd ff84 	bl	8002058 <HAL_GetTick>
 8004150:	0003      	movs	r3, r0
 8004152:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004154:	e009      	b.n	800416a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004156:	f7fd ff7f 	bl	8002058 <HAL_GetTick>
 800415a:	0002      	movs	r2, r0
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	4a9b      	ldr	r2, [pc, #620]	; (80043d0 <HAL_RCC_OscConfig+0x624>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d901      	bls.n	800416a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e12b      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800416a:	4b98      	ldr	r3, [pc, #608]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	2202      	movs	r2, #2
 8004170:	4013      	ands	r3, r2
 8004172:	d0f0      	beq.n	8004156 <HAL_RCC_OscConfig+0x3aa>
 8004174:	e013      	b.n	800419e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004176:	f7fd ff6f 	bl	8002058 <HAL_GetTick>
 800417a:	0003      	movs	r3, r0
 800417c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800417e:	e009      	b.n	8004194 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004180:	f7fd ff6a 	bl	8002058 <HAL_GetTick>
 8004184:	0002      	movs	r2, r0
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	4a91      	ldr	r2, [pc, #580]	; (80043d0 <HAL_RCC_OscConfig+0x624>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e116      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004194:	4b8d      	ldr	r3, [pc, #564]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004196:	6a1b      	ldr	r3, [r3, #32]
 8004198:	2202      	movs	r2, #2
 800419a:	4013      	ands	r3, r2
 800419c:	d1f0      	bne.n	8004180 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800419e:	231f      	movs	r3, #31
 80041a0:	18fb      	adds	r3, r7, r3
 80041a2:	781b      	ldrb	r3, [r3, #0]
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d105      	bne.n	80041b4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041a8:	4b88      	ldr	r3, [pc, #544]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80041aa:	69da      	ldr	r2, [r3, #28]
 80041ac:	4b87      	ldr	r3, [pc, #540]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80041ae:	4989      	ldr	r1, [pc, #548]	; (80043d4 <HAL_RCC_OscConfig+0x628>)
 80041b0:	400a      	ands	r2, r1
 80041b2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2210      	movs	r2, #16
 80041ba:	4013      	ands	r3, r2
 80041bc:	d063      	beq.n	8004286 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d12a      	bne.n	800421c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80041c6:	4b81      	ldr	r3, [pc, #516]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80041c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041ca:	4b80      	ldr	r3, [pc, #512]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80041cc:	2104      	movs	r1, #4
 80041ce:	430a      	orrs	r2, r1
 80041d0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80041d2:	4b7e      	ldr	r3, [pc, #504]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80041d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041d6:	4b7d      	ldr	r3, [pc, #500]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80041d8:	2101      	movs	r1, #1
 80041da:	430a      	orrs	r2, r1
 80041dc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041de:	f7fd ff3b 	bl	8002058 <HAL_GetTick>
 80041e2:	0003      	movs	r3, r0
 80041e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80041e6:	e008      	b.n	80041fa <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80041e8:	f7fd ff36 	bl	8002058 <HAL_GetTick>
 80041ec:	0002      	movs	r2, r0
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e0e3      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80041fa:	4b74      	ldr	r3, [pc, #464]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80041fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041fe:	2202      	movs	r2, #2
 8004200:	4013      	ands	r3, r2
 8004202:	d0f1      	beq.n	80041e8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004204:	4b71      	ldr	r3, [pc, #452]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004208:	22f8      	movs	r2, #248	; 0xf8
 800420a:	4393      	bics	r3, r2
 800420c:	0019      	movs	r1, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	699b      	ldr	r3, [r3, #24]
 8004212:	00da      	lsls	r2, r3, #3
 8004214:	4b6d      	ldr	r3, [pc, #436]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004216:	430a      	orrs	r2, r1
 8004218:	635a      	str	r2, [r3, #52]	; 0x34
 800421a:	e034      	b.n	8004286 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	3305      	adds	r3, #5
 8004222:	d111      	bne.n	8004248 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004224:	4b69      	ldr	r3, [pc, #420]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004226:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004228:	4b68      	ldr	r3, [pc, #416]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800422a:	2104      	movs	r1, #4
 800422c:	438a      	bics	r2, r1
 800422e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004230:	4b66      	ldr	r3, [pc, #408]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004232:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004234:	22f8      	movs	r2, #248	; 0xf8
 8004236:	4393      	bics	r3, r2
 8004238:	0019      	movs	r1, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	00da      	lsls	r2, r3, #3
 8004240:	4b62      	ldr	r3, [pc, #392]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004242:	430a      	orrs	r2, r1
 8004244:	635a      	str	r2, [r3, #52]	; 0x34
 8004246:	e01e      	b.n	8004286 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004248:	4b60      	ldr	r3, [pc, #384]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800424a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800424c:	4b5f      	ldr	r3, [pc, #380]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800424e:	2104      	movs	r1, #4
 8004250:	430a      	orrs	r2, r1
 8004252:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004254:	4b5d      	ldr	r3, [pc, #372]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004256:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004258:	4b5c      	ldr	r3, [pc, #368]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800425a:	2101      	movs	r1, #1
 800425c:	438a      	bics	r2, r1
 800425e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004260:	f7fd fefa 	bl	8002058 <HAL_GetTick>
 8004264:	0003      	movs	r3, r0
 8004266:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004268:	e008      	b.n	800427c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800426a:	f7fd fef5 	bl	8002058 <HAL_GetTick>
 800426e:	0002      	movs	r2, r0
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	2b02      	cmp	r3, #2
 8004276:	d901      	bls.n	800427c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e0a2      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800427c:	4b53      	ldr	r3, [pc, #332]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800427e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004280:	2202      	movs	r2, #2
 8004282:	4013      	ands	r3, r2
 8004284:	d1f1      	bne.n	800426a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d100      	bne.n	8004290 <HAL_RCC_OscConfig+0x4e4>
 800428e:	e097      	b.n	80043c0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004290:	4b4e      	ldr	r3, [pc, #312]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	220c      	movs	r2, #12
 8004296:	4013      	ands	r3, r2
 8004298:	2b08      	cmp	r3, #8
 800429a:	d100      	bne.n	800429e <HAL_RCC_OscConfig+0x4f2>
 800429c:	e06b      	b.n	8004376 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d14c      	bne.n	8004340 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042a6:	4b49      	ldr	r3, [pc, #292]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	4b48      	ldr	r3, [pc, #288]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80042ac:	494a      	ldr	r1, [pc, #296]	; (80043d8 <HAL_RCC_OscConfig+0x62c>)
 80042ae:	400a      	ands	r2, r1
 80042b0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b2:	f7fd fed1 	bl	8002058 <HAL_GetTick>
 80042b6:	0003      	movs	r3, r0
 80042b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042ba:	e008      	b.n	80042ce <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042bc:	f7fd fecc 	bl	8002058 <HAL_GetTick>
 80042c0:	0002      	movs	r2, r0
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e079      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042ce:	4b3f      	ldr	r3, [pc, #252]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	2380      	movs	r3, #128	; 0x80
 80042d4:	049b      	lsls	r3, r3, #18
 80042d6:	4013      	ands	r3, r2
 80042d8:	d1f0      	bne.n	80042bc <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042da:	4b3c      	ldr	r3, [pc, #240]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80042dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042de:	220f      	movs	r2, #15
 80042e0:	4393      	bics	r3, r2
 80042e2:	0019      	movs	r1, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042e8:	4b38      	ldr	r3, [pc, #224]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80042ea:	430a      	orrs	r2, r1
 80042ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80042ee:	4b37      	ldr	r3, [pc, #220]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	4a3a      	ldr	r2, [pc, #232]	; (80043dc <HAL_RCC_OscConfig+0x630>)
 80042f4:	4013      	ands	r3, r2
 80042f6:	0019      	movs	r1, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004300:	431a      	orrs	r2, r3
 8004302:	4b32      	ldr	r3, [pc, #200]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004304:	430a      	orrs	r2, r1
 8004306:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004308:	4b30      	ldr	r3, [pc, #192]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	4b2f      	ldr	r3, [pc, #188]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800430e:	2180      	movs	r1, #128	; 0x80
 8004310:	0449      	lsls	r1, r1, #17
 8004312:	430a      	orrs	r2, r1
 8004314:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004316:	f7fd fe9f 	bl	8002058 <HAL_GetTick>
 800431a:	0003      	movs	r3, r0
 800431c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004320:	f7fd fe9a 	bl	8002058 <HAL_GetTick>
 8004324:	0002      	movs	r2, r0
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e047      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004332:	4b26      	ldr	r3, [pc, #152]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	2380      	movs	r3, #128	; 0x80
 8004338:	049b      	lsls	r3, r3, #18
 800433a:	4013      	ands	r3, r2
 800433c:	d0f0      	beq.n	8004320 <HAL_RCC_OscConfig+0x574>
 800433e:	e03f      	b.n	80043c0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004340:	4b22      	ldr	r3, [pc, #136]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	4b21      	ldr	r3, [pc, #132]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004346:	4924      	ldr	r1, [pc, #144]	; (80043d8 <HAL_RCC_OscConfig+0x62c>)
 8004348:	400a      	ands	r2, r1
 800434a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800434c:	f7fd fe84 	bl	8002058 <HAL_GetTick>
 8004350:	0003      	movs	r3, r0
 8004352:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004354:	e008      	b.n	8004368 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004356:	f7fd fe7f 	bl	8002058 <HAL_GetTick>
 800435a:	0002      	movs	r2, r0
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	1ad3      	subs	r3, r2, r3
 8004360:	2b02      	cmp	r3, #2
 8004362:	d901      	bls.n	8004368 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e02c      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004368:	4b18      	ldr	r3, [pc, #96]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	2380      	movs	r3, #128	; 0x80
 800436e:	049b      	lsls	r3, r3, #18
 8004370:	4013      	ands	r3, r2
 8004372:	d1f0      	bne.n	8004356 <HAL_RCC_OscConfig+0x5aa>
 8004374:	e024      	b.n	80043c0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	2b01      	cmp	r3, #1
 800437c:	d101      	bne.n	8004382 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e01f      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004382:	4b12      	ldr	r3, [pc, #72]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004388:	4b10      	ldr	r3, [pc, #64]	; (80043cc <HAL_RCC_OscConfig+0x620>)
 800438a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	2380      	movs	r3, #128	; 0x80
 8004392:	025b      	lsls	r3, r3, #9
 8004394:	401a      	ands	r2, r3
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439a:	429a      	cmp	r2, r3
 800439c:	d10e      	bne.n	80043bc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	220f      	movs	r2, #15
 80043a2:	401a      	ands	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d107      	bne.n	80043bc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	23f0      	movs	r3, #240	; 0xf0
 80043b0:	039b      	lsls	r3, r3, #14
 80043b2:	401a      	ands	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d001      	beq.n	80043c0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e000      	b.n	80043c2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	0018      	movs	r0, r3
 80043c4:	46bd      	mov	sp, r7
 80043c6:	b008      	add	sp, #32
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	46c0      	nop			; (mov r8, r8)
 80043cc:	40021000 	.word	0x40021000
 80043d0:	00001388 	.word	0x00001388
 80043d4:	efffffff 	.word	0xefffffff
 80043d8:	feffffff 	.word	0xfeffffff
 80043dc:	ffc2ffff 	.word	0xffc2ffff

080043e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e0b3      	b.n	800455c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043f4:	4b5b      	ldr	r3, [pc, #364]	; (8004564 <HAL_RCC_ClockConfig+0x184>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2201      	movs	r2, #1
 80043fa:	4013      	ands	r3, r2
 80043fc:	683a      	ldr	r2, [r7, #0]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d911      	bls.n	8004426 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004402:	4b58      	ldr	r3, [pc, #352]	; (8004564 <HAL_RCC_ClockConfig+0x184>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2201      	movs	r2, #1
 8004408:	4393      	bics	r3, r2
 800440a:	0019      	movs	r1, r3
 800440c:	4b55      	ldr	r3, [pc, #340]	; (8004564 <HAL_RCC_ClockConfig+0x184>)
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	430a      	orrs	r2, r1
 8004412:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004414:	4b53      	ldr	r3, [pc, #332]	; (8004564 <HAL_RCC_ClockConfig+0x184>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	2201      	movs	r2, #1
 800441a:	4013      	ands	r3, r2
 800441c:	683a      	ldr	r2, [r7, #0]
 800441e:	429a      	cmp	r2, r3
 8004420:	d001      	beq.n	8004426 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e09a      	b.n	800455c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2202      	movs	r2, #2
 800442c:	4013      	ands	r3, r2
 800442e:	d015      	beq.n	800445c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2204      	movs	r2, #4
 8004436:	4013      	ands	r3, r2
 8004438:	d006      	beq.n	8004448 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800443a:	4b4b      	ldr	r3, [pc, #300]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 800443c:	685a      	ldr	r2, [r3, #4]
 800443e:	4b4a      	ldr	r3, [pc, #296]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 8004440:	21e0      	movs	r1, #224	; 0xe0
 8004442:	00c9      	lsls	r1, r1, #3
 8004444:	430a      	orrs	r2, r1
 8004446:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004448:	4b47      	ldr	r3, [pc, #284]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	22f0      	movs	r2, #240	; 0xf0
 800444e:	4393      	bics	r3, r2
 8004450:	0019      	movs	r1, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	689a      	ldr	r2, [r3, #8]
 8004456:	4b44      	ldr	r3, [pc, #272]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 8004458:	430a      	orrs	r2, r1
 800445a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2201      	movs	r2, #1
 8004462:	4013      	ands	r3, r2
 8004464:	d040      	beq.n	80044e8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d107      	bne.n	800447e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800446e:	4b3e      	ldr	r3, [pc, #248]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	2380      	movs	r3, #128	; 0x80
 8004474:	029b      	lsls	r3, r3, #10
 8004476:	4013      	ands	r3, r2
 8004478:	d114      	bne.n	80044a4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e06e      	b.n	800455c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	2b02      	cmp	r3, #2
 8004484:	d107      	bne.n	8004496 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004486:	4b38      	ldr	r3, [pc, #224]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	2380      	movs	r3, #128	; 0x80
 800448c:	049b      	lsls	r3, r3, #18
 800448e:	4013      	ands	r3, r2
 8004490:	d108      	bne.n	80044a4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e062      	b.n	800455c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004496:	4b34      	ldr	r3, [pc, #208]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2202      	movs	r2, #2
 800449c:	4013      	ands	r3, r2
 800449e:	d101      	bne.n	80044a4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e05b      	b.n	800455c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044a4:	4b30      	ldr	r3, [pc, #192]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	2203      	movs	r2, #3
 80044aa:	4393      	bics	r3, r2
 80044ac:	0019      	movs	r1, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685a      	ldr	r2, [r3, #4]
 80044b2:	4b2d      	ldr	r3, [pc, #180]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 80044b4:	430a      	orrs	r2, r1
 80044b6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044b8:	f7fd fdce 	bl	8002058 <HAL_GetTick>
 80044bc:	0003      	movs	r3, r0
 80044be:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044c0:	e009      	b.n	80044d6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044c2:	f7fd fdc9 	bl	8002058 <HAL_GetTick>
 80044c6:	0002      	movs	r2, r0
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	4a27      	ldr	r2, [pc, #156]	; (800456c <HAL_RCC_ClockConfig+0x18c>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d901      	bls.n	80044d6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e042      	b.n	800455c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044d6:	4b24      	ldr	r3, [pc, #144]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	220c      	movs	r2, #12
 80044dc:	401a      	ands	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	009b      	lsls	r3, r3, #2
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d1ec      	bne.n	80044c2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044e8:	4b1e      	ldr	r3, [pc, #120]	; (8004564 <HAL_RCC_ClockConfig+0x184>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2201      	movs	r2, #1
 80044ee:	4013      	ands	r3, r2
 80044f0:	683a      	ldr	r2, [r7, #0]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d211      	bcs.n	800451a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044f6:	4b1b      	ldr	r3, [pc, #108]	; (8004564 <HAL_RCC_ClockConfig+0x184>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2201      	movs	r2, #1
 80044fc:	4393      	bics	r3, r2
 80044fe:	0019      	movs	r1, r3
 8004500:	4b18      	ldr	r3, [pc, #96]	; (8004564 <HAL_RCC_ClockConfig+0x184>)
 8004502:	683a      	ldr	r2, [r7, #0]
 8004504:	430a      	orrs	r2, r1
 8004506:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004508:	4b16      	ldr	r3, [pc, #88]	; (8004564 <HAL_RCC_ClockConfig+0x184>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2201      	movs	r2, #1
 800450e:	4013      	ands	r3, r2
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	429a      	cmp	r2, r3
 8004514:	d001      	beq.n	800451a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e020      	b.n	800455c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2204      	movs	r2, #4
 8004520:	4013      	ands	r3, r2
 8004522:	d009      	beq.n	8004538 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004524:	4b10      	ldr	r3, [pc, #64]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	4a11      	ldr	r2, [pc, #68]	; (8004570 <HAL_RCC_ClockConfig+0x190>)
 800452a:	4013      	ands	r3, r2
 800452c:	0019      	movs	r1, r3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68da      	ldr	r2, [r3, #12]
 8004532:	4b0d      	ldr	r3, [pc, #52]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 8004534:	430a      	orrs	r2, r1
 8004536:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004538:	f000 f820 	bl	800457c <HAL_RCC_GetSysClockFreq>
 800453c:	0001      	movs	r1, r0
 800453e:	4b0a      	ldr	r3, [pc, #40]	; (8004568 <HAL_RCC_ClockConfig+0x188>)
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	091b      	lsrs	r3, r3, #4
 8004544:	220f      	movs	r2, #15
 8004546:	4013      	ands	r3, r2
 8004548:	4a0a      	ldr	r2, [pc, #40]	; (8004574 <HAL_RCC_ClockConfig+0x194>)
 800454a:	5cd3      	ldrb	r3, [r2, r3]
 800454c:	000a      	movs	r2, r1
 800454e:	40da      	lsrs	r2, r3
 8004550:	4b09      	ldr	r3, [pc, #36]	; (8004578 <HAL_RCC_ClockConfig+0x198>)
 8004552:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004554:	2003      	movs	r0, #3
 8004556:	f7fd fd39 	bl	8001fcc <HAL_InitTick>
  
  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	0018      	movs	r0, r3
 800455e:	46bd      	mov	sp, r7
 8004560:	b004      	add	sp, #16
 8004562:	bd80      	pop	{r7, pc}
 8004564:	40022000 	.word	0x40022000
 8004568:	40021000 	.word	0x40021000
 800456c:	00001388 	.word	0x00001388
 8004570:	fffff8ff 	.word	0xfffff8ff
 8004574:	08007ae4 	.word	0x08007ae4
 8004578:	20000028 	.word	0x20000028

0800457c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800457c:	b590      	push	{r4, r7, lr}
 800457e:	b08f      	sub	sp, #60	; 0x3c
 8004580:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004582:	2314      	movs	r3, #20
 8004584:	18fb      	adds	r3, r7, r3
 8004586:	4a2b      	ldr	r2, [pc, #172]	; (8004634 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004588:	ca13      	ldmia	r2!, {r0, r1, r4}
 800458a:	c313      	stmia	r3!, {r0, r1, r4}
 800458c:	6812      	ldr	r2, [r2, #0]
 800458e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004590:	1d3b      	adds	r3, r7, #4
 8004592:	4a29      	ldr	r2, [pc, #164]	; (8004638 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004594:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004596:	c313      	stmia	r3!, {r0, r1, r4}
 8004598:	6812      	ldr	r2, [r2, #0]
 800459a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800459c:	2300      	movs	r3, #0
 800459e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045a0:	2300      	movs	r3, #0
 80045a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80045a4:	2300      	movs	r3, #0
 80045a6:	637b      	str	r3, [r7, #52]	; 0x34
 80045a8:	2300      	movs	r3, #0
 80045aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80045ac:	2300      	movs	r3, #0
 80045ae:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80045b0:	4b22      	ldr	r3, [pc, #136]	; (800463c <HAL_RCC_GetSysClockFreq+0xc0>)
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045b8:	220c      	movs	r2, #12
 80045ba:	4013      	ands	r3, r2
 80045bc:	2b04      	cmp	r3, #4
 80045be:	d002      	beq.n	80045c6 <HAL_RCC_GetSysClockFreq+0x4a>
 80045c0:	2b08      	cmp	r3, #8
 80045c2:	d003      	beq.n	80045cc <HAL_RCC_GetSysClockFreq+0x50>
 80045c4:	e02d      	b.n	8004622 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045c6:	4b1e      	ldr	r3, [pc, #120]	; (8004640 <HAL_RCC_GetSysClockFreq+0xc4>)
 80045c8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80045ca:	e02d      	b.n	8004628 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80045cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ce:	0c9b      	lsrs	r3, r3, #18
 80045d0:	220f      	movs	r2, #15
 80045d2:	4013      	ands	r3, r2
 80045d4:	2214      	movs	r2, #20
 80045d6:	18ba      	adds	r2, r7, r2
 80045d8:	5cd3      	ldrb	r3, [r2, r3]
 80045da:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80045dc:	4b17      	ldr	r3, [pc, #92]	; (800463c <HAL_RCC_GetSysClockFreq+0xc0>)
 80045de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e0:	220f      	movs	r2, #15
 80045e2:	4013      	ands	r3, r2
 80045e4:	1d3a      	adds	r2, r7, #4
 80045e6:	5cd3      	ldrb	r3, [r2, r3]
 80045e8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80045ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045ec:	2380      	movs	r3, #128	; 0x80
 80045ee:	025b      	lsls	r3, r3, #9
 80045f0:	4013      	ands	r3, r2
 80045f2:	d009      	beq.n	8004608 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80045f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80045f6:	4812      	ldr	r0, [pc, #72]	; (8004640 <HAL_RCC_GetSysClockFreq+0xc4>)
 80045f8:	f7fb fd86 	bl	8000108 <__udivsi3>
 80045fc:	0003      	movs	r3, r0
 80045fe:	001a      	movs	r2, r3
 8004600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004602:	4353      	muls	r3, r2
 8004604:	637b      	str	r3, [r7, #52]	; 0x34
 8004606:	e009      	b.n	800461c <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004608:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800460a:	000a      	movs	r2, r1
 800460c:	0152      	lsls	r2, r2, #5
 800460e:	1a52      	subs	r2, r2, r1
 8004610:	0193      	lsls	r3, r2, #6
 8004612:	1a9b      	subs	r3, r3, r2
 8004614:	00db      	lsls	r3, r3, #3
 8004616:	185b      	adds	r3, r3, r1
 8004618:	021b      	lsls	r3, r3, #8
 800461a:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 800461c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800461e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004620:	e002      	b.n	8004628 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004622:	4b07      	ldr	r3, [pc, #28]	; (8004640 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004624:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004626:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800462a:	0018      	movs	r0, r3
 800462c:	46bd      	mov	sp, r7
 800462e:	b00f      	add	sp, #60	; 0x3c
 8004630:	bd90      	pop	{r4, r7, pc}
 8004632:	46c0      	nop			; (mov r8, r8)
 8004634:	08007a28 	.word	0x08007a28
 8004638:	08007a38 	.word	0x08007a38
 800463c:	40021000 	.word	0x40021000
 8004640:	007a1200 	.word	0x007a1200

08004644 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004648:	4b02      	ldr	r3, [pc, #8]	; (8004654 <HAL_RCC_GetHCLKFreq+0x10>)
 800464a:	681b      	ldr	r3, [r3, #0]
}
 800464c:	0018      	movs	r0, r3
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	46c0      	nop			; (mov r8, r8)
 8004654:	20000028 	.word	0x20000028

08004658 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800465c:	f7ff fff2 	bl	8004644 <HAL_RCC_GetHCLKFreq>
 8004660:	0001      	movs	r1, r0
 8004662:	4b06      	ldr	r3, [pc, #24]	; (800467c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	0a1b      	lsrs	r3, r3, #8
 8004668:	2207      	movs	r2, #7
 800466a:	4013      	ands	r3, r2
 800466c:	4a04      	ldr	r2, [pc, #16]	; (8004680 <HAL_RCC_GetPCLK1Freq+0x28>)
 800466e:	5cd3      	ldrb	r3, [r2, r3]
 8004670:	40d9      	lsrs	r1, r3
 8004672:	000b      	movs	r3, r1
}    
 8004674:	0018      	movs	r0, r3
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	46c0      	nop			; (mov r8, r8)
 800467c:	40021000 	.word	0x40021000
 8004680:	08007af4 	.word	0x08007af4

08004684 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800468c:	2300      	movs	r3, #0
 800468e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004690:	2300      	movs	r3, #0
 8004692:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	2380      	movs	r3, #128	; 0x80
 800469a:	025b      	lsls	r3, r3, #9
 800469c:	4013      	ands	r3, r2
 800469e:	d100      	bne.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80046a0:	e08e      	b.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80046a2:	2017      	movs	r0, #23
 80046a4:	183b      	adds	r3, r7, r0
 80046a6:	2200      	movs	r2, #0
 80046a8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046aa:	4b5f      	ldr	r3, [pc, #380]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80046ac:	69da      	ldr	r2, [r3, #28]
 80046ae:	2380      	movs	r3, #128	; 0x80
 80046b0:	055b      	lsls	r3, r3, #21
 80046b2:	4013      	ands	r3, r2
 80046b4:	d110      	bne.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80046b6:	4b5c      	ldr	r3, [pc, #368]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80046b8:	69da      	ldr	r2, [r3, #28]
 80046ba:	4b5b      	ldr	r3, [pc, #364]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80046bc:	2180      	movs	r1, #128	; 0x80
 80046be:	0549      	lsls	r1, r1, #21
 80046c0:	430a      	orrs	r2, r1
 80046c2:	61da      	str	r2, [r3, #28]
 80046c4:	4b58      	ldr	r3, [pc, #352]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80046c6:	69da      	ldr	r2, [r3, #28]
 80046c8:	2380      	movs	r3, #128	; 0x80
 80046ca:	055b      	lsls	r3, r3, #21
 80046cc:	4013      	ands	r3, r2
 80046ce:	60bb      	str	r3, [r7, #8]
 80046d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046d2:	183b      	adds	r3, r7, r0
 80046d4:	2201      	movs	r2, #1
 80046d6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046d8:	4b54      	ldr	r3, [pc, #336]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	2380      	movs	r3, #128	; 0x80
 80046de:	005b      	lsls	r3, r3, #1
 80046e0:	4013      	ands	r3, r2
 80046e2:	d11a      	bne.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046e4:	4b51      	ldr	r3, [pc, #324]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	4b50      	ldr	r3, [pc, #320]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80046ea:	2180      	movs	r1, #128	; 0x80
 80046ec:	0049      	lsls	r1, r1, #1
 80046ee:	430a      	orrs	r2, r1
 80046f0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046f2:	f7fd fcb1 	bl	8002058 <HAL_GetTick>
 80046f6:	0003      	movs	r3, r0
 80046f8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046fa:	e008      	b.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046fc:	f7fd fcac 	bl	8002058 <HAL_GetTick>
 8004700:	0002      	movs	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b64      	cmp	r3, #100	; 0x64
 8004708:	d901      	bls.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e087      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800470e:	4b47      	ldr	r3, [pc, #284]	; (800482c <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	2380      	movs	r3, #128	; 0x80
 8004714:	005b      	lsls	r3, r3, #1
 8004716:	4013      	ands	r3, r2
 8004718:	d0f0      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800471a:	4b43      	ldr	r3, [pc, #268]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800471c:	6a1a      	ldr	r2, [r3, #32]
 800471e:	23c0      	movs	r3, #192	; 0xc0
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	4013      	ands	r3, r2
 8004724:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d034      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x112>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685a      	ldr	r2, [r3, #4]
 8004730:	23c0      	movs	r3, #192	; 0xc0
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	4013      	ands	r3, r2
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	429a      	cmp	r2, r3
 800473a:	d02c      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800473c:	4b3a      	ldr	r3, [pc, #232]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800473e:	6a1b      	ldr	r3, [r3, #32]
 8004740:	4a3b      	ldr	r2, [pc, #236]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004742:	4013      	ands	r3, r2
 8004744:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004746:	4b38      	ldr	r3, [pc, #224]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004748:	6a1a      	ldr	r2, [r3, #32]
 800474a:	4b37      	ldr	r3, [pc, #220]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800474c:	2180      	movs	r1, #128	; 0x80
 800474e:	0249      	lsls	r1, r1, #9
 8004750:	430a      	orrs	r2, r1
 8004752:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004754:	4b34      	ldr	r3, [pc, #208]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004756:	6a1a      	ldr	r2, [r3, #32]
 8004758:	4b33      	ldr	r3, [pc, #204]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800475a:	4936      	ldr	r1, [pc, #216]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800475c:	400a      	ands	r2, r1
 800475e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004760:	4b31      	ldr	r3, [pc, #196]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2201      	movs	r2, #1
 800476a:	4013      	ands	r3, r2
 800476c:	d013      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800476e:	f7fd fc73 	bl	8002058 <HAL_GetTick>
 8004772:	0003      	movs	r3, r0
 8004774:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004776:	e009      	b.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004778:	f7fd fc6e 	bl	8002058 <HAL_GetTick>
 800477c:	0002      	movs	r2, r0
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	1ad3      	subs	r3, r2, r3
 8004782:	4a2d      	ldr	r2, [pc, #180]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d901      	bls.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	e048      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800478c:	4b26      	ldr	r3, [pc, #152]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800478e:	6a1b      	ldr	r3, [r3, #32]
 8004790:	2202      	movs	r2, #2
 8004792:	4013      	ands	r3, r2
 8004794:	d0f0      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004796:	4b24      	ldr	r3, [pc, #144]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	4a25      	ldr	r2, [pc, #148]	; (8004830 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800479c:	4013      	ands	r3, r2
 800479e:	0019      	movs	r1, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685a      	ldr	r2, [r3, #4]
 80047a4:	4b20      	ldr	r3, [pc, #128]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80047a6:	430a      	orrs	r2, r1
 80047a8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047aa:	2317      	movs	r3, #23
 80047ac:	18fb      	adds	r3, r7, r3
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d105      	bne.n	80047c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047b4:	4b1c      	ldr	r3, [pc, #112]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80047b6:	69da      	ldr	r2, [r3, #28]
 80047b8:	4b1b      	ldr	r3, [pc, #108]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80047ba:	4920      	ldr	r1, [pc, #128]	; (800483c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80047bc:	400a      	ands	r2, r1
 80047be:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2201      	movs	r2, #1
 80047c6:	4013      	ands	r3, r2
 80047c8:	d009      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80047ca:	4b17      	ldr	r3, [pc, #92]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80047cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ce:	2203      	movs	r2, #3
 80047d0:	4393      	bics	r3, r2
 80047d2:	0019      	movs	r1, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689a      	ldr	r2, [r3, #8]
 80047d8:	4b13      	ldr	r3, [pc, #76]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80047da:	430a      	orrs	r2, r1
 80047dc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	2220      	movs	r2, #32
 80047e4:	4013      	ands	r3, r2
 80047e6:	d009      	beq.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80047e8:	4b0f      	ldr	r3, [pc, #60]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80047ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ec:	2210      	movs	r2, #16
 80047ee:	4393      	bics	r3, r2
 80047f0:	0019      	movs	r1, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	68da      	ldr	r2, [r3, #12]
 80047f6:	4b0c      	ldr	r3, [pc, #48]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80047f8:	430a      	orrs	r2, r1
 80047fa:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	2380      	movs	r3, #128	; 0x80
 8004802:	00db      	lsls	r3, r3, #3
 8004804:	4013      	ands	r3, r2
 8004806:	d009      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004808:	4b07      	ldr	r3, [pc, #28]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800480a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480c:	2240      	movs	r2, #64	; 0x40
 800480e:	4393      	bics	r3, r2
 8004810:	0019      	movs	r1, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	691a      	ldr	r2, [r3, #16]
 8004816:	4b04      	ldr	r3, [pc, #16]	; (8004828 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8004818:	430a      	orrs	r2, r1
 800481a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	0018      	movs	r0, r3
 8004820:	46bd      	mov	sp, r7
 8004822:	b006      	add	sp, #24
 8004824:	bd80      	pop	{r7, pc}
 8004826:	46c0      	nop			; (mov r8, r8)
 8004828:	40021000 	.word	0x40021000
 800482c:	40007000 	.word	0x40007000
 8004830:	fffffcff 	.word	0xfffffcff
 8004834:	fffeffff 	.word	0xfffeffff
 8004838:	00001388 	.word	0x00001388
 800483c:	efffffff 	.word	0xefffffff

08004840 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d101      	bne.n	8004852 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e0a8      	b.n	80049a4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004856:	2b00      	cmp	r3, #0
 8004858:	d109      	bne.n	800486e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	2382      	movs	r3, #130	; 0x82
 8004860:	005b      	lsls	r3, r3, #1
 8004862:	429a      	cmp	r2, r3
 8004864:	d009      	beq.n	800487a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	61da      	str	r2, [r3, #28]
 800486c:	e005      	b.n	800487a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2200      	movs	r2, #0
 8004872:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	225d      	movs	r2, #93	; 0x5d
 8004884:	5c9b      	ldrb	r3, [r3, r2]
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b00      	cmp	r3, #0
 800488a:	d107      	bne.n	800489c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	225c      	movs	r2, #92	; 0x5c
 8004890:	2100      	movs	r1, #0
 8004892:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	0018      	movs	r0, r3
 8004898:	f7fd f934 	bl	8001b04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	225d      	movs	r2, #93	; 0x5d
 80048a0:	2102      	movs	r1, #2
 80048a2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2140      	movs	r1, #64	; 0x40
 80048b0:	438a      	bics	r2, r1
 80048b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68da      	ldr	r2, [r3, #12]
 80048b8:	23e0      	movs	r3, #224	; 0xe0
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	429a      	cmp	r2, r3
 80048be:	d902      	bls.n	80048c6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80048c0:	2300      	movs	r3, #0
 80048c2:	60fb      	str	r3, [r7, #12]
 80048c4:	e002      	b.n	80048cc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80048c6:	2380      	movs	r3, #128	; 0x80
 80048c8:	015b      	lsls	r3, r3, #5
 80048ca:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	68da      	ldr	r2, [r3, #12]
 80048d0:	23f0      	movs	r3, #240	; 0xf0
 80048d2:	011b      	lsls	r3, r3, #4
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d008      	beq.n	80048ea <HAL_SPI_Init+0xaa>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	68da      	ldr	r2, [r3, #12]
 80048dc:	23e0      	movs	r3, #224	; 0xe0
 80048de:	00db      	lsls	r3, r3, #3
 80048e0:	429a      	cmp	r2, r3
 80048e2:	d002      	beq.n	80048ea <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685a      	ldr	r2, [r3, #4]
 80048ee:	2382      	movs	r3, #130	; 0x82
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	401a      	ands	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6899      	ldr	r1, [r3, #8]
 80048f8:	2384      	movs	r3, #132	; 0x84
 80048fa:	021b      	lsls	r3, r3, #8
 80048fc:	400b      	ands	r3, r1
 80048fe:	431a      	orrs	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	691b      	ldr	r3, [r3, #16]
 8004904:	2102      	movs	r1, #2
 8004906:	400b      	ands	r3, r1
 8004908:	431a      	orrs	r2, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	695b      	ldr	r3, [r3, #20]
 800490e:	2101      	movs	r1, #1
 8004910:	400b      	ands	r3, r1
 8004912:	431a      	orrs	r2, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6999      	ldr	r1, [r3, #24]
 8004918:	2380      	movs	r3, #128	; 0x80
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	400b      	ands	r3, r1
 800491e:	431a      	orrs	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	69db      	ldr	r3, [r3, #28]
 8004924:	2138      	movs	r1, #56	; 0x38
 8004926:	400b      	ands	r3, r1
 8004928:	431a      	orrs	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a1b      	ldr	r3, [r3, #32]
 800492e:	2180      	movs	r1, #128	; 0x80
 8004930:	400b      	ands	r3, r1
 8004932:	431a      	orrs	r2, r3
 8004934:	0011      	movs	r1, r2
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800493a:	2380      	movs	r3, #128	; 0x80
 800493c:	019b      	lsls	r3, r3, #6
 800493e:	401a      	ands	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	430a      	orrs	r2, r1
 8004946:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	0c1b      	lsrs	r3, r3, #16
 800494e:	2204      	movs	r2, #4
 8004950:	401a      	ands	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004956:	2110      	movs	r1, #16
 8004958:	400b      	ands	r3, r1
 800495a:	431a      	orrs	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004960:	2108      	movs	r1, #8
 8004962:	400b      	ands	r3, r1
 8004964:	431a      	orrs	r2, r3
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	68d9      	ldr	r1, [r3, #12]
 800496a:	23f0      	movs	r3, #240	; 0xf0
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	400b      	ands	r3, r1
 8004970:	431a      	orrs	r2, r3
 8004972:	0011      	movs	r1, r2
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	2380      	movs	r3, #128	; 0x80
 8004978:	015b      	lsls	r3, r3, #5
 800497a:	401a      	ands	r2, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	69da      	ldr	r2, [r3, #28]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4907      	ldr	r1, [pc, #28]	; (80049ac <HAL_SPI_Init+0x16c>)
 8004990:	400a      	ands	r2, r1
 8004992:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	225d      	movs	r2, #93	; 0x5d
 800499e:	2101      	movs	r1, #1
 80049a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	0018      	movs	r0, r3
 80049a6:	46bd      	mov	sp, r7
 80049a8:	b004      	add	sp, #16
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	fffff7ff 	.word	0xfffff7ff

080049b0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b088      	sub	sp, #32
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	603b      	str	r3, [r7, #0]
 80049bc:	1dbb      	adds	r3, r7, #6
 80049be:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80049c0:	231f      	movs	r3, #31
 80049c2:	18fb      	adds	r3, r7, r3
 80049c4:	2200      	movs	r2, #0
 80049c6:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	225c      	movs	r2, #92	; 0x5c
 80049cc:	5c9b      	ldrb	r3, [r3, r2]
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d101      	bne.n	80049d6 <HAL_SPI_Transmit+0x26>
 80049d2:	2302      	movs	r3, #2
 80049d4:	e140      	b.n	8004c58 <HAL_SPI_Transmit+0x2a8>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	225c      	movs	r2, #92	; 0x5c
 80049da:	2101      	movs	r1, #1
 80049dc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049de:	f7fd fb3b 	bl	8002058 <HAL_GetTick>
 80049e2:	0003      	movs	r3, r0
 80049e4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80049e6:	2316      	movs	r3, #22
 80049e8:	18fb      	adds	r3, r7, r3
 80049ea:	1dba      	adds	r2, r7, #6
 80049ec:	8812      	ldrh	r2, [r2, #0]
 80049ee:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	225d      	movs	r2, #93	; 0x5d
 80049f4:	5c9b      	ldrb	r3, [r3, r2]
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d004      	beq.n	8004a06 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80049fc:	231f      	movs	r3, #31
 80049fe:	18fb      	adds	r3, r7, r3
 8004a00:	2202      	movs	r2, #2
 8004a02:	701a      	strb	r2, [r3, #0]
    goto error;
 8004a04:	e11d      	b.n	8004c42 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d003      	beq.n	8004a14 <HAL_SPI_Transmit+0x64>
 8004a0c:	1dbb      	adds	r3, r7, #6
 8004a0e:	881b      	ldrh	r3, [r3, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d104      	bne.n	8004a1e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8004a14:	231f      	movs	r3, #31
 8004a16:	18fb      	adds	r3, r7, r3
 8004a18:	2201      	movs	r2, #1
 8004a1a:	701a      	strb	r2, [r3, #0]
    goto error;
 8004a1c:	e111      	b.n	8004c42 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	225d      	movs	r2, #93	; 0x5d
 8004a22:	2103      	movs	r1, #3
 8004a24:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	1dba      	adds	r2, r7, #6
 8004a36:	8812      	ldrh	r2, [r2, #0]
 8004a38:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	1dba      	adds	r2, r7, #6
 8004a3e:	8812      	ldrh	r2, [r2, #0]
 8004a40:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2244      	movs	r2, #68	; 0x44
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2246      	movs	r2, #70	; 0x46
 8004a54:	2100      	movs	r1, #0
 8004a56:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	2380      	movs	r3, #128	; 0x80
 8004a6a:	021b      	lsls	r3, r3, #8
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d110      	bne.n	8004a92 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2140      	movs	r1, #64	; 0x40
 8004a7c:	438a      	bics	r2, r1
 8004a7e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2180      	movs	r1, #128	; 0x80
 8004a8c:	01c9      	lsls	r1, r1, #7
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2240      	movs	r2, #64	; 0x40
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	2b40      	cmp	r3, #64	; 0x40
 8004a9e:	d007      	beq.n	8004ab0 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	2140      	movs	r1, #64	; 0x40
 8004aac:	430a      	orrs	r2, r1
 8004aae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	68da      	ldr	r2, [r3, #12]
 8004ab4:	23e0      	movs	r3, #224	; 0xe0
 8004ab6:	00db      	lsls	r3, r3, #3
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d94e      	bls.n	8004b5a <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d004      	beq.n	8004ace <HAL_SPI_Transmit+0x11e>
 8004ac4:	2316      	movs	r3, #22
 8004ac6:	18fb      	adds	r3, r7, r3
 8004ac8:	881b      	ldrh	r3, [r3, #0]
 8004aca:	2b01      	cmp	r3, #1
 8004acc:	d13f      	bne.n	8004b4e <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad2:	881a      	ldrh	r2, [r3, #0]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ade:	1c9a      	adds	r2, r3, #2
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	3b01      	subs	r3, #1
 8004aec:	b29a      	uxth	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004af2:	e02c      	b.n	8004b4e <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	2202      	movs	r2, #2
 8004afc:	4013      	ands	r3, r2
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d112      	bne.n	8004b28 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b06:	881a      	ldrh	r2, [r3, #0]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b12:	1c9a      	adds	r2, r3, #2
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b26:	e012      	b.n	8004b4e <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b28:	f7fd fa96 	bl	8002058 <HAL_GetTick>
 8004b2c:	0002      	movs	r2, r0
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	683a      	ldr	r2, [r7, #0]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d802      	bhi.n	8004b3e <HAL_SPI_Transmit+0x18e>
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	d102      	bne.n	8004b44 <HAL_SPI_Transmit+0x194>
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d104      	bne.n	8004b4e <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8004b44:	231f      	movs	r3, #31
 8004b46:	18fb      	adds	r3, r7, r3
 8004b48:	2203      	movs	r2, #3
 8004b4a:	701a      	strb	r2, [r3, #0]
          goto error;
 8004b4c:	e079      	b.n	8004c42 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1cd      	bne.n	8004af4 <HAL_SPI_Transmit+0x144>
 8004b58:	e04f      	b.n	8004bfa <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d004      	beq.n	8004b6c <HAL_SPI_Transmit+0x1bc>
 8004b62:	2316      	movs	r3, #22
 8004b64:	18fb      	adds	r3, r7, r3
 8004b66:	881b      	ldrh	r3, [r3, #0]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d141      	bne.n	8004bf0 <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	330c      	adds	r3, #12
 8004b76:	7812      	ldrb	r2, [r2, #0]
 8004b78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b7e:	1c5a      	adds	r2, r3, #1
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	b29a      	uxth	r2, r3
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8004b92:	e02d      	b.n	8004bf0 <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	2202      	movs	r2, #2
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	d113      	bne.n	8004bca <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	330c      	adds	r3, #12
 8004bac:	7812      	ldrb	r2, [r2, #0]
 8004bae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bb4:	1c5a      	adds	r2, r3, #1
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	b29a      	uxth	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004bc8:	e012      	b.n	8004bf0 <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bca:	f7fd fa45 	bl	8002058 <HAL_GetTick>
 8004bce:	0002      	movs	r2, r0
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d802      	bhi.n	8004be0 <HAL_SPI_Transmit+0x230>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	d102      	bne.n	8004be6 <HAL_SPI_Transmit+0x236>
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d104      	bne.n	8004bf0 <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8004be6:	231f      	movs	r3, #31
 8004be8:	18fb      	adds	r3, r7, r3
 8004bea:	2203      	movs	r2, #3
 8004bec:	701a      	strb	r2, [r3, #0]
          goto error;
 8004bee:	e028      	b.n	8004c42 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bf4:	b29b      	uxth	r3, r3
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1cc      	bne.n	8004b94 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	6839      	ldr	r1, [r7, #0]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	0018      	movs	r0, r3
 8004c02:	f000 f95d 	bl	8004ec0 <SPI_EndRxTxTransaction>
 8004c06:	1e03      	subs	r3, r0, #0
 8004c08:	d002      	beq.n	8004c10 <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2220      	movs	r2, #32
 8004c0e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d10a      	bne.n	8004c2e <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c18:	2300      	movs	r3, #0
 8004c1a:	613b      	str	r3, [r7, #16]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68db      	ldr	r3, [r3, #12]
 8004c22:	613b      	str	r3, [r7, #16]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	613b      	str	r3, [r7, #16]
 8004c2c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d004      	beq.n	8004c40 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8004c36:	231f      	movs	r3, #31
 8004c38:	18fb      	adds	r3, r7, r3
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	701a      	strb	r2, [r3, #0]
 8004c3e:	e000      	b.n	8004c42 <HAL_SPI_Transmit+0x292>
  }

error:
 8004c40:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	225d      	movs	r2, #93	; 0x5d
 8004c46:	2101      	movs	r1, #1
 8004c48:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	225c      	movs	r2, #92	; 0x5c
 8004c4e:	2100      	movs	r1, #0
 8004c50:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004c52:	231f      	movs	r3, #31
 8004c54:	18fb      	adds	r3, r7, r3
 8004c56:	781b      	ldrb	r3, [r3, #0]
}
 8004c58:	0018      	movs	r0, r3
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	b008      	add	sp, #32
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b088      	sub	sp, #32
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	603b      	str	r3, [r7, #0]
 8004c6c:	1dfb      	adds	r3, r7, #7
 8004c6e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c70:	f7fd f9f2 	bl	8002058 <HAL_GetTick>
 8004c74:	0002      	movs	r2, r0
 8004c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c78:	1a9b      	subs	r3, r3, r2
 8004c7a:	683a      	ldr	r2, [r7, #0]
 8004c7c:	18d3      	adds	r3, r2, r3
 8004c7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c80:	f7fd f9ea 	bl	8002058 <HAL_GetTick>
 8004c84:	0003      	movs	r3, r0
 8004c86:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c88:	4b3a      	ldr	r3, [pc, #232]	; (8004d74 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	015b      	lsls	r3, r3, #5
 8004c8e:	0d1b      	lsrs	r3, r3, #20
 8004c90:	69fa      	ldr	r2, [r7, #28]
 8004c92:	4353      	muls	r3, r2
 8004c94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c96:	e058      	b.n	8004d4a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	d055      	beq.n	8004d4a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c9e:	f7fd f9db 	bl	8002058 <HAL_GetTick>
 8004ca2:	0002      	movs	r2, r0
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	69fa      	ldr	r2, [r7, #28]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d902      	bls.n	8004cb4 <SPI_WaitFlagStateUntilTimeout+0x54>
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d142      	bne.n	8004d3a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	21e0      	movs	r1, #224	; 0xe0
 8004cc0:	438a      	bics	r2, r1
 8004cc2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	2382      	movs	r3, #130	; 0x82
 8004cca:	005b      	lsls	r3, r3, #1
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d113      	bne.n	8004cf8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	2380      	movs	r3, #128	; 0x80
 8004cd6:	021b      	lsls	r3, r3, #8
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d005      	beq.n	8004ce8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	689a      	ldr	r2, [r3, #8]
 8004ce0:	2380      	movs	r3, #128	; 0x80
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d107      	bne.n	8004cf8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2140      	movs	r1, #64	; 0x40
 8004cf4:	438a      	bics	r2, r1
 8004cf6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004cfc:	2380      	movs	r3, #128	; 0x80
 8004cfe:	019b      	lsls	r3, r3, #6
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d110      	bne.n	8004d26 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681a      	ldr	r2, [r3, #0]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	491a      	ldr	r1, [pc, #104]	; (8004d78 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8004d10:	400a      	ands	r2, r1
 8004d12:	601a      	str	r2, [r3, #0]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2180      	movs	r1, #128	; 0x80
 8004d20:	0189      	lsls	r1, r1, #6
 8004d22:	430a      	orrs	r2, r1
 8004d24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	225d      	movs	r2, #93	; 0x5d
 8004d2a:	2101      	movs	r1, #1
 8004d2c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	225c      	movs	r2, #92	; 0x5c
 8004d32:	2100      	movs	r1, #0
 8004d34:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e017      	b.n	8004d6a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d101      	bne.n	8004d44 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8004d40:	2300      	movs	r3, #0
 8004d42:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	3b01      	subs	r3, #1
 8004d48:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	4013      	ands	r3, r2
 8004d54:	68ba      	ldr	r2, [r7, #8]
 8004d56:	1ad3      	subs	r3, r2, r3
 8004d58:	425a      	negs	r2, r3
 8004d5a:	4153      	adcs	r3, r2
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	001a      	movs	r2, r3
 8004d60:	1dfb      	adds	r3, r7, #7
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d197      	bne.n	8004c98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	b008      	add	sp, #32
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	46c0      	nop			; (mov r8, r8)
 8004d74:	20000028 	.word	0x20000028
 8004d78:	ffffdfff 	.word	0xffffdfff

08004d7c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b08a      	sub	sp, #40	; 0x28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
 8004d88:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004d8a:	2317      	movs	r3, #23
 8004d8c:	18fb      	adds	r3, r7, r3
 8004d8e:	2200      	movs	r2, #0
 8004d90:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004d92:	f7fd f961 	bl	8002058 <HAL_GetTick>
 8004d96:	0002      	movs	r2, r0
 8004d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d9a:	1a9b      	subs	r3, r3, r2
 8004d9c:	683a      	ldr	r2, [r7, #0]
 8004d9e:	18d3      	adds	r3, r2, r3
 8004da0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004da2:	f7fd f959 	bl	8002058 <HAL_GetTick>
 8004da6:	0003      	movs	r3, r0
 8004da8:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	330c      	adds	r3, #12
 8004db0:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004db2:	4b41      	ldr	r3, [pc, #260]	; (8004eb8 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	0013      	movs	r3, r2
 8004db8:	009b      	lsls	r3, r3, #2
 8004dba:	189b      	adds	r3, r3, r2
 8004dbc:	00da      	lsls	r2, r3, #3
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	0d1b      	lsrs	r3, r3, #20
 8004dc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dc4:	4353      	muls	r3, r2
 8004dc6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004dc8:	e068      	b.n	8004e9c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004dca:	68ba      	ldr	r2, [r7, #8]
 8004dcc:	23c0      	movs	r3, #192	; 0xc0
 8004dce:	00db      	lsls	r3, r3, #3
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d10a      	bne.n	8004dea <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d107      	bne.n	8004dea <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	781b      	ldrb	r3, [r3, #0]
 8004dde:	b2da      	uxtb	r2, r3
 8004de0:	2117      	movs	r1, #23
 8004de2:	187b      	adds	r3, r7, r1
 8004de4:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004de6:	187b      	adds	r3, r7, r1
 8004de8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	3301      	adds	r3, #1
 8004dee:	d055      	beq.n	8004e9c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004df0:	f7fd f932 	bl	8002058 <HAL_GetTick>
 8004df4:	0002      	movs	r2, r0
 8004df6:	6a3b      	ldr	r3, [r7, #32]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d902      	bls.n	8004e06 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8004e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d142      	bne.n	8004e8c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	685a      	ldr	r2, [r3, #4]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	21e0      	movs	r1, #224	; 0xe0
 8004e12:	438a      	bics	r2, r1
 8004e14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	685a      	ldr	r2, [r3, #4]
 8004e1a:	2382      	movs	r3, #130	; 0x82
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d113      	bne.n	8004e4a <SPI_WaitFifoStateUntilTimeout+0xce>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	689a      	ldr	r2, [r3, #8]
 8004e26:	2380      	movs	r3, #128	; 0x80
 8004e28:	021b      	lsls	r3, r3, #8
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d005      	beq.n	8004e3a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	689a      	ldr	r2, [r3, #8]
 8004e32:	2380      	movs	r3, #128	; 0x80
 8004e34:	00db      	lsls	r3, r3, #3
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d107      	bne.n	8004e4a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2140      	movs	r1, #64	; 0x40
 8004e46:	438a      	bics	r2, r1
 8004e48:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e4e:	2380      	movs	r3, #128	; 0x80
 8004e50:	019b      	lsls	r3, r3, #6
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d110      	bne.n	8004e78 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4916      	ldr	r1, [pc, #88]	; (8004ebc <SPI_WaitFifoStateUntilTimeout+0x140>)
 8004e62:	400a      	ands	r2, r1
 8004e64:	601a      	str	r2, [r3, #0]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2180      	movs	r1, #128	; 0x80
 8004e72:	0189      	lsls	r1, r1, #6
 8004e74:	430a      	orrs	r2, r1
 8004e76:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	225d      	movs	r2, #93	; 0x5d
 8004e7c:	2101      	movs	r1, #1
 8004e7e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	225c      	movs	r2, #92	; 0x5c
 8004e84:	2100      	movs	r1, #0
 8004e86:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e010      	b.n	8004eae <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004e92:	2300      	movs	r3, #0
 8004e94:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8004e96:	69bb      	ldr	r3, [r7, #24]
 8004e98:	3b01      	subs	r3, #1
 8004e9a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	68ba      	ldr	r2, [r7, #8]
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d18e      	bne.n	8004dca <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	0018      	movs	r0, r3
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	b00a      	add	sp, #40	; 0x28
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	46c0      	nop			; (mov r8, r8)
 8004eb8:	20000028 	.word	0x20000028
 8004ebc:	ffffdfff 	.word	0xffffdfff

08004ec0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af02      	add	r7, sp, #8
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	23c0      	movs	r3, #192	; 0xc0
 8004ed0:	0159      	lsls	r1, r3, #5
 8004ed2:	68f8      	ldr	r0, [r7, #12]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	0013      	movs	r3, r2
 8004eda:	2200      	movs	r2, #0
 8004edc:	f7ff ff4e 	bl	8004d7c <SPI_WaitFifoStateUntilTimeout>
 8004ee0:	1e03      	subs	r3, r0, #0
 8004ee2:	d007      	beq.n	8004ef4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ee8:	2220      	movs	r2, #32
 8004eea:	431a      	orrs	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	e027      	b.n	8004f44 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	68f8      	ldr	r0, [r7, #12]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	9300      	str	r3, [sp, #0]
 8004efc:	0013      	movs	r3, r2
 8004efe:	2200      	movs	r2, #0
 8004f00:	2180      	movs	r1, #128	; 0x80
 8004f02:	f7ff fead 	bl	8004c60 <SPI_WaitFlagStateUntilTimeout>
 8004f06:	1e03      	subs	r3, r0, #0
 8004f08:	d007      	beq.n	8004f1a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f0e:	2220      	movs	r2, #32
 8004f10:	431a      	orrs	r2, r3
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e014      	b.n	8004f44 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004f1a:	68ba      	ldr	r2, [r7, #8]
 8004f1c:	23c0      	movs	r3, #192	; 0xc0
 8004f1e:	00d9      	lsls	r1, r3, #3
 8004f20:	68f8      	ldr	r0, [r7, #12]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	9300      	str	r3, [sp, #0]
 8004f26:	0013      	movs	r3, r2
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f7ff ff27 	bl	8004d7c <SPI_WaitFifoStateUntilTimeout>
 8004f2e:	1e03      	subs	r3, r0, #0
 8004f30:	d007      	beq.n	8004f42 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f36:	2220      	movs	r2, #32
 8004f38:	431a      	orrs	r2, r3
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e000      	b.n	8004f44 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	0018      	movs	r0, r3
 8004f46:	46bd      	mov	sp, r7
 8004f48:	b004      	add	sp, #16
 8004f4a:	bd80      	pop	{r7, pc}

08004f4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b082      	sub	sp, #8
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d101      	bne.n	8004f5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e042      	b.n	8004fe4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	223d      	movs	r2, #61	; 0x3d
 8004f62:	5c9b      	ldrb	r3, [r3, r2]
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d107      	bne.n	8004f7a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	223c      	movs	r2, #60	; 0x3c
 8004f6e:	2100      	movs	r1, #0
 8004f70:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	0018      	movs	r0, r3
 8004f76:	f7fc fe4d 	bl	8001c14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	223d      	movs	r2, #61	; 0x3d
 8004f7e:	2102      	movs	r1, #2
 8004f80:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681a      	ldr	r2, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	3304      	adds	r3, #4
 8004f8a:	0019      	movs	r1, r3
 8004f8c:	0010      	movs	r0, r2
 8004f8e:	f000 fd19 	bl	80059c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2246      	movs	r2, #70	; 0x46
 8004f96:	2101      	movs	r1, #1
 8004f98:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	223e      	movs	r2, #62	; 0x3e
 8004f9e:	2101      	movs	r1, #1
 8004fa0:	5499      	strb	r1, [r3, r2]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	223f      	movs	r2, #63	; 0x3f
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	5499      	strb	r1, [r3, r2]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2240      	movs	r2, #64	; 0x40
 8004fae:	2101      	movs	r1, #1
 8004fb0:	5499      	strb	r1, [r3, r2]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2241      	movs	r2, #65	; 0x41
 8004fb6:	2101      	movs	r1, #1
 8004fb8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2242      	movs	r2, #66	; 0x42
 8004fbe:	2101      	movs	r1, #1
 8004fc0:	5499      	strb	r1, [r3, r2]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2243      	movs	r2, #67	; 0x43
 8004fc6:	2101      	movs	r1, #1
 8004fc8:	5499      	strb	r1, [r3, r2]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2244      	movs	r2, #68	; 0x44
 8004fce:	2101      	movs	r1, #1
 8004fd0:	5499      	strb	r1, [r3, r2]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2245      	movs	r2, #69	; 0x45
 8004fd6:	2101      	movs	r1, #1
 8004fd8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	223d      	movs	r2, #61	; 0x3d
 8004fde:	2101      	movs	r1, #1
 8004fe0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	0018      	movs	r0, r3
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	b002      	add	sp, #8
 8004fea:	bd80      	pop	{r7, pc}

08004fec <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff6:	230f      	movs	r3, #15
 8004ff8:	18fb      	adds	r3, r7, r3
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d108      	bne.n	8005016 <HAL_TIM_OC_Start_IT+0x2a>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	223e      	movs	r2, #62	; 0x3e
 8005008:	5c9b      	ldrb	r3, [r3, r2]
 800500a:	b2db      	uxtb	r3, r3
 800500c:	3b01      	subs	r3, #1
 800500e:	1e5a      	subs	r2, r3, #1
 8005010:	4193      	sbcs	r3, r2
 8005012:	b2db      	uxtb	r3, r3
 8005014:	e01f      	b.n	8005056 <HAL_TIM_OC_Start_IT+0x6a>
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	2b04      	cmp	r3, #4
 800501a:	d108      	bne.n	800502e <HAL_TIM_OC_Start_IT+0x42>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	223f      	movs	r2, #63	; 0x3f
 8005020:	5c9b      	ldrb	r3, [r3, r2]
 8005022:	b2db      	uxtb	r3, r3
 8005024:	3b01      	subs	r3, #1
 8005026:	1e5a      	subs	r2, r3, #1
 8005028:	4193      	sbcs	r3, r2
 800502a:	b2db      	uxtb	r3, r3
 800502c:	e013      	b.n	8005056 <HAL_TIM_OC_Start_IT+0x6a>
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b08      	cmp	r3, #8
 8005032:	d108      	bne.n	8005046 <HAL_TIM_OC_Start_IT+0x5a>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2240      	movs	r2, #64	; 0x40
 8005038:	5c9b      	ldrb	r3, [r3, r2]
 800503a:	b2db      	uxtb	r3, r3
 800503c:	3b01      	subs	r3, #1
 800503e:	1e5a      	subs	r2, r3, #1
 8005040:	4193      	sbcs	r3, r2
 8005042:	b2db      	uxtb	r3, r3
 8005044:	e007      	b.n	8005056 <HAL_TIM_OC_Start_IT+0x6a>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2241      	movs	r2, #65	; 0x41
 800504a:	5c9b      	ldrb	r3, [r3, r2]
 800504c:	b2db      	uxtb	r3, r3
 800504e:	3b01      	subs	r3, #1
 8005050:	1e5a      	subs	r2, r3, #1
 8005052:	4193      	sbcs	r3, r2
 8005054:	b2db      	uxtb	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d001      	beq.n	800505e <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e0b7      	b.n	80051ce <HAL_TIM_OC_Start_IT+0x1e2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d104      	bne.n	800506e <HAL_TIM_OC_Start_IT+0x82>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	223e      	movs	r2, #62	; 0x3e
 8005068:	2102      	movs	r1, #2
 800506a:	5499      	strb	r1, [r3, r2]
 800506c:	e013      	b.n	8005096 <HAL_TIM_OC_Start_IT+0xaa>
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b04      	cmp	r3, #4
 8005072:	d104      	bne.n	800507e <HAL_TIM_OC_Start_IT+0x92>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	223f      	movs	r2, #63	; 0x3f
 8005078:	2102      	movs	r1, #2
 800507a:	5499      	strb	r1, [r3, r2]
 800507c:	e00b      	b.n	8005096 <HAL_TIM_OC_Start_IT+0xaa>
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	2b08      	cmp	r3, #8
 8005082:	d104      	bne.n	800508e <HAL_TIM_OC_Start_IT+0xa2>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2240      	movs	r2, #64	; 0x40
 8005088:	2102      	movs	r1, #2
 800508a:	5499      	strb	r1, [r3, r2]
 800508c:	e003      	b.n	8005096 <HAL_TIM_OC_Start_IT+0xaa>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2241      	movs	r2, #65	; 0x41
 8005092:	2102      	movs	r1, #2
 8005094:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	2b0c      	cmp	r3, #12
 800509a:	d02a      	beq.n	80050f2 <HAL_TIM_OC_Start_IT+0x106>
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	2b0c      	cmp	r3, #12
 80050a0:	d830      	bhi.n	8005104 <HAL_TIM_OC_Start_IT+0x118>
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	2b08      	cmp	r3, #8
 80050a6:	d01b      	beq.n	80050e0 <HAL_TIM_OC_Start_IT+0xf4>
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	2b08      	cmp	r3, #8
 80050ac:	d82a      	bhi.n	8005104 <HAL_TIM_OC_Start_IT+0x118>
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d003      	beq.n	80050bc <HAL_TIM_OC_Start_IT+0xd0>
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	2b04      	cmp	r3, #4
 80050b8:	d009      	beq.n	80050ce <HAL_TIM_OC_Start_IT+0xe2>
 80050ba:	e023      	b.n	8005104 <HAL_TIM_OC_Start_IT+0x118>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68da      	ldr	r2, [r3, #12]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2102      	movs	r1, #2
 80050c8:	430a      	orrs	r2, r1
 80050ca:	60da      	str	r2, [r3, #12]
      break;
 80050cc:	e01f      	b.n	800510e <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	68da      	ldr	r2, [r3, #12]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	2104      	movs	r1, #4
 80050da:	430a      	orrs	r2, r1
 80050dc:	60da      	str	r2, [r3, #12]
      break;
 80050de:	e016      	b.n	800510e <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68da      	ldr	r2, [r3, #12]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2108      	movs	r1, #8
 80050ec:	430a      	orrs	r2, r1
 80050ee:	60da      	str	r2, [r3, #12]
      break;
 80050f0:	e00d      	b.n	800510e <HAL_TIM_OC_Start_IT+0x122>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68da      	ldr	r2, [r3, #12]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2110      	movs	r1, #16
 80050fe:	430a      	orrs	r2, r1
 8005100:	60da      	str	r2, [r3, #12]
      break;
 8005102:	e004      	b.n	800510e <HAL_TIM_OC_Start_IT+0x122>
    }

    default:
      status = HAL_ERROR;
 8005104:	230f      	movs	r3, #15
 8005106:	18fb      	adds	r3, r7, r3
 8005108:	2201      	movs	r2, #1
 800510a:	701a      	strb	r2, [r3, #0]
      break;
 800510c:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 800510e:	230f      	movs	r3, #15
 8005110:	18fb      	adds	r3, r7, r3
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d157      	bne.n	80051c8 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6839      	ldr	r1, [r7, #0]
 800511e:	2201      	movs	r2, #1
 8005120:	0018      	movs	r0, r3
 8005122:	f000 ff65 	bl	8005ff0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a2b      	ldr	r2, [pc, #172]	; (80051d8 <HAL_TIM_OC_Start_IT+0x1ec>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d00e      	beq.n	800514e <HAL_TIM_OC_Start_IT+0x162>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a29      	ldr	r2, [pc, #164]	; (80051dc <HAL_TIM_OC_Start_IT+0x1f0>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d009      	beq.n	800514e <HAL_TIM_OC_Start_IT+0x162>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a28      	ldr	r2, [pc, #160]	; (80051e0 <HAL_TIM_OC_Start_IT+0x1f4>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d004      	beq.n	800514e <HAL_TIM_OC_Start_IT+0x162>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a26      	ldr	r2, [pc, #152]	; (80051e4 <HAL_TIM_OC_Start_IT+0x1f8>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d101      	bne.n	8005152 <HAL_TIM_OC_Start_IT+0x166>
 800514e:	2301      	movs	r3, #1
 8005150:	e000      	b.n	8005154 <HAL_TIM_OC_Start_IT+0x168>
 8005152:	2300      	movs	r3, #0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d008      	beq.n	800516a <HAL_TIM_OC_Start_IT+0x17e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2180      	movs	r1, #128	; 0x80
 8005164:	0209      	lsls	r1, r1, #8
 8005166:	430a      	orrs	r2, r1
 8005168:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a1a      	ldr	r2, [pc, #104]	; (80051d8 <HAL_TIM_OC_Start_IT+0x1ec>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d00f      	beq.n	8005194 <HAL_TIM_OC_Start_IT+0x1a8>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	2380      	movs	r3, #128	; 0x80
 800517a:	05db      	lsls	r3, r3, #23
 800517c:	429a      	cmp	r2, r3
 800517e:	d009      	beq.n	8005194 <HAL_TIM_OC_Start_IT+0x1a8>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a18      	ldr	r2, [pc, #96]	; (80051e8 <HAL_TIM_OC_Start_IT+0x1fc>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d004      	beq.n	8005194 <HAL_TIM_OC_Start_IT+0x1a8>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a13      	ldr	r2, [pc, #76]	; (80051dc <HAL_TIM_OC_Start_IT+0x1f0>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d111      	bne.n	80051b8 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	2207      	movs	r2, #7
 800519c:	4013      	ands	r3, r2
 800519e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	2b06      	cmp	r3, #6
 80051a4:	d010      	beq.n	80051c8 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	2101      	movs	r1, #1
 80051b2:	430a      	orrs	r2, r1
 80051b4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051b6:	e007      	b.n	80051c8 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2101      	movs	r1, #1
 80051c4:	430a      	orrs	r2, r1
 80051c6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80051c8:	230f      	movs	r3, #15
 80051ca:	18fb      	adds	r3, r7, r3
 80051cc:	781b      	ldrb	r3, [r3, #0]
}
 80051ce:	0018      	movs	r0, r3
 80051d0:	46bd      	mov	sp, r7
 80051d2:	b004      	add	sp, #16
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	46c0      	nop			; (mov r8, r8)
 80051d8:	40012c00 	.word	0x40012c00
 80051dc:	40014000 	.word	0x40014000
 80051e0:	40014400 	.word	0x40014400
 80051e4:	40014800 	.word	0x40014800
 80051e8:	40000400 	.word	0x40000400

080051ec <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051f6:	230f      	movs	r3, #15
 80051f8:	18fb      	adds	r3, r7, r3
 80051fa:	2200      	movs	r2, #0
 80051fc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	2b0c      	cmp	r3, #12
 8005202:	d02a      	beq.n	800525a <HAL_TIM_OC_Stop_IT+0x6e>
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	2b0c      	cmp	r3, #12
 8005208:	d830      	bhi.n	800526c <HAL_TIM_OC_Stop_IT+0x80>
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	2b08      	cmp	r3, #8
 800520e:	d01b      	beq.n	8005248 <HAL_TIM_OC_Stop_IT+0x5c>
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	2b08      	cmp	r3, #8
 8005214:	d82a      	bhi.n	800526c <HAL_TIM_OC_Stop_IT+0x80>
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d003      	beq.n	8005224 <HAL_TIM_OC_Stop_IT+0x38>
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	2b04      	cmp	r3, #4
 8005220:	d009      	beq.n	8005236 <HAL_TIM_OC_Stop_IT+0x4a>
 8005222:	e023      	b.n	800526c <HAL_TIM_OC_Stop_IT+0x80>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68da      	ldr	r2, [r3, #12]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2102      	movs	r1, #2
 8005230:	438a      	bics	r2, r1
 8005232:	60da      	str	r2, [r3, #12]
      break;
 8005234:	e01f      	b.n	8005276 <HAL_TIM_OC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68da      	ldr	r2, [r3, #12]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2104      	movs	r1, #4
 8005242:	438a      	bics	r2, r1
 8005244:	60da      	str	r2, [r3, #12]
      break;
 8005246:	e016      	b.n	8005276 <HAL_TIM_OC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68da      	ldr	r2, [r3, #12]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2108      	movs	r1, #8
 8005254:	438a      	bics	r2, r1
 8005256:	60da      	str	r2, [r3, #12]
      break;
 8005258:	e00d      	b.n	8005276 <HAL_TIM_OC_Stop_IT+0x8a>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68da      	ldr	r2, [r3, #12]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2110      	movs	r1, #16
 8005266:	438a      	bics	r2, r1
 8005268:	60da      	str	r2, [r3, #12]
      break;
 800526a:	e004      	b.n	8005276 <HAL_TIM_OC_Stop_IT+0x8a>
    }

    default:
      status = HAL_ERROR;
 800526c:	230f      	movs	r3, #15
 800526e:	18fb      	adds	r3, r7, r3
 8005270:	2201      	movs	r2, #1
 8005272:	701a      	strb	r2, [r3, #0]
      break;
 8005274:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8005276:	230f      	movs	r3, #15
 8005278:	18fb      	adds	r3, r7, r3
 800527a:	781b      	ldrb	r3, [r3, #0]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d000      	beq.n	8005282 <HAL_TIM_OC_Stop_IT+0x96>
 8005280:	e063      	b.n	800534a <HAL_TIM_OC_Stop_IT+0x15e>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	6839      	ldr	r1, [r7, #0]
 8005288:	2200      	movs	r2, #0
 800528a:	0018      	movs	r0, r3
 800528c:	f000 feb0 	bl	8005ff0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a30      	ldr	r2, [pc, #192]	; (8005358 <HAL_TIM_OC_Stop_IT+0x16c>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d00e      	beq.n	80052b8 <HAL_TIM_OC_Stop_IT+0xcc>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a2f      	ldr	r2, [pc, #188]	; (800535c <HAL_TIM_OC_Stop_IT+0x170>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d009      	beq.n	80052b8 <HAL_TIM_OC_Stop_IT+0xcc>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a2d      	ldr	r2, [pc, #180]	; (8005360 <HAL_TIM_OC_Stop_IT+0x174>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d004      	beq.n	80052b8 <HAL_TIM_OC_Stop_IT+0xcc>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a2c      	ldr	r2, [pc, #176]	; (8005364 <HAL_TIM_OC_Stop_IT+0x178>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d101      	bne.n	80052bc <HAL_TIM_OC_Stop_IT+0xd0>
 80052b8:	2301      	movs	r3, #1
 80052ba:	e000      	b.n	80052be <HAL_TIM_OC_Stop_IT+0xd2>
 80052bc:	2300      	movs	r3, #0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d013      	beq.n	80052ea <HAL_TIM_OC_Stop_IT+0xfe>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	6a1b      	ldr	r3, [r3, #32]
 80052c8:	4a27      	ldr	r2, [pc, #156]	; (8005368 <HAL_TIM_OC_Stop_IT+0x17c>)
 80052ca:	4013      	ands	r3, r2
 80052cc:	d10d      	bne.n	80052ea <HAL_TIM_OC_Stop_IT+0xfe>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	6a1b      	ldr	r3, [r3, #32]
 80052d4:	4a25      	ldr	r2, [pc, #148]	; (800536c <HAL_TIM_OC_Stop_IT+0x180>)
 80052d6:	4013      	ands	r3, r2
 80052d8:	d107      	bne.n	80052ea <HAL_TIM_OC_Stop_IT+0xfe>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4922      	ldr	r1, [pc, #136]	; (8005370 <HAL_TIM_OC_Stop_IT+0x184>)
 80052e6:	400a      	ands	r2, r1
 80052e8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	6a1b      	ldr	r3, [r3, #32]
 80052f0:	4a1d      	ldr	r2, [pc, #116]	; (8005368 <HAL_TIM_OC_Stop_IT+0x17c>)
 80052f2:	4013      	ands	r3, r2
 80052f4:	d10d      	bne.n	8005312 <HAL_TIM_OC_Stop_IT+0x126>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	6a1b      	ldr	r3, [r3, #32]
 80052fc:	4a1b      	ldr	r2, [pc, #108]	; (800536c <HAL_TIM_OC_Stop_IT+0x180>)
 80052fe:	4013      	ands	r3, r2
 8005300:	d107      	bne.n	8005312 <HAL_TIM_OC_Stop_IT+0x126>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	2101      	movs	r1, #1
 800530e:	438a      	bics	r2, r1
 8005310:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d104      	bne.n	8005322 <HAL_TIM_OC_Stop_IT+0x136>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	223e      	movs	r2, #62	; 0x3e
 800531c:	2101      	movs	r1, #1
 800531e:	5499      	strb	r1, [r3, r2]
 8005320:	e013      	b.n	800534a <HAL_TIM_OC_Stop_IT+0x15e>
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	2b04      	cmp	r3, #4
 8005326:	d104      	bne.n	8005332 <HAL_TIM_OC_Stop_IT+0x146>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	223f      	movs	r2, #63	; 0x3f
 800532c:	2101      	movs	r1, #1
 800532e:	5499      	strb	r1, [r3, r2]
 8005330:	e00b      	b.n	800534a <HAL_TIM_OC_Stop_IT+0x15e>
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2b08      	cmp	r3, #8
 8005336:	d104      	bne.n	8005342 <HAL_TIM_OC_Stop_IT+0x156>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2240      	movs	r2, #64	; 0x40
 800533c:	2101      	movs	r1, #1
 800533e:	5499      	strb	r1, [r3, r2]
 8005340:	e003      	b.n	800534a <HAL_TIM_OC_Stop_IT+0x15e>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2241      	movs	r2, #65	; 0x41
 8005346:	2101      	movs	r1, #1
 8005348:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 800534a:	230f      	movs	r3, #15
 800534c:	18fb      	adds	r3, r7, r3
 800534e:	781b      	ldrb	r3, [r3, #0]
}
 8005350:	0018      	movs	r0, r3
 8005352:	46bd      	mov	sp, r7
 8005354:	b004      	add	sp, #16
 8005356:	bd80      	pop	{r7, pc}
 8005358:	40012c00 	.word	0x40012c00
 800535c:	40014000 	.word	0x40014000
 8005360:	40014400 	.word	0x40014400
 8005364:	40014800 	.word	0x40014800
 8005368:	00001111 	.word	0x00001111
 800536c:	00000444 	.word	0x00000444
 8005370:	ffff7fff 	.word	0xffff7fff

08005374 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e042      	b.n	800540c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	223d      	movs	r2, #61	; 0x3d
 800538a:	5c9b      	ldrb	r3, [r3, r2]
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d107      	bne.n	80053a2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	223c      	movs	r2, #60	; 0x3c
 8005396:	2100      	movs	r1, #0
 8005398:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	0018      	movs	r0, r3
 800539e:	f000 f839 	bl	8005414 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	223d      	movs	r2, #61	; 0x3d
 80053a6:	2102      	movs	r1, #2
 80053a8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	3304      	adds	r3, #4
 80053b2:	0019      	movs	r1, r3
 80053b4:	0010      	movs	r0, r2
 80053b6:	f000 fb05 	bl	80059c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2246      	movs	r2, #70	; 0x46
 80053be:	2101      	movs	r1, #1
 80053c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	223e      	movs	r2, #62	; 0x3e
 80053c6:	2101      	movs	r1, #1
 80053c8:	5499      	strb	r1, [r3, r2]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	223f      	movs	r2, #63	; 0x3f
 80053ce:	2101      	movs	r1, #1
 80053d0:	5499      	strb	r1, [r3, r2]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2240      	movs	r2, #64	; 0x40
 80053d6:	2101      	movs	r1, #1
 80053d8:	5499      	strb	r1, [r3, r2]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2241      	movs	r2, #65	; 0x41
 80053de:	2101      	movs	r1, #1
 80053e0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2242      	movs	r2, #66	; 0x42
 80053e6:	2101      	movs	r1, #1
 80053e8:	5499      	strb	r1, [r3, r2]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2243      	movs	r2, #67	; 0x43
 80053ee:	2101      	movs	r1, #1
 80053f0:	5499      	strb	r1, [r3, r2]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2244      	movs	r2, #68	; 0x44
 80053f6:	2101      	movs	r1, #1
 80053f8:	5499      	strb	r1, [r3, r2]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2245      	movs	r2, #69	; 0x45
 80053fe:	2101      	movs	r1, #1
 8005400:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	223d      	movs	r2, #61	; 0x3d
 8005406:	2101      	movs	r1, #1
 8005408:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	0018      	movs	r0, r3
 800540e:	46bd      	mov	sp, r7
 8005410:	b002      	add	sp, #8
 8005412:	bd80      	pop	{r7, pc}

08005414 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b082      	sub	sp, #8
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800541c:	46c0      	nop			; (mov r8, r8)
 800541e:	46bd      	mov	sp, r7
 8005420:	b002      	add	sp, #8
 8005422:	bd80      	pop	{r7, pc}

08005424 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	2202      	movs	r2, #2
 8005434:	4013      	ands	r3, r2
 8005436:	2b02      	cmp	r3, #2
 8005438:	d124      	bne.n	8005484 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	2202      	movs	r2, #2
 8005442:	4013      	ands	r3, r2
 8005444:	2b02      	cmp	r3, #2
 8005446:	d11d      	bne.n	8005484 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	2203      	movs	r2, #3
 800544e:	4252      	negs	r2, r2
 8005450:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	699b      	ldr	r3, [r3, #24]
 800545e:	2203      	movs	r2, #3
 8005460:	4013      	ands	r3, r2
 8005462:	d004      	beq.n	800546e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	0018      	movs	r0, r3
 8005468:	f000 fa94 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 800546c:	e007      	b.n	800547e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	0018      	movs	r0, r3
 8005472:	f7fb faab 	bl	80009cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	0018      	movs	r0, r3
 800547a:	f000 fa93 	bl	80059a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	691b      	ldr	r3, [r3, #16]
 800548a:	2204      	movs	r2, #4
 800548c:	4013      	ands	r3, r2
 800548e:	2b04      	cmp	r3, #4
 8005490:	d125      	bne.n	80054de <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	2204      	movs	r2, #4
 800549a:	4013      	ands	r3, r2
 800549c:	2b04      	cmp	r3, #4
 800549e:	d11e      	bne.n	80054de <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2205      	movs	r2, #5
 80054a6:	4252      	negs	r2, r2
 80054a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2202      	movs	r2, #2
 80054ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	699a      	ldr	r2, [r3, #24]
 80054b6:	23c0      	movs	r3, #192	; 0xc0
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	4013      	ands	r3, r2
 80054bc:	d004      	beq.n	80054c8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	0018      	movs	r0, r3
 80054c2:	f000 fa67 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 80054c6:	e007      	b.n	80054d8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	0018      	movs	r0, r3
 80054cc:	f7fb fa7e 	bl	80009cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	0018      	movs	r0, r3
 80054d4:	f000 fa66 	bl	80059a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	2208      	movs	r2, #8
 80054e6:	4013      	ands	r3, r2
 80054e8:	2b08      	cmp	r3, #8
 80054ea:	d124      	bne.n	8005536 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	2208      	movs	r2, #8
 80054f4:	4013      	ands	r3, r2
 80054f6:	2b08      	cmp	r3, #8
 80054f8:	d11d      	bne.n	8005536 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2209      	movs	r2, #9
 8005500:	4252      	negs	r2, r2
 8005502:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2204      	movs	r2, #4
 8005508:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	69db      	ldr	r3, [r3, #28]
 8005510:	2203      	movs	r2, #3
 8005512:	4013      	ands	r3, r2
 8005514:	d004      	beq.n	8005520 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	0018      	movs	r0, r3
 800551a:	f000 fa3b 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 800551e:	e007      	b.n	8005530 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	0018      	movs	r0, r3
 8005524:	f7fb fa52 	bl	80009cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	0018      	movs	r0, r3
 800552c:	f000 fa3a 	bl	80059a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	691b      	ldr	r3, [r3, #16]
 800553c:	2210      	movs	r2, #16
 800553e:	4013      	ands	r3, r2
 8005540:	2b10      	cmp	r3, #16
 8005542:	d125      	bne.n	8005590 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68db      	ldr	r3, [r3, #12]
 800554a:	2210      	movs	r2, #16
 800554c:	4013      	ands	r3, r2
 800554e:	2b10      	cmp	r3, #16
 8005550:	d11e      	bne.n	8005590 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	2211      	movs	r2, #17
 8005558:	4252      	negs	r2, r2
 800555a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2208      	movs	r2, #8
 8005560:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	69da      	ldr	r2, [r3, #28]
 8005568:	23c0      	movs	r3, #192	; 0xc0
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	4013      	ands	r3, r2
 800556e:	d004      	beq.n	800557a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	0018      	movs	r0, r3
 8005574:	f000 fa0e 	bl	8005994 <HAL_TIM_IC_CaptureCallback>
 8005578:	e007      	b.n	800558a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	0018      	movs	r0, r3
 800557e:	f7fb fa25 	bl	80009cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	0018      	movs	r0, r3
 8005586:	f000 fa0d 	bl	80059a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	2201      	movs	r2, #1
 8005598:	4013      	ands	r3, r2
 800559a:	2b01      	cmp	r3, #1
 800559c:	d10f      	bne.n	80055be <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	2201      	movs	r2, #1
 80055a6:	4013      	ands	r3, r2
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d108      	bne.n	80055be <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	2202      	movs	r2, #2
 80055b2:	4252      	negs	r2, r2
 80055b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	0018      	movs	r0, r3
 80055ba:	f000 f9e3 	bl	8005984 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	691b      	ldr	r3, [r3, #16]
 80055c4:	2280      	movs	r2, #128	; 0x80
 80055c6:	4013      	ands	r3, r2
 80055c8:	2b80      	cmp	r3, #128	; 0x80
 80055ca:	d10f      	bne.n	80055ec <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68db      	ldr	r3, [r3, #12]
 80055d2:	2280      	movs	r2, #128	; 0x80
 80055d4:	4013      	ands	r3, r2
 80055d6:	2b80      	cmp	r3, #128	; 0x80
 80055d8:	d108      	bne.n	80055ec <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2281      	movs	r2, #129	; 0x81
 80055e0:	4252      	negs	r2, r2
 80055e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	0018      	movs	r0, r3
 80055e8:	f000 fdea 	bl	80061c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	2240      	movs	r2, #64	; 0x40
 80055f4:	4013      	ands	r3, r2
 80055f6:	2b40      	cmp	r3, #64	; 0x40
 80055f8:	d10f      	bne.n	800561a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	2240      	movs	r2, #64	; 0x40
 8005602:	4013      	ands	r3, r2
 8005604:	2b40      	cmp	r3, #64	; 0x40
 8005606:	d108      	bne.n	800561a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2241      	movs	r2, #65	; 0x41
 800560e:	4252      	negs	r2, r2
 8005610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	0018      	movs	r0, r3
 8005616:	f000 f9cd 	bl	80059b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	691b      	ldr	r3, [r3, #16]
 8005620:	2220      	movs	r2, #32
 8005622:	4013      	ands	r3, r2
 8005624:	2b20      	cmp	r3, #32
 8005626:	d10f      	bne.n	8005648 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	2220      	movs	r2, #32
 8005630:	4013      	ands	r3, r2
 8005632:	2b20      	cmp	r3, #32
 8005634:	d108      	bne.n	8005648 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	2221      	movs	r2, #33	; 0x21
 800563c:	4252      	negs	r2, r2
 800563e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	0018      	movs	r0, r3
 8005644:	f000 fdb4 	bl	80061b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005648:	46c0      	nop			; (mov r8, r8)
 800564a:	46bd      	mov	sp, r7
 800564c:	b002      	add	sp, #8
 800564e:	bd80      	pop	{r7, pc}

08005650 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b086      	sub	sp, #24
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800565c:	2317      	movs	r3, #23
 800565e:	18fb      	adds	r3, r7, r3
 8005660:	2200      	movs	r2, #0
 8005662:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	223c      	movs	r2, #60	; 0x3c
 8005668:	5c9b      	ldrb	r3, [r3, r2]
 800566a:	2b01      	cmp	r3, #1
 800566c:	d101      	bne.n	8005672 <HAL_TIM_PWM_ConfigChannel+0x22>
 800566e:	2302      	movs	r3, #2
 8005670:	e0ad      	b.n	80057ce <HAL_TIM_PWM_ConfigChannel+0x17e>
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	223c      	movs	r2, #60	; 0x3c
 8005676:	2101      	movs	r1, #1
 8005678:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b0c      	cmp	r3, #12
 800567e:	d100      	bne.n	8005682 <HAL_TIM_PWM_ConfigChannel+0x32>
 8005680:	e076      	b.n	8005770 <HAL_TIM_PWM_ConfigChannel+0x120>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2b0c      	cmp	r3, #12
 8005686:	d900      	bls.n	800568a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8005688:	e095      	b.n	80057b6 <HAL_TIM_PWM_ConfigChannel+0x166>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2b08      	cmp	r3, #8
 800568e:	d04e      	beq.n	800572e <HAL_TIM_PWM_ConfigChannel+0xde>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2b08      	cmp	r3, #8
 8005694:	d900      	bls.n	8005698 <HAL_TIM_PWM_ConfigChannel+0x48>
 8005696:	e08e      	b.n	80057b6 <HAL_TIM_PWM_ConfigChannel+0x166>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d003      	beq.n	80056a6 <HAL_TIM_PWM_ConfigChannel+0x56>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b04      	cmp	r3, #4
 80056a2:	d021      	beq.n	80056e8 <HAL_TIM_PWM_ConfigChannel+0x98>
 80056a4:	e087      	b.n	80057b6 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	0011      	movs	r1, r2
 80056ae:	0018      	movs	r0, r3
 80056b0:	f000 fa08 	bl	8005ac4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	699a      	ldr	r2, [r3, #24]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2108      	movs	r1, #8
 80056c0:	430a      	orrs	r2, r1
 80056c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	699a      	ldr	r2, [r3, #24]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	2104      	movs	r1, #4
 80056d0:	438a      	bics	r2, r1
 80056d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6999      	ldr	r1, [r3, #24]
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	691a      	ldr	r2, [r3, #16]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	430a      	orrs	r2, r1
 80056e4:	619a      	str	r2, [r3, #24]
      break;
 80056e6:	e06b      	b.n	80057c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68ba      	ldr	r2, [r7, #8]
 80056ee:	0011      	movs	r1, r2
 80056f0:	0018      	movs	r0, r3
 80056f2:	f000 fa6f 	bl	8005bd4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	699a      	ldr	r2, [r3, #24]
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	2180      	movs	r1, #128	; 0x80
 8005702:	0109      	lsls	r1, r1, #4
 8005704:	430a      	orrs	r2, r1
 8005706:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	699a      	ldr	r2, [r3, #24]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4931      	ldr	r1, [pc, #196]	; (80057d8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8005714:	400a      	ands	r2, r1
 8005716:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	6999      	ldr	r1, [r3, #24]
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	021a      	lsls	r2, r3, #8
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	430a      	orrs	r2, r1
 800572a:	619a      	str	r2, [r3, #24]
      break;
 800572c:	e048      	b.n	80057c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	68ba      	ldr	r2, [r7, #8]
 8005734:	0011      	movs	r1, r2
 8005736:	0018      	movs	r0, r3
 8005738:	f000 fad0 	bl	8005cdc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	69da      	ldr	r2, [r3, #28]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2108      	movs	r1, #8
 8005748:	430a      	orrs	r2, r1
 800574a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	69da      	ldr	r2, [r3, #28]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	2104      	movs	r1, #4
 8005758:	438a      	bics	r2, r1
 800575a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	69d9      	ldr	r1, [r3, #28]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	691a      	ldr	r2, [r3, #16]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	61da      	str	r2, [r3, #28]
      break;
 800576e:	e027      	b.n	80057c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	0011      	movs	r1, r2
 8005778:	0018      	movs	r0, r3
 800577a:	f000 fb35 	bl	8005de8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	69da      	ldr	r2, [r3, #28]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2180      	movs	r1, #128	; 0x80
 800578a:	0109      	lsls	r1, r1, #4
 800578c:	430a      	orrs	r2, r1
 800578e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	69da      	ldr	r2, [r3, #28]
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	490f      	ldr	r1, [pc, #60]	; (80057d8 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800579c:	400a      	ands	r2, r1
 800579e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	69d9      	ldr	r1, [r3, #28]
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	021a      	lsls	r2, r3, #8
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	430a      	orrs	r2, r1
 80057b2:	61da      	str	r2, [r3, #28]
      break;
 80057b4:	e004      	b.n	80057c0 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80057b6:	2317      	movs	r3, #23
 80057b8:	18fb      	adds	r3, r7, r3
 80057ba:	2201      	movs	r2, #1
 80057bc:	701a      	strb	r2, [r3, #0]
      break;
 80057be:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	223c      	movs	r2, #60	; 0x3c
 80057c4:	2100      	movs	r1, #0
 80057c6:	5499      	strb	r1, [r3, r2]

  return status;
 80057c8:	2317      	movs	r3, #23
 80057ca:	18fb      	adds	r3, r7, r3
 80057cc:	781b      	ldrb	r3, [r3, #0]
}
 80057ce:	0018      	movs	r0, r3
 80057d0:	46bd      	mov	sp, r7
 80057d2:	b006      	add	sp, #24
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	46c0      	nop			; (mov r8, r8)
 80057d8:	fffffbff 	.word	0xfffffbff

080057dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057e6:	230f      	movs	r3, #15
 80057e8:	18fb      	adds	r3, r7, r3
 80057ea:	2200      	movs	r2, #0
 80057ec:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	223c      	movs	r2, #60	; 0x3c
 80057f2:	5c9b      	ldrb	r3, [r3, r2]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d101      	bne.n	80057fc <HAL_TIM_ConfigClockSource+0x20>
 80057f8:	2302      	movs	r3, #2
 80057fa:	e0bc      	b.n	8005976 <HAL_TIM_ConfigClockSource+0x19a>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	223c      	movs	r2, #60	; 0x3c
 8005800:	2101      	movs	r1, #1
 8005802:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	223d      	movs	r2, #61	; 0x3d
 8005808:	2102      	movs	r1, #2
 800580a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	2277      	movs	r2, #119	; 0x77
 8005818:	4393      	bics	r3, r2
 800581a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	4a58      	ldr	r2, [pc, #352]	; (8005980 <HAL_TIM_ConfigClockSource+0x1a4>)
 8005820:	4013      	ands	r3, r2
 8005822:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68ba      	ldr	r2, [r7, #8]
 800582a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	2280      	movs	r2, #128	; 0x80
 8005832:	0192      	lsls	r2, r2, #6
 8005834:	4293      	cmp	r3, r2
 8005836:	d040      	beq.n	80058ba <HAL_TIM_ConfigClockSource+0xde>
 8005838:	2280      	movs	r2, #128	; 0x80
 800583a:	0192      	lsls	r2, r2, #6
 800583c:	4293      	cmp	r3, r2
 800583e:	d900      	bls.n	8005842 <HAL_TIM_ConfigClockSource+0x66>
 8005840:	e088      	b.n	8005954 <HAL_TIM_ConfigClockSource+0x178>
 8005842:	2280      	movs	r2, #128	; 0x80
 8005844:	0152      	lsls	r2, r2, #5
 8005846:	4293      	cmp	r3, r2
 8005848:	d100      	bne.n	800584c <HAL_TIM_ConfigClockSource+0x70>
 800584a:	e088      	b.n	800595e <HAL_TIM_ConfigClockSource+0x182>
 800584c:	2280      	movs	r2, #128	; 0x80
 800584e:	0152      	lsls	r2, r2, #5
 8005850:	4293      	cmp	r3, r2
 8005852:	d900      	bls.n	8005856 <HAL_TIM_ConfigClockSource+0x7a>
 8005854:	e07e      	b.n	8005954 <HAL_TIM_ConfigClockSource+0x178>
 8005856:	2b70      	cmp	r3, #112	; 0x70
 8005858:	d018      	beq.n	800588c <HAL_TIM_ConfigClockSource+0xb0>
 800585a:	d900      	bls.n	800585e <HAL_TIM_ConfigClockSource+0x82>
 800585c:	e07a      	b.n	8005954 <HAL_TIM_ConfigClockSource+0x178>
 800585e:	2b60      	cmp	r3, #96	; 0x60
 8005860:	d04f      	beq.n	8005902 <HAL_TIM_ConfigClockSource+0x126>
 8005862:	d900      	bls.n	8005866 <HAL_TIM_ConfigClockSource+0x8a>
 8005864:	e076      	b.n	8005954 <HAL_TIM_ConfigClockSource+0x178>
 8005866:	2b50      	cmp	r3, #80	; 0x50
 8005868:	d03b      	beq.n	80058e2 <HAL_TIM_ConfigClockSource+0x106>
 800586a:	d900      	bls.n	800586e <HAL_TIM_ConfigClockSource+0x92>
 800586c:	e072      	b.n	8005954 <HAL_TIM_ConfigClockSource+0x178>
 800586e:	2b40      	cmp	r3, #64	; 0x40
 8005870:	d057      	beq.n	8005922 <HAL_TIM_ConfigClockSource+0x146>
 8005872:	d900      	bls.n	8005876 <HAL_TIM_ConfigClockSource+0x9a>
 8005874:	e06e      	b.n	8005954 <HAL_TIM_ConfigClockSource+0x178>
 8005876:	2b30      	cmp	r3, #48	; 0x30
 8005878:	d063      	beq.n	8005942 <HAL_TIM_ConfigClockSource+0x166>
 800587a:	d86b      	bhi.n	8005954 <HAL_TIM_ConfigClockSource+0x178>
 800587c:	2b20      	cmp	r3, #32
 800587e:	d060      	beq.n	8005942 <HAL_TIM_ConfigClockSource+0x166>
 8005880:	d868      	bhi.n	8005954 <HAL_TIM_ConfigClockSource+0x178>
 8005882:	2b00      	cmp	r3, #0
 8005884:	d05d      	beq.n	8005942 <HAL_TIM_ConfigClockSource+0x166>
 8005886:	2b10      	cmp	r3, #16
 8005888:	d05b      	beq.n	8005942 <HAL_TIM_ConfigClockSource+0x166>
 800588a:	e063      	b.n	8005954 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6818      	ldr	r0, [r3, #0]
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	6899      	ldr	r1, [r3, #8]
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	685a      	ldr	r2, [r3, #4]
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	68db      	ldr	r3, [r3, #12]
 800589c:	f000 fb88 	bl	8005fb0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	2277      	movs	r2, #119	; 0x77
 80058ac:	4313      	orrs	r3, r2
 80058ae:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	68ba      	ldr	r2, [r7, #8]
 80058b6:	609a      	str	r2, [r3, #8]
      break;
 80058b8:	e052      	b.n	8005960 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6818      	ldr	r0, [r3, #0]
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	6899      	ldr	r1, [r3, #8]
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	685a      	ldr	r2, [r3, #4]
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	68db      	ldr	r3, [r3, #12]
 80058ca:	f000 fb71 	bl	8005fb0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689a      	ldr	r2, [r3, #8]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	2180      	movs	r1, #128	; 0x80
 80058da:	01c9      	lsls	r1, r1, #7
 80058dc:	430a      	orrs	r2, r1
 80058de:	609a      	str	r2, [r3, #8]
      break;
 80058e0:	e03e      	b.n	8005960 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6818      	ldr	r0, [r3, #0]
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	6859      	ldr	r1, [r3, #4]
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	001a      	movs	r2, r3
 80058f0:	f000 fae4 	bl	8005ebc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2150      	movs	r1, #80	; 0x50
 80058fa:	0018      	movs	r0, r3
 80058fc:	f000 fb3e 	bl	8005f7c <TIM_ITRx_SetConfig>
      break;
 8005900:	e02e      	b.n	8005960 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6818      	ldr	r0, [r3, #0]
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	6859      	ldr	r1, [r3, #4]
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	001a      	movs	r2, r3
 8005910:	f000 fb02 	bl	8005f18 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2160      	movs	r1, #96	; 0x60
 800591a:	0018      	movs	r0, r3
 800591c:	f000 fb2e 	bl	8005f7c <TIM_ITRx_SetConfig>
      break;
 8005920:	e01e      	b.n	8005960 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6818      	ldr	r0, [r3, #0]
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	6859      	ldr	r1, [r3, #4]
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	001a      	movs	r2, r3
 8005930:	f000 fac4 	bl	8005ebc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	2140      	movs	r1, #64	; 0x40
 800593a:	0018      	movs	r0, r3
 800593c:	f000 fb1e 	bl	8005f7c <TIM_ITRx_SetConfig>
      break;
 8005940:	e00e      	b.n	8005960 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	0019      	movs	r1, r3
 800594c:	0010      	movs	r0, r2
 800594e:	f000 fb15 	bl	8005f7c <TIM_ITRx_SetConfig>
      break;
 8005952:	e005      	b.n	8005960 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8005954:	230f      	movs	r3, #15
 8005956:	18fb      	adds	r3, r7, r3
 8005958:	2201      	movs	r2, #1
 800595a:	701a      	strb	r2, [r3, #0]
      break;
 800595c:	e000      	b.n	8005960 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800595e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	223d      	movs	r2, #61	; 0x3d
 8005964:	2101      	movs	r1, #1
 8005966:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	223c      	movs	r2, #60	; 0x3c
 800596c:	2100      	movs	r1, #0
 800596e:	5499      	strb	r1, [r3, r2]

  return status;
 8005970:	230f      	movs	r3, #15
 8005972:	18fb      	adds	r3, r7, r3
 8005974:	781b      	ldrb	r3, [r3, #0]
}
 8005976:	0018      	movs	r0, r3
 8005978:	46bd      	mov	sp, r7
 800597a:	b004      	add	sp, #16
 800597c:	bd80      	pop	{r7, pc}
 800597e:	46c0      	nop			; (mov r8, r8)
 8005980:	ffff00ff 	.word	0xffff00ff

08005984 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800598c:	46c0      	nop			; (mov r8, r8)
 800598e:	46bd      	mov	sp, r7
 8005990:	b002      	add	sp, #8
 8005992:	bd80      	pop	{r7, pc}

08005994 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800599c:	46c0      	nop			; (mov r8, r8)
 800599e:	46bd      	mov	sp, r7
 80059a0:	b002      	add	sp, #8
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b082      	sub	sp, #8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80059ac:	46c0      	nop			; (mov r8, r8)
 80059ae:	46bd      	mov	sp, r7
 80059b0:	b002      	add	sp, #8
 80059b2:	bd80      	pop	{r7, pc}

080059b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b082      	sub	sp, #8
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80059bc:	46c0      	nop			; (mov r8, r8)
 80059be:	46bd      	mov	sp, r7
 80059c0:	b002      	add	sp, #8
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
 80059cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a34      	ldr	r2, [pc, #208]	; (8005aa8 <TIM_Base_SetConfig+0xe4>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d008      	beq.n	80059ee <TIM_Base_SetConfig+0x2a>
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	2380      	movs	r3, #128	; 0x80
 80059e0:	05db      	lsls	r3, r3, #23
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d003      	beq.n	80059ee <TIM_Base_SetConfig+0x2a>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	4a30      	ldr	r2, [pc, #192]	; (8005aac <TIM_Base_SetConfig+0xe8>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d108      	bne.n	8005a00 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2270      	movs	r2, #112	; 0x70
 80059f2:	4393      	bics	r3, r2
 80059f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a29      	ldr	r2, [pc, #164]	; (8005aa8 <TIM_Base_SetConfig+0xe4>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d018      	beq.n	8005a3a <TIM_Base_SetConfig+0x76>
 8005a08:	687a      	ldr	r2, [r7, #4]
 8005a0a:	2380      	movs	r3, #128	; 0x80
 8005a0c:	05db      	lsls	r3, r3, #23
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d013      	beq.n	8005a3a <TIM_Base_SetConfig+0x76>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a25      	ldr	r2, [pc, #148]	; (8005aac <TIM_Base_SetConfig+0xe8>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d00f      	beq.n	8005a3a <TIM_Base_SetConfig+0x76>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a24      	ldr	r2, [pc, #144]	; (8005ab0 <TIM_Base_SetConfig+0xec>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d00b      	beq.n	8005a3a <TIM_Base_SetConfig+0x76>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a23      	ldr	r2, [pc, #140]	; (8005ab4 <TIM_Base_SetConfig+0xf0>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d007      	beq.n	8005a3a <TIM_Base_SetConfig+0x76>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a22      	ldr	r2, [pc, #136]	; (8005ab8 <TIM_Base_SetConfig+0xf4>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d003      	beq.n	8005a3a <TIM_Base_SetConfig+0x76>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a21      	ldr	r2, [pc, #132]	; (8005abc <TIM_Base_SetConfig+0xf8>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d108      	bne.n	8005a4c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	4a20      	ldr	r2, [pc, #128]	; (8005ac0 <TIM_Base_SetConfig+0xfc>)
 8005a3e:	4013      	ands	r3, r2
 8005a40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	68db      	ldr	r3, [r3, #12]
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2280      	movs	r2, #128	; 0x80
 8005a50:	4393      	bics	r3, r2
 8005a52:	001a      	movs	r2, r3
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	695b      	ldr	r3, [r3, #20]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	689a      	ldr	r2, [r3, #8]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a0c      	ldr	r2, [pc, #48]	; (8005aa8 <TIM_Base_SetConfig+0xe4>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d00b      	beq.n	8005a92 <TIM_Base_SetConfig+0xce>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a0d      	ldr	r2, [pc, #52]	; (8005ab4 <TIM_Base_SetConfig+0xf0>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d007      	beq.n	8005a92 <TIM_Base_SetConfig+0xce>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a0c      	ldr	r2, [pc, #48]	; (8005ab8 <TIM_Base_SetConfig+0xf4>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d003      	beq.n	8005a92 <TIM_Base_SetConfig+0xce>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a0b      	ldr	r2, [pc, #44]	; (8005abc <TIM_Base_SetConfig+0xf8>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d103      	bne.n	8005a9a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	691a      	ldr	r2, [r3, #16]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	615a      	str	r2, [r3, #20]
}
 8005aa0:	46c0      	nop			; (mov r8, r8)
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	b004      	add	sp, #16
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	40012c00 	.word	0x40012c00
 8005aac:	40000400 	.word	0x40000400
 8005ab0:	40002000 	.word	0x40002000
 8005ab4:	40014000 	.word	0x40014000
 8005ab8:	40014400 	.word	0x40014400
 8005abc:	40014800 	.word	0x40014800
 8005ac0:	fffffcff 	.word	0xfffffcff

08005ac4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b086      	sub	sp, #24
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a1b      	ldr	r3, [r3, #32]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	4393      	bics	r3, r2
 8005ad6:	001a      	movs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	699b      	ldr	r3, [r3, #24]
 8005aec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2270      	movs	r2, #112	; 0x70
 8005af2:	4393      	bics	r3, r2
 8005af4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2203      	movs	r2, #3
 8005afa:	4393      	bics	r3, r2
 8005afc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	68fa      	ldr	r2, [r7, #12]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	4393      	bics	r3, r2
 8005b0e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a27      	ldr	r2, [pc, #156]	; (8005bbc <TIM_OC1_SetConfig+0xf8>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d00b      	beq.n	8005b3a <TIM_OC1_SetConfig+0x76>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a26      	ldr	r2, [pc, #152]	; (8005bc0 <TIM_OC1_SetConfig+0xfc>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d007      	beq.n	8005b3a <TIM_OC1_SetConfig+0x76>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a25      	ldr	r2, [pc, #148]	; (8005bc4 <TIM_OC1_SetConfig+0x100>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d003      	beq.n	8005b3a <TIM_OC1_SetConfig+0x76>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a24      	ldr	r2, [pc, #144]	; (8005bc8 <TIM_OC1_SetConfig+0x104>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d10c      	bne.n	8005b54 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	2208      	movs	r2, #8
 8005b3e:	4393      	bics	r3, r2
 8005b40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	2204      	movs	r2, #4
 8005b50:	4393      	bics	r3, r2
 8005b52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a19      	ldr	r2, [pc, #100]	; (8005bbc <TIM_OC1_SetConfig+0xf8>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d00b      	beq.n	8005b74 <TIM_OC1_SetConfig+0xb0>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a18      	ldr	r2, [pc, #96]	; (8005bc0 <TIM_OC1_SetConfig+0xfc>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d007      	beq.n	8005b74 <TIM_OC1_SetConfig+0xb0>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a17      	ldr	r2, [pc, #92]	; (8005bc4 <TIM_OC1_SetConfig+0x100>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d003      	beq.n	8005b74 <TIM_OC1_SetConfig+0xb0>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a16      	ldr	r2, [pc, #88]	; (8005bc8 <TIM_OC1_SetConfig+0x104>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d111      	bne.n	8005b98 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	4a15      	ldr	r2, [pc, #84]	; (8005bcc <TIM_OC1_SetConfig+0x108>)
 8005b78:	4013      	ands	r3, r2
 8005b7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	4a14      	ldr	r2, [pc, #80]	; (8005bd0 <TIM_OC1_SetConfig+0x10c>)
 8005b80:	4013      	ands	r3, r2
 8005b82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	695b      	ldr	r3, [r3, #20]
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	699b      	ldr	r3, [r3, #24]
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	68fa      	ldr	r2, [r7, #12]
 8005ba2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	685a      	ldr	r2, [r3, #4]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	697a      	ldr	r2, [r7, #20]
 8005bb0:	621a      	str	r2, [r3, #32]
}
 8005bb2:	46c0      	nop			; (mov r8, r8)
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	b006      	add	sp, #24
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	46c0      	nop			; (mov r8, r8)
 8005bbc:	40012c00 	.word	0x40012c00
 8005bc0:	40014000 	.word	0x40014000
 8005bc4:	40014400 	.word	0x40014400
 8005bc8:	40014800 	.word	0x40014800
 8005bcc:	fffffeff 	.word	0xfffffeff
 8005bd0:	fffffdff 	.word	0xfffffdff

08005bd4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b086      	sub	sp, #24
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	2210      	movs	r2, #16
 8005be4:	4393      	bics	r3, r2
 8005be6:	001a      	movs	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a1b      	ldr	r3, [r3, #32]
 8005bf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	685b      	ldr	r3, [r3, #4]
 8005bf6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	699b      	ldr	r3, [r3, #24]
 8005bfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	4a2e      	ldr	r2, [pc, #184]	; (8005cbc <TIM_OC2_SetConfig+0xe8>)
 8005c02:	4013      	ands	r3, r2
 8005c04:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	4a2d      	ldr	r2, [pc, #180]	; (8005cc0 <TIM_OC2_SetConfig+0xec>)
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	021b      	lsls	r3, r3, #8
 8005c14:	68fa      	ldr	r2, [r7, #12]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	4393      	bics	r3, r2
 8005c20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	011b      	lsls	r3, r3, #4
 8005c28:	697a      	ldr	r2, [r7, #20]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	4a24      	ldr	r2, [pc, #144]	; (8005cc4 <TIM_OC2_SetConfig+0xf0>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d10d      	bne.n	8005c52 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	2280      	movs	r2, #128	; 0x80
 8005c3a:	4393      	bics	r3, r2
 8005c3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	011b      	lsls	r3, r3, #4
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	2240      	movs	r2, #64	; 0x40
 8005c4e:	4393      	bics	r3, r2
 8005c50:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a1b      	ldr	r2, [pc, #108]	; (8005cc4 <TIM_OC2_SetConfig+0xf0>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d00b      	beq.n	8005c72 <TIM_OC2_SetConfig+0x9e>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a1a      	ldr	r2, [pc, #104]	; (8005cc8 <TIM_OC2_SetConfig+0xf4>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d007      	beq.n	8005c72 <TIM_OC2_SetConfig+0x9e>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a19      	ldr	r2, [pc, #100]	; (8005ccc <TIM_OC2_SetConfig+0xf8>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d003      	beq.n	8005c72 <TIM_OC2_SetConfig+0x9e>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a18      	ldr	r2, [pc, #96]	; (8005cd0 <TIM_OC2_SetConfig+0xfc>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d113      	bne.n	8005c9a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	4a17      	ldr	r2, [pc, #92]	; (8005cd4 <TIM_OC2_SetConfig+0x100>)
 8005c76:	4013      	ands	r3, r2
 8005c78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	4a16      	ldr	r2, [pc, #88]	; (8005cd8 <TIM_OC2_SetConfig+0x104>)
 8005c7e:	4013      	ands	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	695b      	ldr	r3, [r3, #20]
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	693a      	ldr	r2, [r7, #16]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	699b      	ldr	r3, [r3, #24]
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	693a      	ldr	r2, [r7, #16]
 8005c9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	685a      	ldr	r2, [r3, #4]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	697a      	ldr	r2, [r7, #20]
 8005cb2:	621a      	str	r2, [r3, #32]
}
 8005cb4:	46c0      	nop			; (mov r8, r8)
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	b006      	add	sp, #24
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	ffff8fff 	.word	0xffff8fff
 8005cc0:	fffffcff 	.word	0xfffffcff
 8005cc4:	40012c00 	.word	0x40012c00
 8005cc8:	40014000 	.word	0x40014000
 8005ccc:	40014400 	.word	0x40014400
 8005cd0:	40014800 	.word	0x40014800
 8005cd4:	fffffbff 	.word	0xfffffbff
 8005cd8:	fffff7ff 	.word	0xfffff7ff

08005cdc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a1b      	ldr	r3, [r3, #32]
 8005cea:	4a35      	ldr	r2, [pc, #212]	; (8005dc0 <TIM_OC3_SetConfig+0xe4>)
 8005cec:	401a      	ands	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a1b      	ldr	r3, [r3, #32]
 8005cf6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	69db      	ldr	r3, [r3, #28]
 8005d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2270      	movs	r2, #112	; 0x70
 8005d08:	4393      	bics	r3, r2
 8005d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2203      	movs	r2, #3
 8005d10:	4393      	bics	r3, r2
 8005d12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	4a28      	ldr	r2, [pc, #160]	; (8005dc4 <TIM_OC3_SetConfig+0xe8>)
 8005d22:	4013      	ands	r3, r2
 8005d24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	021b      	lsls	r3, r3, #8
 8005d2c:	697a      	ldr	r2, [r7, #20]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a24      	ldr	r2, [pc, #144]	; (8005dc8 <TIM_OC3_SetConfig+0xec>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d10d      	bne.n	8005d56 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	4a23      	ldr	r2, [pc, #140]	; (8005dcc <TIM_OC3_SetConfig+0xf0>)
 8005d3e:	4013      	ands	r3, r2
 8005d40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	021b      	lsls	r3, r3, #8
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	4a1f      	ldr	r2, [pc, #124]	; (8005dd0 <TIM_OC3_SetConfig+0xf4>)
 8005d52:	4013      	ands	r3, r2
 8005d54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a1b      	ldr	r2, [pc, #108]	; (8005dc8 <TIM_OC3_SetConfig+0xec>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d00b      	beq.n	8005d76 <TIM_OC3_SetConfig+0x9a>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a1c      	ldr	r2, [pc, #112]	; (8005dd4 <TIM_OC3_SetConfig+0xf8>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d007      	beq.n	8005d76 <TIM_OC3_SetConfig+0x9a>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a1b      	ldr	r2, [pc, #108]	; (8005dd8 <TIM_OC3_SetConfig+0xfc>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d003      	beq.n	8005d76 <TIM_OC3_SetConfig+0x9a>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a1a      	ldr	r2, [pc, #104]	; (8005ddc <TIM_OC3_SetConfig+0x100>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d113      	bne.n	8005d9e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	4a19      	ldr	r2, [pc, #100]	; (8005de0 <TIM_OC3_SetConfig+0x104>)
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	4a18      	ldr	r2, [pc, #96]	; (8005de4 <TIM_OC3_SetConfig+0x108>)
 8005d82:	4013      	ands	r3, r2
 8005d84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	695b      	ldr	r3, [r3, #20]
 8005d8a:	011b      	lsls	r3, r3, #4
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	699b      	ldr	r3, [r3, #24]
 8005d96:	011b      	lsls	r3, r3, #4
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	685a      	ldr	r2, [r3, #4]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	621a      	str	r2, [r3, #32]
}
 8005db8:	46c0      	nop			; (mov r8, r8)
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	b006      	add	sp, #24
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	fffffeff 	.word	0xfffffeff
 8005dc4:	fffffdff 	.word	0xfffffdff
 8005dc8:	40012c00 	.word	0x40012c00
 8005dcc:	fffff7ff 	.word	0xfffff7ff
 8005dd0:	fffffbff 	.word	0xfffffbff
 8005dd4:	40014000 	.word	0x40014000
 8005dd8:	40014400 	.word	0x40014400
 8005ddc:	40014800 	.word	0x40014800
 8005de0:	ffffefff 	.word	0xffffefff
 8005de4:	ffffdfff 	.word	0xffffdfff

08005de8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b086      	sub	sp, #24
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6a1b      	ldr	r3, [r3, #32]
 8005df6:	4a28      	ldr	r2, [pc, #160]	; (8005e98 <TIM_OC4_SetConfig+0xb0>)
 8005df8:	401a      	ands	r2, r3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a1b      	ldr	r3, [r3, #32]
 8005e02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	69db      	ldr	r3, [r3, #28]
 8005e0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	4a22      	ldr	r2, [pc, #136]	; (8005e9c <TIM_OC4_SetConfig+0xb4>)
 8005e14:	4013      	ands	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	4a21      	ldr	r2, [pc, #132]	; (8005ea0 <TIM_OC4_SetConfig+0xb8>)
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	021b      	lsls	r3, r3, #8
 8005e26:	68fa      	ldr	r2, [r7, #12]
 8005e28:	4313      	orrs	r3, r2
 8005e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	4a1d      	ldr	r2, [pc, #116]	; (8005ea4 <TIM_OC4_SetConfig+0xbc>)
 8005e30:	4013      	ands	r3, r2
 8005e32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	031b      	lsls	r3, r3, #12
 8005e3a:	693a      	ldr	r2, [r7, #16]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	4a19      	ldr	r2, [pc, #100]	; (8005ea8 <TIM_OC4_SetConfig+0xc0>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d00b      	beq.n	8005e60 <TIM_OC4_SetConfig+0x78>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a18      	ldr	r2, [pc, #96]	; (8005eac <TIM_OC4_SetConfig+0xc4>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d007      	beq.n	8005e60 <TIM_OC4_SetConfig+0x78>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	4a17      	ldr	r2, [pc, #92]	; (8005eb0 <TIM_OC4_SetConfig+0xc8>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d003      	beq.n	8005e60 <TIM_OC4_SetConfig+0x78>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a16      	ldr	r2, [pc, #88]	; (8005eb4 <TIM_OC4_SetConfig+0xcc>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d109      	bne.n	8005e74 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	4a15      	ldr	r2, [pc, #84]	; (8005eb8 <TIM_OC4_SetConfig+0xd0>)
 8005e64:	4013      	ands	r3, r2
 8005e66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	695b      	ldr	r3, [r3, #20]
 8005e6c:	019b      	lsls	r3, r3, #6
 8005e6e:	697a      	ldr	r2, [r7, #20]
 8005e70:	4313      	orrs	r3, r2
 8005e72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	621a      	str	r2, [r3, #32]
}
 8005e8e:	46c0      	nop			; (mov r8, r8)
 8005e90:	46bd      	mov	sp, r7
 8005e92:	b006      	add	sp, #24
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	46c0      	nop			; (mov r8, r8)
 8005e98:	ffffefff 	.word	0xffffefff
 8005e9c:	ffff8fff 	.word	0xffff8fff
 8005ea0:	fffffcff 	.word	0xfffffcff
 8005ea4:	ffffdfff 	.word	0xffffdfff
 8005ea8:	40012c00 	.word	0x40012c00
 8005eac:	40014000 	.word	0x40014000
 8005eb0:	40014400 	.word	0x40014400
 8005eb4:	40014800 	.word	0x40014800
 8005eb8:	ffffbfff 	.word	0xffffbfff

08005ebc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b086      	sub	sp, #24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a1b      	ldr	r3, [r3, #32]
 8005ecc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6a1b      	ldr	r3, [r3, #32]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	4393      	bics	r3, r2
 8005ed6:	001a      	movs	r2, r3
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	699b      	ldr	r3, [r3, #24]
 8005ee0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	22f0      	movs	r2, #240	; 0xf0
 8005ee6:	4393      	bics	r3, r2
 8005ee8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	011b      	lsls	r3, r3, #4
 8005eee:	693a      	ldr	r2, [r7, #16]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	220a      	movs	r2, #10
 8005ef8:	4393      	bics	r3, r2
 8005efa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005efc:	697a      	ldr	r2, [r7, #20]
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	4313      	orrs	r3, r2
 8005f02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	697a      	ldr	r2, [r7, #20]
 8005f0e:	621a      	str	r2, [r3, #32]
}
 8005f10:	46c0      	nop			; (mov r8, r8)
 8005f12:	46bd      	mov	sp, r7
 8005f14:	b006      	add	sp, #24
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b086      	sub	sp, #24
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6a1b      	ldr	r3, [r3, #32]
 8005f28:	2210      	movs	r2, #16
 8005f2a:	4393      	bics	r3, r2
 8005f2c:	001a      	movs	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6a1b      	ldr	r3, [r3, #32]
 8005f3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	4a0d      	ldr	r2, [pc, #52]	; (8005f78 <TIM_TI2_ConfigInputStage+0x60>)
 8005f42:	4013      	ands	r3, r2
 8005f44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	031b      	lsls	r3, r3, #12
 8005f4a:	697a      	ldr	r2, [r7, #20]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	22a0      	movs	r2, #160	; 0xa0
 8005f54:	4393      	bics	r3, r2
 8005f56:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	011b      	lsls	r3, r3, #4
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	697a      	ldr	r2, [r7, #20]
 8005f66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	693a      	ldr	r2, [r7, #16]
 8005f6c:	621a      	str	r2, [r3, #32]
}
 8005f6e:	46c0      	nop			; (mov r8, r8)
 8005f70:	46bd      	mov	sp, r7
 8005f72:	b006      	add	sp, #24
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	46c0      	nop			; (mov r8, r8)
 8005f78:	ffff0fff 	.word	0xffff0fff

08005f7c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2270      	movs	r2, #112	; 0x70
 8005f90:	4393      	bics	r3, r2
 8005f92:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f94:	683a      	ldr	r2, [r7, #0]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	2207      	movs	r2, #7
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	609a      	str	r2, [r3, #8]
}
 8005fa6:	46c0      	nop			; (mov r8, r8)
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	b004      	add	sp, #16
 8005fac:	bd80      	pop	{r7, pc}
	...

08005fb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b086      	sub	sp, #24
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	60b9      	str	r1, [r7, #8]
 8005fba:	607a      	str	r2, [r7, #4]
 8005fbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	4a09      	ldr	r2, [pc, #36]	; (8005fec <TIM_ETR_SetConfig+0x3c>)
 8005fc8:	4013      	ands	r3, r2
 8005fca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	021a      	lsls	r2, r3, #8
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	431a      	orrs	r2, r3
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	697a      	ldr	r2, [r7, #20]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	697a      	ldr	r2, [r7, #20]
 8005fe2:	609a      	str	r2, [r3, #8]
}
 8005fe4:	46c0      	nop			; (mov r8, r8)
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	b006      	add	sp, #24
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	ffff00ff 	.word	0xffff00ff

08005ff0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b086      	sub	sp, #24
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60f8      	str	r0, [r7, #12]
 8005ff8:	60b9      	str	r1, [r7, #8]
 8005ffa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	221f      	movs	r2, #31
 8006000:	4013      	ands	r3, r2
 8006002:	2201      	movs	r2, #1
 8006004:	409a      	lsls	r2, r3
 8006006:	0013      	movs	r3, r2
 8006008:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6a1b      	ldr	r3, [r3, #32]
 800600e:	697a      	ldr	r2, [r7, #20]
 8006010:	43d2      	mvns	r2, r2
 8006012:	401a      	ands	r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	6a1a      	ldr	r2, [r3, #32]
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	211f      	movs	r1, #31
 8006020:	400b      	ands	r3, r1
 8006022:	6879      	ldr	r1, [r7, #4]
 8006024:	4099      	lsls	r1, r3
 8006026:	000b      	movs	r3, r1
 8006028:	431a      	orrs	r2, r3
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	621a      	str	r2, [r3, #32]
}
 800602e:	46c0      	nop			; (mov r8, r8)
 8006030:	46bd      	mov	sp, r7
 8006032:	b006      	add	sp, #24
 8006034:	bd80      	pop	{r7, pc}
	...

08006038 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	223c      	movs	r2, #60	; 0x3c
 8006046:	5c9b      	ldrb	r3, [r3, r2]
 8006048:	2b01      	cmp	r3, #1
 800604a:	d101      	bne.n	8006050 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800604c:	2302      	movs	r3, #2
 800604e:	e047      	b.n	80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	223c      	movs	r2, #60	; 0x3c
 8006054:	2101      	movs	r1, #1
 8006056:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	223d      	movs	r2, #61	; 0x3d
 800605c:	2102      	movs	r1, #2
 800605e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	2270      	movs	r2, #112	; 0x70
 8006074:	4393      	bics	r3, r2
 8006076:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	4313      	orrs	r3, r2
 8006080:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a16      	ldr	r2, [pc, #88]	; (80060e8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d00f      	beq.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	2380      	movs	r3, #128	; 0x80
 800609a:	05db      	lsls	r3, r3, #23
 800609c:	429a      	cmp	r2, r3
 800609e:	d009      	beq.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a11      	ldr	r2, [pc, #68]	; (80060ec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d004      	beq.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a10      	ldr	r2, [pc, #64]	; (80060f0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d10c      	bne.n	80060ce <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	2280      	movs	r2, #128	; 0x80
 80060b8:	4393      	bics	r3, r2
 80060ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	68ba      	ldr	r2, [r7, #8]
 80060c2:	4313      	orrs	r3, r2
 80060c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68ba      	ldr	r2, [r7, #8]
 80060cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	223d      	movs	r2, #61	; 0x3d
 80060d2:	2101      	movs	r1, #1
 80060d4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	223c      	movs	r2, #60	; 0x3c
 80060da:	2100      	movs	r1, #0
 80060dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060de:	2300      	movs	r3, #0
}
 80060e0:	0018      	movs	r0, r3
 80060e2:	46bd      	mov	sp, r7
 80060e4:	b004      	add	sp, #16
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	40012c00 	.word	0x40012c00
 80060ec:	40000400 	.word	0x40000400
 80060f0:	40014000 	.word	0x40014000

080060f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80060fe:	2300      	movs	r3, #0
 8006100:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	223c      	movs	r2, #60	; 0x3c
 8006106:	5c9b      	ldrb	r3, [r3, r2]
 8006108:	2b01      	cmp	r3, #1
 800610a:	d101      	bne.n	8006110 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800610c:	2302      	movs	r3, #2
 800610e:	e03e      	b.n	800618e <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	223c      	movs	r2, #60	; 0x3c
 8006114:	2101      	movs	r1, #1
 8006116:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	22ff      	movs	r2, #255	; 0xff
 800611c:	4393      	bics	r3, r2
 800611e:	001a      	movs	r2, r3
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	4313      	orrs	r3, r2
 8006126:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	4a1b      	ldr	r2, [pc, #108]	; (8006198 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 800612c:	401a      	ands	r2, r3
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	4313      	orrs	r3, r2
 8006134:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	4a18      	ldr	r2, [pc, #96]	; (800619c <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 800613a:	401a      	ands	r2, r3
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	4313      	orrs	r3, r2
 8006142:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	4a16      	ldr	r2, [pc, #88]	; (80061a0 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8006148:	401a      	ands	r2, r3
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4313      	orrs	r3, r2
 8006150:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	4a13      	ldr	r2, [pc, #76]	; (80061a4 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8006156:	401a      	ands	r2, r3
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	691b      	ldr	r3, [r3, #16]
 800615c:	4313      	orrs	r3, r2
 800615e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	4a11      	ldr	r2, [pc, #68]	; (80061a8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8006164:	401a      	ands	r2, r3
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	695b      	ldr	r3, [r3, #20]
 800616a:	4313      	orrs	r3, r2
 800616c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	4a0e      	ldr	r2, [pc, #56]	; (80061ac <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8006172:	401a      	ands	r2, r3
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	4313      	orrs	r3, r2
 800617a:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	68fa      	ldr	r2, [r7, #12]
 8006182:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	223c      	movs	r2, #60	; 0x3c
 8006188:	2100      	movs	r1, #0
 800618a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	0018      	movs	r0, r3
 8006190:	46bd      	mov	sp, r7
 8006192:	b004      	add	sp, #16
 8006194:	bd80      	pop	{r7, pc}
 8006196:	46c0      	nop			; (mov r8, r8)
 8006198:	fffffcff 	.word	0xfffffcff
 800619c:	fffffbff 	.word	0xfffffbff
 80061a0:	fffff7ff 	.word	0xfffff7ff
 80061a4:	ffffefff 	.word	0xffffefff
 80061a8:	ffffdfff 	.word	0xffffdfff
 80061ac:	ffffbfff 	.word	0xffffbfff

080061b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b082      	sub	sp, #8
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061b8:	46c0      	nop			; (mov r8, r8)
 80061ba:	46bd      	mov	sp, r7
 80061bc:	b002      	add	sp, #8
 80061be:	bd80      	pop	{r7, pc}

080061c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b082      	sub	sp, #8
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061c8:	46c0      	nop			; (mov r8, r8)
 80061ca:	46bd      	mov	sp, r7
 80061cc:	b002      	add	sp, #8
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e044      	b.n	800626c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d107      	bne.n	80061fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2274      	movs	r2, #116	; 0x74
 80061ee:	2100      	movs	r1, #0
 80061f0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	0018      	movs	r0, r3
 80061f6:	f7fb fdc5 	bl	8001d84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2224      	movs	r2, #36	; 0x24
 80061fe:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	2101      	movs	r1, #1
 800620c:	438a      	bics	r2, r1
 800620e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	0018      	movs	r0, r3
 8006214:	f000 fc2e 	bl	8006a74 <UART_SetConfig>
 8006218:	0003      	movs	r3, r0
 800621a:	2b01      	cmp	r3, #1
 800621c:	d101      	bne.n	8006222 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e024      	b.n	800626c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	0018      	movs	r0, r3
 800622e:	f000 fd61 	bl	8006cf4 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	685a      	ldr	r2, [r3, #4]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	490d      	ldr	r1, [pc, #52]	; (8006274 <HAL_UART_Init+0xa4>)
 800623e:	400a      	ands	r2, r1
 8006240:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	689a      	ldr	r2, [r3, #8]
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	212a      	movs	r1, #42	; 0x2a
 800624e:	438a      	bics	r2, r1
 8006250:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2101      	movs	r1, #1
 800625e:	430a      	orrs	r2, r1
 8006260:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	0018      	movs	r0, r3
 8006266:	f000 fdf9 	bl	8006e5c <UART_CheckIdleState>
 800626a:	0003      	movs	r3, r0
}
 800626c:	0018      	movs	r0, r3
 800626e:	46bd      	mov	sp, r7
 8006270:	b002      	add	sp, #8
 8006272:	bd80      	pop	{r7, pc}
 8006274:	ffffb7ff 	.word	0xffffb7ff

08006278 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b08a      	sub	sp, #40	; 0x28
 800627c:	af02      	add	r7, sp, #8
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	60b9      	str	r1, [r7, #8]
 8006282:	603b      	str	r3, [r7, #0]
 8006284:	1dbb      	adds	r3, r7, #6
 8006286:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800628c:	2b20      	cmp	r3, #32
 800628e:	d000      	beq.n	8006292 <HAL_UART_Transmit+0x1a>
 8006290:	e096      	b.n	80063c0 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d003      	beq.n	80062a0 <HAL_UART_Transmit+0x28>
 8006298:	1dbb      	adds	r3, r7, #6
 800629a:	881b      	ldrh	r3, [r3, #0]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d101      	bne.n	80062a4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e08e      	b.n	80063c2 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	689a      	ldr	r2, [r3, #8]
 80062a8:	2380      	movs	r3, #128	; 0x80
 80062aa:	015b      	lsls	r3, r3, #5
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d109      	bne.n	80062c4 <HAL_UART_Transmit+0x4c>
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d105      	bne.n	80062c4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	2201      	movs	r2, #1
 80062bc:	4013      	ands	r3, r2
 80062be:	d001      	beq.n	80062c4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e07e      	b.n	80063c2 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2274      	movs	r2, #116	; 0x74
 80062c8:	5c9b      	ldrb	r3, [r3, r2]
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d101      	bne.n	80062d2 <HAL_UART_Transmit+0x5a>
 80062ce:	2302      	movs	r3, #2
 80062d0:	e077      	b.n	80063c2 <HAL_UART_Transmit+0x14a>
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2274      	movs	r2, #116	; 0x74
 80062d6:	2101      	movs	r1, #1
 80062d8:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2280      	movs	r2, #128	; 0x80
 80062de:	2100      	movs	r1, #0
 80062e0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	2221      	movs	r2, #33	; 0x21
 80062e6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062e8:	f7fb feb6 	bl	8002058 <HAL_GetTick>
 80062ec:	0003      	movs	r3, r0
 80062ee:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	1dba      	adds	r2, r7, #6
 80062f4:	2150      	movs	r1, #80	; 0x50
 80062f6:	8812      	ldrh	r2, [r2, #0]
 80062f8:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	1dba      	adds	r2, r7, #6
 80062fe:	2152      	movs	r1, #82	; 0x52
 8006300:	8812      	ldrh	r2, [r2, #0]
 8006302:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	689a      	ldr	r2, [r3, #8]
 8006308:	2380      	movs	r3, #128	; 0x80
 800630a:	015b      	lsls	r3, r3, #5
 800630c:	429a      	cmp	r2, r3
 800630e:	d108      	bne.n	8006322 <HAL_UART_Transmit+0xaa>
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	691b      	ldr	r3, [r3, #16]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d104      	bne.n	8006322 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8006318:	2300      	movs	r3, #0
 800631a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	61bb      	str	r3, [r7, #24]
 8006320:	e003      	b.n	800632a <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006326:	2300      	movs	r3, #0
 8006328:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2274      	movs	r2, #116	; 0x74
 800632e:	2100      	movs	r1, #0
 8006330:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8006332:	e02d      	b.n	8006390 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	68f8      	ldr	r0, [r7, #12]
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	9300      	str	r3, [sp, #0]
 800633c:	0013      	movs	r3, r2
 800633e:	2200      	movs	r2, #0
 8006340:	2180      	movs	r1, #128	; 0x80
 8006342:	f000 fdd3 	bl	8006eec <UART_WaitOnFlagUntilTimeout>
 8006346:	1e03      	subs	r3, r0, #0
 8006348:	d001      	beq.n	800634e <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800634a:	2303      	movs	r3, #3
 800634c:	e039      	b.n	80063c2 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10b      	bne.n	800636c <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006354:	69bb      	ldr	r3, [r7, #24]
 8006356:	881a      	ldrh	r2, [r3, #0]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	05d2      	lsls	r2, r2, #23
 800635e:	0dd2      	lsrs	r2, r2, #23
 8006360:	b292      	uxth	r2, r2
 8006362:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	3302      	adds	r3, #2
 8006368:	61bb      	str	r3, [r7, #24]
 800636a:	e008      	b.n	800637e <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800636c:	69fb      	ldr	r3, [r7, #28]
 800636e:	781a      	ldrb	r2, [r3, #0]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	b292      	uxth	r2, r2
 8006376:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	3301      	adds	r3, #1
 800637c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	2252      	movs	r2, #82	; 0x52
 8006382:	5a9b      	ldrh	r3, [r3, r2]
 8006384:	b29b      	uxth	r3, r3
 8006386:	3b01      	subs	r3, #1
 8006388:	b299      	uxth	r1, r3
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2252      	movs	r2, #82	; 0x52
 800638e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2252      	movs	r2, #82	; 0x52
 8006394:	5a9b      	ldrh	r3, [r3, r2]
 8006396:	b29b      	uxth	r3, r3
 8006398:	2b00      	cmp	r3, #0
 800639a:	d1cb      	bne.n	8006334 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800639c:	697a      	ldr	r2, [r7, #20]
 800639e:	68f8      	ldr	r0, [r7, #12]
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	9300      	str	r3, [sp, #0]
 80063a4:	0013      	movs	r3, r2
 80063a6:	2200      	movs	r2, #0
 80063a8:	2140      	movs	r1, #64	; 0x40
 80063aa:	f000 fd9f 	bl	8006eec <UART_WaitOnFlagUntilTimeout>
 80063ae:	1e03      	subs	r3, r0, #0
 80063b0:	d001      	beq.n	80063b6 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80063b2:	2303      	movs	r3, #3
 80063b4:	e005      	b.n	80063c2 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2220      	movs	r2, #32
 80063ba:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80063bc:	2300      	movs	r3, #0
 80063be:	e000      	b.n	80063c2 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80063c0:	2302      	movs	r3, #2
  }
}
 80063c2:	0018      	movs	r0, r3
 80063c4:	46bd      	mov	sp, r7
 80063c6:	b008      	add	sp, #32
 80063c8:	bd80      	pop	{r7, pc}

080063ca <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063ca:	b580      	push	{r7, lr}
 80063cc:	b088      	sub	sp, #32
 80063ce:	af00      	add	r7, sp, #0
 80063d0:	60f8      	str	r0, [r7, #12]
 80063d2:	60b9      	str	r1, [r7, #8]
 80063d4:	1dbb      	adds	r3, r7, #6
 80063d6:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063dc:	2b20      	cmp	r3, #32
 80063de:	d150      	bne.n	8006482 <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d003      	beq.n	80063ee <HAL_UART_Receive_IT+0x24>
 80063e6:	1dbb      	adds	r3, r7, #6
 80063e8:	881b      	ldrh	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d101      	bne.n	80063f2 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e048      	b.n	8006484 <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	689a      	ldr	r2, [r3, #8]
 80063f6:	2380      	movs	r3, #128	; 0x80
 80063f8:	015b      	lsls	r3, r3, #5
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d109      	bne.n	8006412 <HAL_UART_Receive_IT+0x48>
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	691b      	ldr	r3, [r3, #16]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d105      	bne.n	8006412 <HAL_UART_Receive_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2201      	movs	r2, #1
 800640a:	4013      	ands	r3, r2
 800640c:	d001      	beq.n	8006412 <HAL_UART_Receive_IT+0x48>
      {
        return  HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e038      	b.n	8006484 <HAL_UART_Receive_IT+0xba>
      }
    }

    __HAL_LOCK(huart);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2274      	movs	r2, #116	; 0x74
 8006416:	5c9b      	ldrb	r3, [r3, r2]
 8006418:	2b01      	cmp	r3, #1
 800641a:	d101      	bne.n	8006420 <HAL_UART_Receive_IT+0x56>
 800641c:	2302      	movs	r3, #2
 800641e:	e031      	b.n	8006484 <HAL_UART_Receive_IT+0xba>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2274      	movs	r2, #116	; 0x74
 8006424:	2101      	movs	r1, #1
 8006426:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	685a      	ldr	r2, [r3, #4]
 8006434:	2380      	movs	r3, #128	; 0x80
 8006436:	041b      	lsls	r3, r3, #16
 8006438:	4013      	ands	r3, r2
 800643a:	d019      	beq.n	8006470 <HAL_UART_Receive_IT+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800643c:	f3ef 8310 	mrs	r3, PRIMASK
 8006440:	613b      	str	r3, [r7, #16]
  return(result);
 8006442:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006444:	61fb      	str	r3, [r7, #28]
 8006446:	2301      	movs	r3, #1
 8006448:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	f383 8810 	msr	PRIMASK, r3
}
 8006450:	46c0      	nop			; (mov r8, r8)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2180      	movs	r1, #128	; 0x80
 800645e:	04c9      	lsls	r1, r1, #19
 8006460:	430a      	orrs	r2, r1
 8006462:	601a      	str	r2, [r3, #0]
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	f383 8810 	msr	PRIMASK, r3
}
 800646e:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006470:	1dbb      	adds	r3, r7, #6
 8006472:	881a      	ldrh	r2, [r3, #0]
 8006474:	68b9      	ldr	r1, [r7, #8]
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	0018      	movs	r0, r3
 800647a:	f000 fdfb 	bl	8007074 <UART_Start_Receive_IT>
 800647e:	0003      	movs	r3, r0
 8006480:	e000      	b.n	8006484 <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 8006482:	2302      	movs	r3, #2
  }
}
 8006484:	0018      	movs	r0, r3
 8006486:	46bd      	mov	sp, r7
 8006488:	b008      	add	sp, #32
 800648a:	bd80      	pop	{r7, pc}

0800648c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800648c:	b590      	push	{r4, r7, lr}
 800648e:	b0ab      	sub	sp, #172	; 0xac
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	69db      	ldr	r3, [r3, #28]
 800649a:	22a4      	movs	r2, #164	; 0xa4
 800649c:	18b9      	adds	r1, r7, r2
 800649e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	20a0      	movs	r0, #160	; 0xa0
 80064a8:	1839      	adds	r1, r7, r0
 80064aa:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	689b      	ldr	r3, [r3, #8]
 80064b2:	219c      	movs	r1, #156	; 0x9c
 80064b4:	1879      	adds	r1, r7, r1
 80064b6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80064b8:	0011      	movs	r1, r2
 80064ba:	18bb      	adds	r3, r7, r2
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a99      	ldr	r2, [pc, #612]	; (8006724 <HAL_UART_IRQHandler+0x298>)
 80064c0:	4013      	ands	r3, r2
 80064c2:	2298      	movs	r2, #152	; 0x98
 80064c4:	18bc      	adds	r4, r7, r2
 80064c6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80064c8:	18bb      	adds	r3, r7, r2
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d114      	bne.n	80064fa <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80064d0:	187b      	adds	r3, r7, r1
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	2220      	movs	r2, #32
 80064d6:	4013      	ands	r3, r2
 80064d8:	d00f      	beq.n	80064fa <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80064da:	183b      	adds	r3, r7, r0
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	2220      	movs	r2, #32
 80064e0:	4013      	ands	r3, r2
 80064e2:	d00a      	beq.n	80064fa <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d100      	bne.n	80064ee <HAL_UART_IRQHandler+0x62>
 80064ec:	e296      	b.n	8006a1c <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	0010      	movs	r0, r2
 80064f6:	4798      	blx	r3
      }
      return;
 80064f8:	e290      	b.n	8006a1c <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80064fa:	2398      	movs	r3, #152	; 0x98
 80064fc:	18fb      	adds	r3, r7, r3
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d100      	bne.n	8006506 <HAL_UART_IRQHandler+0x7a>
 8006504:	e114      	b.n	8006730 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006506:	239c      	movs	r3, #156	; 0x9c
 8006508:	18fb      	adds	r3, r7, r3
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2201      	movs	r2, #1
 800650e:	4013      	ands	r3, r2
 8006510:	d106      	bne.n	8006520 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006512:	23a0      	movs	r3, #160	; 0xa0
 8006514:	18fb      	adds	r3, r7, r3
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a83      	ldr	r2, [pc, #524]	; (8006728 <HAL_UART_IRQHandler+0x29c>)
 800651a:	4013      	ands	r3, r2
 800651c:	d100      	bne.n	8006520 <HAL_UART_IRQHandler+0x94>
 800651e:	e107      	b.n	8006730 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006520:	23a4      	movs	r3, #164	; 0xa4
 8006522:	18fb      	adds	r3, r7, r3
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2201      	movs	r2, #1
 8006528:	4013      	ands	r3, r2
 800652a:	d012      	beq.n	8006552 <HAL_UART_IRQHandler+0xc6>
 800652c:	23a0      	movs	r3, #160	; 0xa0
 800652e:	18fb      	adds	r3, r7, r3
 8006530:	681a      	ldr	r2, [r3, #0]
 8006532:	2380      	movs	r3, #128	; 0x80
 8006534:	005b      	lsls	r3, r3, #1
 8006536:	4013      	ands	r3, r2
 8006538:	d00b      	beq.n	8006552 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2201      	movs	r2, #1
 8006540:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2280      	movs	r2, #128	; 0x80
 8006546:	589b      	ldr	r3, [r3, r2]
 8006548:	2201      	movs	r2, #1
 800654a:	431a      	orrs	r2, r3
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2180      	movs	r1, #128	; 0x80
 8006550:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006552:	23a4      	movs	r3, #164	; 0xa4
 8006554:	18fb      	adds	r3, r7, r3
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	2202      	movs	r2, #2
 800655a:	4013      	ands	r3, r2
 800655c:	d011      	beq.n	8006582 <HAL_UART_IRQHandler+0xf6>
 800655e:	239c      	movs	r3, #156	; 0x9c
 8006560:	18fb      	adds	r3, r7, r3
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	2201      	movs	r2, #1
 8006566:	4013      	ands	r3, r2
 8006568:	d00b      	beq.n	8006582 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2202      	movs	r2, #2
 8006570:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2280      	movs	r2, #128	; 0x80
 8006576:	589b      	ldr	r3, [r3, r2]
 8006578:	2204      	movs	r2, #4
 800657a:	431a      	orrs	r2, r3
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2180      	movs	r1, #128	; 0x80
 8006580:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006582:	23a4      	movs	r3, #164	; 0xa4
 8006584:	18fb      	adds	r3, r7, r3
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	2204      	movs	r2, #4
 800658a:	4013      	ands	r3, r2
 800658c:	d011      	beq.n	80065b2 <HAL_UART_IRQHandler+0x126>
 800658e:	239c      	movs	r3, #156	; 0x9c
 8006590:	18fb      	adds	r3, r7, r3
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2201      	movs	r2, #1
 8006596:	4013      	ands	r3, r2
 8006598:	d00b      	beq.n	80065b2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2204      	movs	r2, #4
 80065a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2280      	movs	r2, #128	; 0x80
 80065a6:	589b      	ldr	r3, [r3, r2]
 80065a8:	2202      	movs	r2, #2
 80065aa:	431a      	orrs	r2, r3
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2180      	movs	r1, #128	; 0x80
 80065b0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80065b2:	23a4      	movs	r3, #164	; 0xa4
 80065b4:	18fb      	adds	r3, r7, r3
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2208      	movs	r2, #8
 80065ba:	4013      	ands	r3, r2
 80065bc:	d017      	beq.n	80065ee <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80065be:	23a0      	movs	r3, #160	; 0xa0
 80065c0:	18fb      	adds	r3, r7, r3
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2220      	movs	r2, #32
 80065c6:	4013      	ands	r3, r2
 80065c8:	d105      	bne.n	80065d6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80065ca:	239c      	movs	r3, #156	; 0x9c
 80065cc:	18fb      	adds	r3, r7, r3
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2201      	movs	r2, #1
 80065d2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80065d4:	d00b      	beq.n	80065ee <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2208      	movs	r2, #8
 80065dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2280      	movs	r2, #128	; 0x80
 80065e2:	589b      	ldr	r3, [r3, r2]
 80065e4:	2208      	movs	r2, #8
 80065e6:	431a      	orrs	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2180      	movs	r1, #128	; 0x80
 80065ec:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80065ee:	23a4      	movs	r3, #164	; 0xa4
 80065f0:	18fb      	adds	r3, r7, r3
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	2380      	movs	r3, #128	; 0x80
 80065f6:	011b      	lsls	r3, r3, #4
 80065f8:	4013      	ands	r3, r2
 80065fa:	d013      	beq.n	8006624 <HAL_UART_IRQHandler+0x198>
 80065fc:	23a0      	movs	r3, #160	; 0xa0
 80065fe:	18fb      	adds	r3, r7, r3
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	2380      	movs	r3, #128	; 0x80
 8006604:	04db      	lsls	r3, r3, #19
 8006606:	4013      	ands	r3, r2
 8006608:	d00c      	beq.n	8006624 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2280      	movs	r2, #128	; 0x80
 8006610:	0112      	lsls	r2, r2, #4
 8006612:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2280      	movs	r2, #128	; 0x80
 8006618:	589b      	ldr	r3, [r3, r2]
 800661a:	2220      	movs	r2, #32
 800661c:	431a      	orrs	r2, r3
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2180      	movs	r1, #128	; 0x80
 8006622:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2280      	movs	r2, #128	; 0x80
 8006628:	589b      	ldr	r3, [r3, r2]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d100      	bne.n	8006630 <HAL_UART_IRQHandler+0x1a4>
 800662e:	e1f7      	b.n	8006a20 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006630:	23a4      	movs	r3, #164	; 0xa4
 8006632:	18fb      	adds	r3, r7, r3
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2220      	movs	r2, #32
 8006638:	4013      	ands	r3, r2
 800663a:	d00e      	beq.n	800665a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800663c:	23a0      	movs	r3, #160	; 0xa0
 800663e:	18fb      	adds	r3, r7, r3
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	2220      	movs	r2, #32
 8006644:	4013      	ands	r3, r2
 8006646:	d008      	beq.n	800665a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800664c:	2b00      	cmp	r3, #0
 800664e:	d004      	beq.n	800665a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006654:	687a      	ldr	r2, [r7, #4]
 8006656:	0010      	movs	r0, r2
 8006658:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2280      	movs	r2, #128	; 0x80
 800665e:	589b      	ldr	r3, [r3, r2]
 8006660:	2194      	movs	r1, #148	; 0x94
 8006662:	187a      	adds	r2, r7, r1
 8006664:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	2240      	movs	r2, #64	; 0x40
 800666e:	4013      	ands	r3, r2
 8006670:	2b40      	cmp	r3, #64	; 0x40
 8006672:	d004      	beq.n	800667e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006674:	187b      	adds	r3, r7, r1
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	2228      	movs	r2, #40	; 0x28
 800667a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800667c:	d047      	beq.n	800670e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	0018      	movs	r0, r3
 8006682:	f000 fd93 	bl	80071ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	2240      	movs	r2, #64	; 0x40
 800668e:	4013      	ands	r3, r2
 8006690:	2b40      	cmp	r3, #64	; 0x40
 8006692:	d137      	bne.n	8006704 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006694:	f3ef 8310 	mrs	r3, PRIMASK
 8006698:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800669a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800669c:	2090      	movs	r0, #144	; 0x90
 800669e:	183a      	adds	r2, r7, r0
 80066a0:	6013      	str	r3, [r2, #0]
 80066a2:	2301      	movs	r3, #1
 80066a4:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066a8:	f383 8810 	msr	PRIMASK, r3
}
 80066ac:	46c0      	nop			; (mov r8, r8)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	689a      	ldr	r2, [r3, #8]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2140      	movs	r1, #64	; 0x40
 80066ba:	438a      	bics	r2, r1
 80066bc:	609a      	str	r2, [r3, #8]
 80066be:	183b      	adds	r3, r7, r0
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80066c6:	f383 8810 	msr	PRIMASK, r3
}
 80066ca:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d012      	beq.n	80066fa <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066d8:	4a14      	ldr	r2, [pc, #80]	; (800672c <HAL_UART_IRQHandler+0x2a0>)
 80066da:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e0:	0018      	movs	r0, r3
 80066e2:	f7fc fb1f 	bl	8002d24 <HAL_DMA_Abort_IT>
 80066e6:	1e03      	subs	r3, r0, #0
 80066e8:	d01a      	beq.n	8006720 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066f4:	0018      	movs	r0, r3
 80066f6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066f8:	e012      	b.n	8006720 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	0018      	movs	r0, r3
 80066fe:	f000 f9a5 	bl	8006a4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006702:	e00d      	b.n	8006720 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	0018      	movs	r0, r3
 8006708:	f000 f9a0 	bl	8006a4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800670c:	e008      	b.n	8006720 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	0018      	movs	r0, r3
 8006712:	f000 f99b 	bl	8006a4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2280      	movs	r2, #128	; 0x80
 800671a:	2100      	movs	r1, #0
 800671c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800671e:	e17f      	b.n	8006a20 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006720:	46c0      	nop			; (mov r8, r8)
    return;
 8006722:	e17d      	b.n	8006a20 <HAL_UART_IRQHandler+0x594>
 8006724:	0000080f 	.word	0x0000080f
 8006728:	04000120 	.word	0x04000120
 800672c:	08007271 	.word	0x08007271

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006734:	2b01      	cmp	r3, #1
 8006736:	d000      	beq.n	800673a <HAL_UART_IRQHandler+0x2ae>
 8006738:	e131      	b.n	800699e <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800673a:	23a4      	movs	r3, #164	; 0xa4
 800673c:	18fb      	adds	r3, r7, r3
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	2210      	movs	r2, #16
 8006742:	4013      	ands	r3, r2
 8006744:	d100      	bne.n	8006748 <HAL_UART_IRQHandler+0x2bc>
 8006746:	e12a      	b.n	800699e <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006748:	23a0      	movs	r3, #160	; 0xa0
 800674a:	18fb      	adds	r3, r7, r3
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2210      	movs	r2, #16
 8006750:	4013      	ands	r3, r2
 8006752:	d100      	bne.n	8006756 <HAL_UART_IRQHandler+0x2ca>
 8006754:	e123      	b.n	800699e <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2210      	movs	r2, #16
 800675c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	2240      	movs	r2, #64	; 0x40
 8006766:	4013      	ands	r3, r2
 8006768:	2b40      	cmp	r3, #64	; 0x40
 800676a:	d000      	beq.n	800676e <HAL_UART_IRQHandler+0x2e2>
 800676c:	e09b      	b.n	80068a6 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	685a      	ldr	r2, [r3, #4]
 8006776:	217e      	movs	r1, #126	; 0x7e
 8006778:	187b      	adds	r3, r7, r1
 800677a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800677c:	187b      	adds	r3, r7, r1
 800677e:	881b      	ldrh	r3, [r3, #0]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d100      	bne.n	8006786 <HAL_UART_IRQHandler+0x2fa>
 8006784:	e14e      	b.n	8006a24 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2258      	movs	r2, #88	; 0x58
 800678a:	5a9b      	ldrh	r3, [r3, r2]
 800678c:	187a      	adds	r2, r7, r1
 800678e:	8812      	ldrh	r2, [r2, #0]
 8006790:	429a      	cmp	r2, r3
 8006792:	d300      	bcc.n	8006796 <HAL_UART_IRQHandler+0x30a>
 8006794:	e146      	b.n	8006a24 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	187a      	adds	r2, r7, r1
 800679a:	215a      	movs	r1, #90	; 0x5a
 800679c:	8812      	ldrh	r2, [r2, #0]
 800679e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067a4:	699b      	ldr	r3, [r3, #24]
 80067a6:	2b20      	cmp	r3, #32
 80067a8:	d06e      	beq.n	8006888 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067aa:	f3ef 8310 	mrs	r3, PRIMASK
 80067ae:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80067b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067b2:	67bb      	str	r3, [r7, #120]	; 0x78
 80067b4:	2301      	movs	r3, #1
 80067b6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067ba:	f383 8810 	msr	PRIMASK, r3
}
 80067be:	46c0      	nop			; (mov r8, r8)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	499a      	ldr	r1, [pc, #616]	; (8006a34 <HAL_UART_IRQHandler+0x5a8>)
 80067cc:	400a      	ands	r2, r1
 80067ce:	601a      	str	r2, [r3, #0]
 80067d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80067d2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067d6:	f383 8810 	msr	PRIMASK, r3
}
 80067da:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067dc:	f3ef 8310 	mrs	r3, PRIMASK
 80067e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80067e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067e4:	677b      	str	r3, [r7, #116]	; 0x74
 80067e6:	2301      	movs	r3, #1
 80067e8:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067ec:	f383 8810 	msr	PRIMASK, r3
}
 80067f0:	46c0      	nop			; (mov r8, r8)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	689a      	ldr	r2, [r3, #8]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	2101      	movs	r1, #1
 80067fe:	438a      	bics	r2, r1
 8006800:	609a      	str	r2, [r3, #8]
 8006802:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006804:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006806:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006808:	f383 8810 	msr	PRIMASK, r3
}
 800680c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800680e:	f3ef 8310 	mrs	r3, PRIMASK
 8006812:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006814:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006816:	673b      	str	r3, [r7, #112]	; 0x70
 8006818:	2301      	movs	r3, #1
 800681a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800681c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800681e:	f383 8810 	msr	PRIMASK, r3
}
 8006822:	46c0      	nop			; (mov r8, r8)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	689a      	ldr	r2, [r3, #8]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2140      	movs	r1, #64	; 0x40
 8006830:	438a      	bics	r2, r1
 8006832:	609a      	str	r2, [r3, #8]
 8006834:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006836:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006838:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800683a:	f383 8810 	msr	PRIMASK, r3
}
 800683e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2220      	movs	r2, #32
 8006844:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800684c:	f3ef 8310 	mrs	r3, PRIMASK
 8006850:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8006852:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006854:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006856:	2301      	movs	r3, #1
 8006858:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800685a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800685c:	f383 8810 	msr	PRIMASK, r3
}
 8006860:	46c0      	nop			; (mov r8, r8)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	2110      	movs	r1, #16
 800686e:	438a      	bics	r2, r1
 8006870:	601a      	str	r2, [r3, #0]
 8006872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006874:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006876:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006878:	f383 8810 	msr	PRIMASK, r3
}
 800687c:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006882:	0018      	movs	r0, r3
 8006884:	f7fc fa16 	bl	8002cb4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2258      	movs	r2, #88	; 0x58
 800688c:	5a9a      	ldrh	r2, [r3, r2]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	215a      	movs	r1, #90	; 0x5a
 8006892:	5a5b      	ldrh	r3, [r3, r1]
 8006894:	b29b      	uxth	r3, r3
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	b29a      	uxth	r2, r3
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	0011      	movs	r1, r2
 800689e:	0018      	movs	r0, r3
 80068a0:	f000 f8dc 	bl	8006a5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80068a4:	e0be      	b.n	8006a24 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2258      	movs	r2, #88	; 0x58
 80068aa:	5a99      	ldrh	r1, [r3, r2]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	225a      	movs	r2, #90	; 0x5a
 80068b0:	5a9b      	ldrh	r3, [r3, r2]
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	208e      	movs	r0, #142	; 0x8e
 80068b6:	183b      	adds	r3, r7, r0
 80068b8:	1a8a      	subs	r2, r1, r2
 80068ba:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	225a      	movs	r2, #90	; 0x5a
 80068c0:	5a9b      	ldrh	r3, [r3, r2]
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d100      	bne.n	80068ca <HAL_UART_IRQHandler+0x43e>
 80068c8:	e0ae      	b.n	8006a28 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80068ca:	183b      	adds	r3, r7, r0
 80068cc:	881b      	ldrh	r3, [r3, #0]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d100      	bne.n	80068d4 <HAL_UART_IRQHandler+0x448>
 80068d2:	e0a9      	b.n	8006a28 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068d4:	f3ef 8310 	mrs	r3, PRIMASK
 80068d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80068da:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068dc:	2488      	movs	r4, #136	; 0x88
 80068de:	193a      	adds	r2, r7, r4
 80068e0:	6013      	str	r3, [r2, #0]
 80068e2:	2301      	movs	r3, #1
 80068e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	f383 8810 	msr	PRIMASK, r3
}
 80068ec:	46c0      	nop			; (mov r8, r8)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	494f      	ldr	r1, [pc, #316]	; (8006a38 <HAL_UART_IRQHandler+0x5ac>)
 80068fa:	400a      	ands	r2, r1
 80068fc:	601a      	str	r2, [r3, #0]
 80068fe:	193b      	adds	r3, r7, r4
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f383 8810 	msr	PRIMASK, r3
}
 800690a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800690c:	f3ef 8310 	mrs	r3, PRIMASK
 8006910:	61bb      	str	r3, [r7, #24]
  return(result);
 8006912:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006914:	2484      	movs	r4, #132	; 0x84
 8006916:	193a      	adds	r2, r7, r4
 8006918:	6013      	str	r3, [r2, #0]
 800691a:	2301      	movs	r3, #1
 800691c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	f383 8810 	msr	PRIMASK, r3
}
 8006924:	46c0      	nop			; (mov r8, r8)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	689a      	ldr	r2, [r3, #8]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2101      	movs	r1, #1
 8006932:	438a      	bics	r2, r1
 8006934:	609a      	str	r2, [r3, #8]
 8006936:	193b      	adds	r3, r7, r4
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800693c:	6a3b      	ldr	r3, [r7, #32]
 800693e:	f383 8810 	msr	PRIMASK, r3
}
 8006942:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2220      	movs	r2, #32
 8006948:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006956:	f3ef 8310 	mrs	r3, PRIMASK
 800695a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800695c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800695e:	2480      	movs	r4, #128	; 0x80
 8006960:	193a      	adds	r2, r7, r4
 8006962:	6013      	str	r3, [r2, #0]
 8006964:	2301      	movs	r3, #1
 8006966:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800696a:	f383 8810 	msr	PRIMASK, r3
}
 800696e:	46c0      	nop			; (mov r8, r8)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681a      	ldr	r2, [r3, #0]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	2110      	movs	r1, #16
 800697c:	438a      	bics	r2, r1
 800697e:	601a      	str	r2, [r3, #0]
 8006980:	193b      	adds	r3, r7, r4
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006986:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006988:	f383 8810 	msr	PRIMASK, r3
}
 800698c:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800698e:	183b      	adds	r3, r7, r0
 8006990:	881a      	ldrh	r2, [r3, #0]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	0011      	movs	r1, r2
 8006996:	0018      	movs	r0, r3
 8006998:	f000 f860 	bl	8006a5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800699c:	e044      	b.n	8006a28 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800699e:	23a4      	movs	r3, #164	; 0xa4
 80069a0:	18fb      	adds	r3, r7, r3
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	2380      	movs	r3, #128	; 0x80
 80069a6:	035b      	lsls	r3, r3, #13
 80069a8:	4013      	ands	r3, r2
 80069aa:	d010      	beq.n	80069ce <HAL_UART_IRQHandler+0x542>
 80069ac:	239c      	movs	r3, #156	; 0x9c
 80069ae:	18fb      	adds	r3, r7, r3
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	2380      	movs	r3, #128	; 0x80
 80069b4:	03db      	lsls	r3, r3, #15
 80069b6:	4013      	ands	r3, r2
 80069b8:	d009      	beq.n	80069ce <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2280      	movs	r2, #128	; 0x80
 80069c0:	0352      	lsls	r2, r2, #13
 80069c2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	0018      	movs	r0, r3
 80069c8:	f000 fdfc 	bl	80075c4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80069cc:	e02f      	b.n	8006a2e <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80069ce:	23a4      	movs	r3, #164	; 0xa4
 80069d0:	18fb      	adds	r3, r7, r3
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	2280      	movs	r2, #128	; 0x80
 80069d6:	4013      	ands	r3, r2
 80069d8:	d00f      	beq.n	80069fa <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80069da:	23a0      	movs	r3, #160	; 0xa0
 80069dc:	18fb      	adds	r3, r7, r3
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2280      	movs	r2, #128	; 0x80
 80069e2:	4013      	ands	r3, r2
 80069e4:	d009      	beq.n	80069fa <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d01e      	beq.n	8006a2c <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	0010      	movs	r0, r2
 80069f6:	4798      	blx	r3
    }
    return;
 80069f8:	e018      	b.n	8006a2c <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80069fa:	23a4      	movs	r3, #164	; 0xa4
 80069fc:	18fb      	adds	r3, r7, r3
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2240      	movs	r2, #64	; 0x40
 8006a02:	4013      	ands	r3, r2
 8006a04:	d013      	beq.n	8006a2e <HAL_UART_IRQHandler+0x5a2>
 8006a06:	23a0      	movs	r3, #160	; 0xa0
 8006a08:	18fb      	adds	r3, r7, r3
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	2240      	movs	r2, #64	; 0x40
 8006a0e:	4013      	ands	r3, r2
 8006a10:	d00d      	beq.n	8006a2e <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	0018      	movs	r0, r3
 8006a16:	f000 fc42 	bl	800729e <UART_EndTransmit_IT>
    return;
 8006a1a:	e008      	b.n	8006a2e <HAL_UART_IRQHandler+0x5a2>
      return;
 8006a1c:	46c0      	nop			; (mov r8, r8)
 8006a1e:	e006      	b.n	8006a2e <HAL_UART_IRQHandler+0x5a2>
    return;
 8006a20:	46c0      	nop			; (mov r8, r8)
 8006a22:	e004      	b.n	8006a2e <HAL_UART_IRQHandler+0x5a2>
      return;
 8006a24:	46c0      	nop			; (mov r8, r8)
 8006a26:	e002      	b.n	8006a2e <HAL_UART_IRQHandler+0x5a2>
      return;
 8006a28:	46c0      	nop			; (mov r8, r8)
 8006a2a:	e000      	b.n	8006a2e <HAL_UART_IRQHandler+0x5a2>
    return;
 8006a2c:	46c0      	nop			; (mov r8, r8)
  }

}
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	b02b      	add	sp, #172	; 0xac
 8006a32:	bd90      	pop	{r4, r7, pc}
 8006a34:	fffffeff 	.word	0xfffffeff
 8006a38:	fffffedf 	.word	0xfffffedf

08006a3c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b082      	sub	sp, #8
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006a44:	46c0      	nop			; (mov r8, r8)
 8006a46:	46bd      	mov	sp, r7
 8006a48:	b002      	add	sp, #8
 8006a4a:	bd80      	pop	{r7, pc}

08006a4c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b082      	sub	sp, #8
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006a54:	46c0      	nop			; (mov r8, r8)
 8006a56:	46bd      	mov	sp, r7
 8006a58:	b002      	add	sp, #8
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b082      	sub	sp, #8
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	000a      	movs	r2, r1
 8006a66:	1cbb      	adds	r3, r7, #2
 8006a68:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a6a:	46c0      	nop			; (mov r8, r8)
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	b002      	add	sp, #8
 8006a70:	bd80      	pop	{r7, pc}
	...

08006a74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b088      	sub	sp, #32
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a7c:	231e      	movs	r3, #30
 8006a7e:	18fb      	adds	r3, r7, r3
 8006a80:	2200      	movs	r2, #0
 8006a82:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	689a      	ldr	r2, [r3, #8]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	431a      	orrs	r2, r3
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	431a      	orrs	r2, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	69db      	ldr	r3, [r3, #28]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a8d      	ldr	r2, [pc, #564]	; (8006cd8 <UART_SetConfig+0x264>)
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	0019      	movs	r1, r3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	697a      	ldr	r2, [r7, #20]
 8006aae:	430a      	orrs	r2, r1
 8006ab0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	4a88      	ldr	r2, [pc, #544]	; (8006cdc <UART_SetConfig+0x268>)
 8006aba:	4013      	ands	r3, r2
 8006abc:	0019      	movs	r1, r3
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	68da      	ldr	r2, [r3, #12]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	430a      	orrs	r2, r1
 8006ac8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	699b      	ldr	r3, [r3, #24]
 8006ace:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a1b      	ldr	r3, [r3, #32]
 8006ad4:	697a      	ldr	r2, [r7, #20]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	4a7f      	ldr	r2, [pc, #508]	; (8006ce0 <UART_SetConfig+0x26c>)
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	0019      	movs	r1, r3
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	430a      	orrs	r2, r1
 8006aee:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	4a7b      	ldr	r2, [pc, #492]	; (8006ce4 <UART_SetConfig+0x270>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d127      	bne.n	8006b4a <UART_SetConfig+0xd6>
 8006afa:	4b7b      	ldr	r3, [pc, #492]	; (8006ce8 <UART_SetConfig+0x274>)
 8006afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006afe:	2203      	movs	r2, #3
 8006b00:	4013      	ands	r3, r2
 8006b02:	2b03      	cmp	r3, #3
 8006b04:	d00d      	beq.n	8006b22 <UART_SetConfig+0xae>
 8006b06:	d81b      	bhi.n	8006b40 <UART_SetConfig+0xcc>
 8006b08:	2b02      	cmp	r3, #2
 8006b0a:	d014      	beq.n	8006b36 <UART_SetConfig+0xc2>
 8006b0c:	d818      	bhi.n	8006b40 <UART_SetConfig+0xcc>
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d002      	beq.n	8006b18 <UART_SetConfig+0xa4>
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d00a      	beq.n	8006b2c <UART_SetConfig+0xb8>
 8006b16:	e013      	b.n	8006b40 <UART_SetConfig+0xcc>
 8006b18:	231f      	movs	r3, #31
 8006b1a:	18fb      	adds	r3, r7, r3
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	701a      	strb	r2, [r3, #0]
 8006b20:	e021      	b.n	8006b66 <UART_SetConfig+0xf2>
 8006b22:	231f      	movs	r3, #31
 8006b24:	18fb      	adds	r3, r7, r3
 8006b26:	2202      	movs	r2, #2
 8006b28:	701a      	strb	r2, [r3, #0]
 8006b2a:	e01c      	b.n	8006b66 <UART_SetConfig+0xf2>
 8006b2c:	231f      	movs	r3, #31
 8006b2e:	18fb      	adds	r3, r7, r3
 8006b30:	2204      	movs	r2, #4
 8006b32:	701a      	strb	r2, [r3, #0]
 8006b34:	e017      	b.n	8006b66 <UART_SetConfig+0xf2>
 8006b36:	231f      	movs	r3, #31
 8006b38:	18fb      	adds	r3, r7, r3
 8006b3a:	2208      	movs	r2, #8
 8006b3c:	701a      	strb	r2, [r3, #0]
 8006b3e:	e012      	b.n	8006b66 <UART_SetConfig+0xf2>
 8006b40:	231f      	movs	r3, #31
 8006b42:	18fb      	adds	r3, r7, r3
 8006b44:	2210      	movs	r2, #16
 8006b46:	701a      	strb	r2, [r3, #0]
 8006b48:	e00d      	b.n	8006b66 <UART_SetConfig+0xf2>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4a67      	ldr	r2, [pc, #412]	; (8006cec <UART_SetConfig+0x278>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d104      	bne.n	8006b5e <UART_SetConfig+0xea>
 8006b54:	231f      	movs	r3, #31
 8006b56:	18fb      	adds	r3, r7, r3
 8006b58:	2200      	movs	r2, #0
 8006b5a:	701a      	strb	r2, [r3, #0]
 8006b5c:	e003      	b.n	8006b66 <UART_SetConfig+0xf2>
 8006b5e:	231f      	movs	r3, #31
 8006b60:	18fb      	adds	r3, r7, r3
 8006b62:	2210      	movs	r2, #16
 8006b64:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	69da      	ldr	r2, [r3, #28]
 8006b6a:	2380      	movs	r3, #128	; 0x80
 8006b6c:	021b      	lsls	r3, r3, #8
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d15d      	bne.n	8006c2e <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8006b72:	231f      	movs	r3, #31
 8006b74:	18fb      	adds	r3, r7, r3
 8006b76:	781b      	ldrb	r3, [r3, #0]
 8006b78:	2b08      	cmp	r3, #8
 8006b7a:	d015      	beq.n	8006ba8 <UART_SetConfig+0x134>
 8006b7c:	dc18      	bgt.n	8006bb0 <UART_SetConfig+0x13c>
 8006b7e:	2b04      	cmp	r3, #4
 8006b80:	d00d      	beq.n	8006b9e <UART_SetConfig+0x12a>
 8006b82:	dc15      	bgt.n	8006bb0 <UART_SetConfig+0x13c>
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d002      	beq.n	8006b8e <UART_SetConfig+0x11a>
 8006b88:	2b02      	cmp	r3, #2
 8006b8a:	d005      	beq.n	8006b98 <UART_SetConfig+0x124>
 8006b8c:	e010      	b.n	8006bb0 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b8e:	f7fd fd63 	bl	8004658 <HAL_RCC_GetPCLK1Freq>
 8006b92:	0003      	movs	r3, r0
 8006b94:	61bb      	str	r3, [r7, #24]
        break;
 8006b96:	e012      	b.n	8006bbe <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b98:	4b55      	ldr	r3, [pc, #340]	; (8006cf0 <UART_SetConfig+0x27c>)
 8006b9a:	61bb      	str	r3, [r7, #24]
        break;
 8006b9c:	e00f      	b.n	8006bbe <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b9e:	f7fd fced 	bl	800457c <HAL_RCC_GetSysClockFreq>
 8006ba2:	0003      	movs	r3, r0
 8006ba4:	61bb      	str	r3, [r7, #24]
        break;
 8006ba6:	e00a      	b.n	8006bbe <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ba8:	2380      	movs	r3, #128	; 0x80
 8006baa:	021b      	lsls	r3, r3, #8
 8006bac:	61bb      	str	r3, [r7, #24]
        break;
 8006bae:	e006      	b.n	8006bbe <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006bb4:	231e      	movs	r3, #30
 8006bb6:	18fb      	adds	r3, r7, r3
 8006bb8:	2201      	movs	r2, #1
 8006bba:	701a      	strb	r2, [r3, #0]
        break;
 8006bbc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d100      	bne.n	8006bc6 <UART_SetConfig+0x152>
 8006bc4:	e07b      	b.n	8006cbe <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	005a      	lsls	r2, r3, #1
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	085b      	lsrs	r3, r3, #1
 8006bd0:	18d2      	adds	r2, r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	0019      	movs	r1, r3
 8006bd8:	0010      	movs	r0, r2
 8006bda:	f7f9 fa95 	bl	8000108 <__udivsi3>
 8006bde:	0003      	movs	r3, r0
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	2b0f      	cmp	r3, #15
 8006be8:	d91c      	bls.n	8006c24 <UART_SetConfig+0x1b0>
 8006bea:	693a      	ldr	r2, [r7, #16]
 8006bec:	2380      	movs	r3, #128	; 0x80
 8006bee:	025b      	lsls	r3, r3, #9
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d217      	bcs.n	8006c24 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	b29a      	uxth	r2, r3
 8006bf8:	200e      	movs	r0, #14
 8006bfa:	183b      	adds	r3, r7, r0
 8006bfc:	210f      	movs	r1, #15
 8006bfe:	438a      	bics	r2, r1
 8006c00:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	085b      	lsrs	r3, r3, #1
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	2207      	movs	r2, #7
 8006c0a:	4013      	ands	r3, r2
 8006c0c:	b299      	uxth	r1, r3
 8006c0e:	183b      	adds	r3, r7, r0
 8006c10:	183a      	adds	r2, r7, r0
 8006c12:	8812      	ldrh	r2, [r2, #0]
 8006c14:	430a      	orrs	r2, r1
 8006c16:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	183a      	adds	r2, r7, r0
 8006c1e:	8812      	ldrh	r2, [r2, #0]
 8006c20:	60da      	str	r2, [r3, #12]
 8006c22:	e04c      	b.n	8006cbe <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8006c24:	231e      	movs	r3, #30
 8006c26:	18fb      	adds	r3, r7, r3
 8006c28:	2201      	movs	r2, #1
 8006c2a:	701a      	strb	r2, [r3, #0]
 8006c2c:	e047      	b.n	8006cbe <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006c2e:	231f      	movs	r3, #31
 8006c30:	18fb      	adds	r3, r7, r3
 8006c32:	781b      	ldrb	r3, [r3, #0]
 8006c34:	2b08      	cmp	r3, #8
 8006c36:	d015      	beq.n	8006c64 <UART_SetConfig+0x1f0>
 8006c38:	dc18      	bgt.n	8006c6c <UART_SetConfig+0x1f8>
 8006c3a:	2b04      	cmp	r3, #4
 8006c3c:	d00d      	beq.n	8006c5a <UART_SetConfig+0x1e6>
 8006c3e:	dc15      	bgt.n	8006c6c <UART_SetConfig+0x1f8>
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d002      	beq.n	8006c4a <UART_SetConfig+0x1d6>
 8006c44:	2b02      	cmp	r3, #2
 8006c46:	d005      	beq.n	8006c54 <UART_SetConfig+0x1e0>
 8006c48:	e010      	b.n	8006c6c <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c4a:	f7fd fd05 	bl	8004658 <HAL_RCC_GetPCLK1Freq>
 8006c4e:	0003      	movs	r3, r0
 8006c50:	61bb      	str	r3, [r7, #24]
        break;
 8006c52:	e012      	b.n	8006c7a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c54:	4b26      	ldr	r3, [pc, #152]	; (8006cf0 <UART_SetConfig+0x27c>)
 8006c56:	61bb      	str	r3, [r7, #24]
        break;
 8006c58:	e00f      	b.n	8006c7a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c5a:	f7fd fc8f 	bl	800457c <HAL_RCC_GetSysClockFreq>
 8006c5e:	0003      	movs	r3, r0
 8006c60:	61bb      	str	r3, [r7, #24]
        break;
 8006c62:	e00a      	b.n	8006c7a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c64:	2380      	movs	r3, #128	; 0x80
 8006c66:	021b      	lsls	r3, r3, #8
 8006c68:	61bb      	str	r3, [r7, #24]
        break;
 8006c6a:	e006      	b.n	8006c7a <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006c70:	231e      	movs	r3, #30
 8006c72:	18fb      	adds	r3, r7, r3
 8006c74:	2201      	movs	r2, #1
 8006c76:	701a      	strb	r2, [r3, #0]
        break;
 8006c78:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d01e      	beq.n	8006cbe <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	085a      	lsrs	r2, r3, #1
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	18d2      	adds	r2, r2, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	0019      	movs	r1, r3
 8006c90:	0010      	movs	r0, r2
 8006c92:	f7f9 fa39 	bl	8000108 <__udivsi3>
 8006c96:	0003      	movs	r3, r0
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	2b0f      	cmp	r3, #15
 8006ca0:	d909      	bls.n	8006cb6 <UART_SetConfig+0x242>
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	2380      	movs	r3, #128	; 0x80
 8006ca6:	025b      	lsls	r3, r3, #9
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d204      	bcs.n	8006cb6 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	60da      	str	r2, [r3, #12]
 8006cb4:	e003      	b.n	8006cbe <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8006cb6:	231e      	movs	r3, #30
 8006cb8:	18fb      	adds	r3, r7, r3
 8006cba:	2201      	movs	r2, #1
 8006cbc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006cca:	231e      	movs	r3, #30
 8006ccc:	18fb      	adds	r3, r7, r3
 8006cce:	781b      	ldrb	r3, [r3, #0]
}
 8006cd0:	0018      	movs	r0, r3
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	b008      	add	sp, #32
 8006cd6:	bd80      	pop	{r7, pc}
 8006cd8:	ffff69f3 	.word	0xffff69f3
 8006cdc:	ffffcfff 	.word	0xffffcfff
 8006ce0:	fffff4ff 	.word	0xfffff4ff
 8006ce4:	40013800 	.word	0x40013800
 8006ce8:	40021000 	.word	0x40021000
 8006cec:	40004400 	.word	0x40004400
 8006cf0:	007a1200 	.word	0x007a1200

08006cf4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d00:	2201      	movs	r2, #1
 8006d02:	4013      	ands	r3, r2
 8006d04:	d00b      	beq.n	8006d1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	4a4a      	ldr	r2, [pc, #296]	; (8006e38 <UART_AdvFeatureConfig+0x144>)
 8006d0e:	4013      	ands	r3, r2
 8006d10:	0019      	movs	r1, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d22:	2202      	movs	r2, #2
 8006d24:	4013      	ands	r3, r2
 8006d26:	d00b      	beq.n	8006d40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	4a43      	ldr	r2, [pc, #268]	; (8006e3c <UART_AdvFeatureConfig+0x148>)
 8006d30:	4013      	ands	r3, r2
 8006d32:	0019      	movs	r1, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	430a      	orrs	r2, r1
 8006d3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d44:	2204      	movs	r2, #4
 8006d46:	4013      	ands	r3, r2
 8006d48:	d00b      	beq.n	8006d62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	4a3b      	ldr	r2, [pc, #236]	; (8006e40 <UART_AdvFeatureConfig+0x14c>)
 8006d52:	4013      	ands	r3, r2
 8006d54:	0019      	movs	r1, r3
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	430a      	orrs	r2, r1
 8006d60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d66:	2208      	movs	r2, #8
 8006d68:	4013      	ands	r3, r2
 8006d6a:	d00b      	beq.n	8006d84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	4a34      	ldr	r2, [pc, #208]	; (8006e44 <UART_AdvFeatureConfig+0x150>)
 8006d74:	4013      	ands	r3, r2
 8006d76:	0019      	movs	r1, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	430a      	orrs	r2, r1
 8006d82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d88:	2210      	movs	r2, #16
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	d00b      	beq.n	8006da6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	4a2c      	ldr	r2, [pc, #176]	; (8006e48 <UART_AdvFeatureConfig+0x154>)
 8006d96:	4013      	ands	r3, r2
 8006d98:	0019      	movs	r1, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006daa:	2220      	movs	r2, #32
 8006dac:	4013      	ands	r3, r2
 8006dae:	d00b      	beq.n	8006dc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	4a25      	ldr	r2, [pc, #148]	; (8006e4c <UART_AdvFeatureConfig+0x158>)
 8006db8:	4013      	ands	r3, r2
 8006dba:	0019      	movs	r1, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dcc:	2240      	movs	r2, #64	; 0x40
 8006dce:	4013      	ands	r3, r2
 8006dd0:	d01d      	beq.n	8006e0e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	4a1d      	ldr	r2, [pc, #116]	; (8006e50 <UART_AdvFeatureConfig+0x15c>)
 8006dda:	4013      	ands	r3, r2
 8006ddc:	0019      	movs	r1, r3
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	430a      	orrs	r2, r1
 8006de8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006dee:	2380      	movs	r3, #128	; 0x80
 8006df0:	035b      	lsls	r3, r3, #13
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d10b      	bne.n	8006e0e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	4a15      	ldr	r2, [pc, #84]	; (8006e54 <UART_AdvFeatureConfig+0x160>)
 8006dfe:	4013      	ands	r3, r2
 8006e00:	0019      	movs	r1, r3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	430a      	orrs	r2, r1
 8006e0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e12:	2280      	movs	r2, #128	; 0x80
 8006e14:	4013      	ands	r3, r2
 8006e16:	d00b      	beq.n	8006e30 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	4a0e      	ldr	r2, [pc, #56]	; (8006e58 <UART_AdvFeatureConfig+0x164>)
 8006e20:	4013      	ands	r3, r2
 8006e22:	0019      	movs	r1, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	430a      	orrs	r2, r1
 8006e2e:	605a      	str	r2, [r3, #4]
  }
}
 8006e30:	46c0      	nop			; (mov r8, r8)
 8006e32:	46bd      	mov	sp, r7
 8006e34:	b002      	add	sp, #8
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	fffdffff 	.word	0xfffdffff
 8006e3c:	fffeffff 	.word	0xfffeffff
 8006e40:	fffbffff 	.word	0xfffbffff
 8006e44:	ffff7fff 	.word	0xffff7fff
 8006e48:	ffffefff 	.word	0xffffefff
 8006e4c:	ffffdfff 	.word	0xffffdfff
 8006e50:	ffefffff 	.word	0xffefffff
 8006e54:	ff9fffff 	.word	0xff9fffff
 8006e58:	fff7ffff 	.word	0xfff7ffff

08006e5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b086      	sub	sp, #24
 8006e60:	af02      	add	r7, sp, #8
 8006e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2280      	movs	r2, #128	; 0x80
 8006e68:	2100      	movs	r1, #0
 8006e6a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006e6c:	f7fb f8f4 	bl	8002058 <HAL_GetTick>
 8006e70:	0003      	movs	r3, r0
 8006e72:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	2208      	movs	r2, #8
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	2b08      	cmp	r3, #8
 8006e80:	d10c      	bne.n	8006e9c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2280      	movs	r2, #128	; 0x80
 8006e86:	0391      	lsls	r1, r2, #14
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	4a17      	ldr	r2, [pc, #92]	; (8006ee8 <UART_CheckIdleState+0x8c>)
 8006e8c:	9200      	str	r2, [sp, #0]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f000 f82c 	bl	8006eec <UART_WaitOnFlagUntilTimeout>
 8006e94:	1e03      	subs	r3, r0, #0
 8006e96:	d001      	beq.n	8006e9c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e021      	b.n	8006ee0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	2204      	movs	r2, #4
 8006ea4:	4013      	ands	r3, r2
 8006ea6:	2b04      	cmp	r3, #4
 8006ea8:	d10c      	bne.n	8006ec4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2280      	movs	r2, #128	; 0x80
 8006eae:	03d1      	lsls	r1, r2, #15
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	4a0d      	ldr	r2, [pc, #52]	; (8006ee8 <UART_CheckIdleState+0x8c>)
 8006eb4:	9200      	str	r2, [sp, #0]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f000 f818 	bl	8006eec <UART_WaitOnFlagUntilTimeout>
 8006ebc:	1e03      	subs	r3, r0, #0
 8006ebe:	d001      	beq.n	8006ec4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	e00d      	b.n	8006ee0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2220      	movs	r2, #32
 8006ec8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2220      	movs	r2, #32
 8006ece:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2274      	movs	r2, #116	; 0x74
 8006eda:	2100      	movs	r1, #0
 8006edc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ede:	2300      	movs	r3, #0
}
 8006ee0:	0018      	movs	r0, r3
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	b004      	add	sp, #16
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	01ffffff 	.word	0x01ffffff

08006eec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b094      	sub	sp, #80	; 0x50
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	603b      	str	r3, [r7, #0]
 8006ef8:	1dfb      	adds	r3, r7, #7
 8006efa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006efc:	e0a3      	b.n	8007046 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006efe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f00:	3301      	adds	r3, #1
 8006f02:	d100      	bne.n	8006f06 <UART_WaitOnFlagUntilTimeout+0x1a>
 8006f04:	e09f      	b.n	8007046 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f06:	f7fb f8a7 	bl	8002058 <HAL_GetTick>
 8006f0a:	0002      	movs	r2, r0
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	1ad3      	subs	r3, r2, r3
 8006f10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d302      	bcc.n	8006f1c <UART_WaitOnFlagUntilTimeout+0x30>
 8006f16:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d13d      	bne.n	8006f98 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f1c:	f3ef 8310 	mrs	r3, PRIMASK
 8006f20:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f24:	647b      	str	r3, [r7, #68]	; 0x44
 8006f26:	2301      	movs	r3, #1
 8006f28:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f2c:	f383 8810 	msr	PRIMASK, r3
}
 8006f30:	46c0      	nop			; (mov r8, r8)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	494c      	ldr	r1, [pc, #304]	; (8007070 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006f3e:	400a      	ands	r2, r1
 8006f40:	601a      	str	r2, [r3, #0]
 8006f42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f44:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f48:	f383 8810 	msr	PRIMASK, r3
}
 8006f4c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f4e:	f3ef 8310 	mrs	r3, PRIMASK
 8006f52:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006f54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f56:	643b      	str	r3, [r7, #64]	; 0x40
 8006f58:	2301      	movs	r3, #1
 8006f5a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f5e:	f383 8810 	msr	PRIMASK, r3
}
 8006f62:	46c0      	nop			; (mov r8, r8)
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	689a      	ldr	r2, [r3, #8]
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	2101      	movs	r1, #1
 8006f70:	438a      	bics	r2, r1
 8006f72:	609a      	str	r2, [r3, #8]
 8006f74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006f76:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f7a:	f383 8810 	msr	PRIMASK, r3
}
 8006f7e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2220      	movs	r2, #32
 8006f84:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2220      	movs	r2, #32
 8006f8a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2274      	movs	r2, #116	; 0x74
 8006f90:	2100      	movs	r1, #0
 8006f92:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006f94:	2303      	movs	r3, #3
 8006f96:	e067      	b.n	8007068 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2204      	movs	r2, #4
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	d050      	beq.n	8007046 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	69da      	ldr	r2, [r3, #28]
 8006faa:	2380      	movs	r3, #128	; 0x80
 8006fac:	011b      	lsls	r3, r3, #4
 8006fae:	401a      	ands	r2, r3
 8006fb0:	2380      	movs	r3, #128	; 0x80
 8006fb2:	011b      	lsls	r3, r3, #4
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d146      	bne.n	8007046 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2280      	movs	r2, #128	; 0x80
 8006fbe:	0112      	lsls	r2, r2, #4
 8006fc0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fc2:	f3ef 8310 	mrs	r3, PRIMASK
 8006fc6:	613b      	str	r3, [r7, #16]
  return(result);
 8006fc8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006fca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006fcc:	2301      	movs	r3, #1
 8006fce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	f383 8810 	msr	PRIMASK, r3
}
 8006fd6:	46c0      	nop			; (mov r8, r8)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4923      	ldr	r1, [pc, #140]	; (8007070 <UART_WaitOnFlagUntilTimeout+0x184>)
 8006fe4:	400a      	ands	r2, r1
 8006fe6:	601a      	str	r2, [r3, #0]
 8006fe8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	f383 8810 	msr	PRIMASK, r3
}
 8006ff2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ff4:	f3ef 8310 	mrs	r3, PRIMASK
 8006ff8:	61fb      	str	r3, [r7, #28]
  return(result);
 8006ffa:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ffc:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ffe:	2301      	movs	r3, #1
 8007000:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007002:	6a3b      	ldr	r3, [r7, #32]
 8007004:	f383 8810 	msr	PRIMASK, r3
}
 8007008:	46c0      	nop			; (mov r8, r8)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	689a      	ldr	r2, [r3, #8]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2101      	movs	r1, #1
 8007016:	438a      	bics	r2, r1
 8007018:	609a      	str	r2, [r3, #8]
 800701a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800701c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800701e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007020:	f383 8810 	msr	PRIMASK, r3
}
 8007024:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2220      	movs	r2, #32
 800702a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2220      	movs	r2, #32
 8007030:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2280      	movs	r2, #128	; 0x80
 8007036:	2120      	movs	r1, #32
 8007038:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	2274      	movs	r2, #116	; 0x74
 800703e:	2100      	movs	r1, #0
 8007040:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007042:	2303      	movs	r3, #3
 8007044:	e010      	b.n	8007068 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	69db      	ldr	r3, [r3, #28]
 800704c:	68ba      	ldr	r2, [r7, #8]
 800704e:	4013      	ands	r3, r2
 8007050:	68ba      	ldr	r2, [r7, #8]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	425a      	negs	r2, r3
 8007056:	4153      	adcs	r3, r2
 8007058:	b2db      	uxtb	r3, r3
 800705a:	001a      	movs	r2, r3
 800705c:	1dfb      	adds	r3, r7, #7
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	429a      	cmp	r2, r3
 8007062:	d100      	bne.n	8007066 <UART_WaitOnFlagUntilTimeout+0x17a>
 8007064:	e74b      	b.n	8006efe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007066:	2300      	movs	r3, #0
}
 8007068:	0018      	movs	r0, r3
 800706a:	46bd      	mov	sp, r7
 800706c:	b014      	add	sp, #80	; 0x50
 800706e:	bd80      	pop	{r7, pc}
 8007070:	fffffe5f 	.word	0xfffffe5f

08007074 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b08c      	sub	sp, #48	; 0x30
 8007078:	af00      	add	r7, sp, #0
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	1dbb      	adds	r3, r7, #6
 8007080:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	68ba      	ldr	r2, [r7, #8]
 8007086:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	1dba      	adds	r2, r7, #6
 800708c:	2158      	movs	r1, #88	; 0x58
 800708e:	8812      	ldrh	r2, [r2, #0]
 8007090:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	1dba      	adds	r2, r7, #6
 8007096:	215a      	movs	r1, #90	; 0x5a
 8007098:	8812      	ldrh	r2, [r2, #0]
 800709a:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2200      	movs	r2, #0
 80070a0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	689a      	ldr	r2, [r3, #8]
 80070a6:	2380      	movs	r3, #128	; 0x80
 80070a8:	015b      	lsls	r3, r3, #5
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d10d      	bne.n	80070ca <UART_Start_Receive_IT+0x56>
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d104      	bne.n	80070c0 <UART_Start_Receive_IT+0x4c>
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	225c      	movs	r2, #92	; 0x5c
 80070ba:	4939      	ldr	r1, [pc, #228]	; (80071a0 <UART_Start_Receive_IT+0x12c>)
 80070bc:	5299      	strh	r1, [r3, r2]
 80070be:	e01a      	b.n	80070f6 <UART_Start_Receive_IT+0x82>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	225c      	movs	r2, #92	; 0x5c
 80070c4:	21ff      	movs	r1, #255	; 0xff
 80070c6:	5299      	strh	r1, [r3, r2]
 80070c8:	e015      	b.n	80070f6 <UART_Start_Receive_IT+0x82>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d10d      	bne.n	80070ee <UART_Start_Receive_IT+0x7a>
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	691b      	ldr	r3, [r3, #16]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d104      	bne.n	80070e4 <UART_Start_Receive_IT+0x70>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	225c      	movs	r2, #92	; 0x5c
 80070de:	21ff      	movs	r1, #255	; 0xff
 80070e0:	5299      	strh	r1, [r3, r2]
 80070e2:	e008      	b.n	80070f6 <UART_Start_Receive_IT+0x82>
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	225c      	movs	r2, #92	; 0x5c
 80070e8:	217f      	movs	r1, #127	; 0x7f
 80070ea:	5299      	strh	r1, [r3, r2]
 80070ec:	e003      	b.n	80070f6 <UART_Start_Receive_IT+0x82>
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	225c      	movs	r2, #92	; 0x5c
 80070f2:	2100      	movs	r1, #0
 80070f4:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2280      	movs	r2, #128	; 0x80
 80070fa:	2100      	movs	r1, #0
 80070fc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2222      	movs	r2, #34	; 0x22
 8007102:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007104:	f3ef 8310 	mrs	r3, PRIMASK
 8007108:	61fb      	str	r3, [r7, #28]
  return(result);
 800710a:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800710c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800710e:	2301      	movs	r3, #1
 8007110:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007112:	6a3b      	ldr	r3, [r7, #32]
 8007114:	f383 8810 	msr	PRIMASK, r3
}
 8007118:	46c0      	nop			; (mov r8, r8)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	689a      	ldr	r2, [r3, #8]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	2101      	movs	r1, #1
 8007126:	430a      	orrs	r2, r1
 8007128:	609a      	str	r2, [r3, #8]
 800712a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800712c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800712e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007130:	f383 8810 	msr	PRIMASK, r3
}
 8007134:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	689a      	ldr	r2, [r3, #8]
 800713a:	2380      	movs	r3, #128	; 0x80
 800713c:	015b      	lsls	r3, r3, #5
 800713e:	429a      	cmp	r2, r3
 8007140:	d107      	bne.n	8007152 <UART_Start_Receive_IT+0xde>
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	691b      	ldr	r3, [r3, #16]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d103      	bne.n	8007152 <UART_Start_Receive_IT+0xde>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	4a15      	ldr	r2, [pc, #84]	; (80071a4 <UART_Start_Receive_IT+0x130>)
 800714e:	665a      	str	r2, [r3, #100]	; 0x64
 8007150:	e002      	b.n	8007158 <UART_Start_Receive_IT+0xe4>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	4a14      	ldr	r2, [pc, #80]	; (80071a8 <UART_Start_Receive_IT+0x134>)
 8007156:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2274      	movs	r2, #116	; 0x74
 800715c:	2100      	movs	r1, #0
 800715e:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007160:	f3ef 8310 	mrs	r3, PRIMASK
 8007164:	613b      	str	r3, [r7, #16]
  return(result);
 8007166:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007168:	62bb      	str	r3, [r7, #40]	; 0x28
 800716a:	2301      	movs	r3, #1
 800716c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	f383 8810 	msr	PRIMASK, r3
}
 8007174:	46c0      	nop			; (mov r8, r8)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	681a      	ldr	r2, [r3, #0]
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	2190      	movs	r1, #144	; 0x90
 8007182:	0049      	lsls	r1, r1, #1
 8007184:	430a      	orrs	r2, r1
 8007186:	601a      	str	r2, [r3, #0]
 8007188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800718a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	f383 8810 	msr	PRIMASK, r3
}
 8007192:	46c0      	nop			; (mov r8, r8)
  return HAL_OK;
 8007194:	2300      	movs	r3, #0
}
 8007196:	0018      	movs	r0, r3
 8007198:	46bd      	mov	sp, r7
 800719a:	b00c      	add	sp, #48	; 0x30
 800719c:	bd80      	pop	{r7, pc}
 800719e:	46c0      	nop			; (mov r8, r8)
 80071a0:	000001ff 	.word	0x000001ff
 80071a4:	0800745d 	.word	0x0800745d
 80071a8:	080072f5 	.word	0x080072f5

080071ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b08e      	sub	sp, #56	; 0x38
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071b4:	f3ef 8310 	mrs	r3, PRIMASK
 80071b8:	617b      	str	r3, [r7, #20]
  return(result);
 80071ba:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071bc:	637b      	str	r3, [r7, #52]	; 0x34
 80071be:	2301      	movs	r3, #1
 80071c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071c2:	69bb      	ldr	r3, [r7, #24]
 80071c4:	f383 8810 	msr	PRIMASK, r3
}
 80071c8:	46c0      	nop			; (mov r8, r8)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4925      	ldr	r1, [pc, #148]	; (800726c <UART_EndRxTransfer+0xc0>)
 80071d6:	400a      	ands	r2, r1
 80071d8:	601a      	str	r2, [r3, #0]
 80071da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071de:	69fb      	ldr	r3, [r7, #28]
 80071e0:	f383 8810 	msr	PRIMASK, r3
}
 80071e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071e6:	f3ef 8310 	mrs	r3, PRIMASK
 80071ea:	623b      	str	r3, [r7, #32]
  return(result);
 80071ec:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071ee:	633b      	str	r3, [r7, #48]	; 0x30
 80071f0:	2301      	movs	r3, #1
 80071f2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f6:	f383 8810 	msr	PRIMASK, r3
}
 80071fa:	46c0      	nop			; (mov r8, r8)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689a      	ldr	r2, [r3, #8]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2101      	movs	r1, #1
 8007208:	438a      	bics	r2, r1
 800720a:	609a      	str	r2, [r3, #8]
 800720c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800720e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007210:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007212:	f383 8810 	msr	PRIMASK, r3
}
 8007216:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800721c:	2b01      	cmp	r3, #1
 800721e:	d118      	bne.n	8007252 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007220:	f3ef 8310 	mrs	r3, PRIMASK
 8007224:	60bb      	str	r3, [r7, #8]
  return(result);
 8007226:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007228:	62fb      	str	r3, [r7, #44]	; 0x2c
 800722a:	2301      	movs	r3, #1
 800722c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	f383 8810 	msr	PRIMASK, r3
}
 8007234:	46c0      	nop			; (mov r8, r8)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	2110      	movs	r1, #16
 8007242:	438a      	bics	r2, r1
 8007244:	601a      	str	r2, [r3, #0]
 8007246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007248:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	f383 8810 	msr	PRIMASK, r3
}
 8007250:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2220      	movs	r2, #32
 8007256:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2200      	movs	r2, #0
 800725c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	665a      	str	r2, [r3, #100]	; 0x64
}
 8007264:	46c0      	nop			; (mov r8, r8)
 8007266:	46bd      	mov	sp, r7
 8007268:	b00e      	add	sp, #56	; 0x38
 800726a:	bd80      	pop	{r7, pc}
 800726c:	fffffedf 	.word	0xfffffedf

08007270 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800727c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	225a      	movs	r2, #90	; 0x5a
 8007282:	2100      	movs	r1, #0
 8007284:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2252      	movs	r2, #82	; 0x52
 800728a:	2100      	movs	r1, #0
 800728c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	0018      	movs	r0, r3
 8007292:	f7ff fbdb 	bl	8006a4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007296:	46c0      	nop			; (mov r8, r8)
 8007298:	46bd      	mov	sp, r7
 800729a:	b004      	add	sp, #16
 800729c:	bd80      	pop	{r7, pc}

0800729e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800729e:	b580      	push	{r7, lr}
 80072a0:	b086      	sub	sp, #24
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072a6:	f3ef 8310 	mrs	r3, PRIMASK
 80072aa:	60bb      	str	r3, [r7, #8]
  return(result);
 80072ac:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80072ae:	617b      	str	r3, [r7, #20]
 80072b0:	2301      	movs	r3, #1
 80072b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	f383 8810 	msr	PRIMASK, r3
}
 80072ba:	46c0      	nop			; (mov r8, r8)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	681a      	ldr	r2, [r3, #0]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	2140      	movs	r1, #64	; 0x40
 80072c8:	438a      	bics	r2, r1
 80072ca:	601a      	str	r2, [r3, #0]
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	f383 8810 	msr	PRIMASK, r3
}
 80072d6:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2220      	movs	r2, #32
 80072dc:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	0018      	movs	r0, r3
 80072e8:	f7ff fba8 	bl	8006a3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072ec:	46c0      	nop			; (mov r8, r8)
 80072ee:	46bd      	mov	sp, r7
 80072f0:	b006      	add	sp, #24
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b090      	sub	sp, #64	; 0x40
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80072fc:	203e      	movs	r0, #62	; 0x3e
 80072fe:	183b      	adds	r3, r7, r0
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	215c      	movs	r1, #92	; 0x5c
 8007304:	5a52      	ldrh	r2, [r2, r1]
 8007306:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800730c:	2b22      	cmp	r3, #34	; 0x22
 800730e:	d000      	beq.n	8007312 <UART_RxISR_8BIT+0x1e>
 8007310:	e095      	b.n	800743e <UART_RxISR_8BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	213c      	movs	r1, #60	; 0x3c
 8007318:	187b      	adds	r3, r7, r1
 800731a:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800731c:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800731e:	187b      	adds	r3, r7, r1
 8007320:	881b      	ldrh	r3, [r3, #0]
 8007322:	b2da      	uxtb	r2, r3
 8007324:	183b      	adds	r3, r7, r0
 8007326:	881b      	ldrh	r3, [r3, #0]
 8007328:	b2d9      	uxtb	r1, r3
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800732e:	400a      	ands	r2, r1
 8007330:	b2d2      	uxtb	r2, r2
 8007332:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007338:	1c5a      	adds	r2, r3, #1
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	225a      	movs	r2, #90	; 0x5a
 8007342:	5a9b      	ldrh	r3, [r3, r2]
 8007344:	b29b      	uxth	r3, r3
 8007346:	3b01      	subs	r3, #1
 8007348:	b299      	uxth	r1, r3
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	225a      	movs	r2, #90	; 0x5a
 800734e:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	225a      	movs	r2, #90	; 0x5a
 8007354:	5a9b      	ldrh	r3, [r3, r2]
 8007356:	b29b      	uxth	r3, r3
 8007358:	2b00      	cmp	r3, #0
 800735a:	d178      	bne.n	800744e <UART_RxISR_8BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800735c:	f3ef 8310 	mrs	r3, PRIMASK
 8007360:	61bb      	str	r3, [r7, #24]
  return(result);
 8007362:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007364:	63bb      	str	r3, [r7, #56]	; 0x38
 8007366:	2301      	movs	r3, #1
 8007368:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800736a:	69fb      	ldr	r3, [r7, #28]
 800736c:	f383 8810 	msr	PRIMASK, r3
}
 8007370:	46c0      	nop			; (mov r8, r8)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4936      	ldr	r1, [pc, #216]	; (8007458 <UART_RxISR_8BIT+0x164>)
 800737e:	400a      	ands	r2, r1
 8007380:	601a      	str	r2, [r3, #0]
 8007382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007384:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007386:	6a3b      	ldr	r3, [r7, #32]
 8007388:	f383 8810 	msr	PRIMASK, r3
}
 800738c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800738e:	f3ef 8310 	mrs	r3, PRIMASK
 8007392:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007394:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007396:	637b      	str	r3, [r7, #52]	; 0x34
 8007398:	2301      	movs	r3, #1
 800739a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800739c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800739e:	f383 8810 	msr	PRIMASK, r3
}
 80073a2:	46c0      	nop			; (mov r8, r8)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	689a      	ldr	r2, [r3, #8]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2101      	movs	r1, #1
 80073b0:	438a      	bics	r2, r1
 80073b2:	609a      	str	r2, [r3, #8]
 80073b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073ba:	f383 8810 	msr	PRIMASK, r3
}
 80073be:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2220      	movs	r2, #32
 80073c4:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d12f      	bne.n	8007434 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073da:	f3ef 8310 	mrs	r3, PRIMASK
 80073de:	60fb      	str	r3, [r7, #12]
  return(result);
 80073e0:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073e2:	633b      	str	r3, [r7, #48]	; 0x30
 80073e4:	2301      	movs	r3, #1
 80073e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	f383 8810 	msr	PRIMASK, r3
}
 80073ee:	46c0      	nop			; (mov r8, r8)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	681a      	ldr	r2, [r3, #0]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2110      	movs	r1, #16
 80073fc:	438a      	bics	r2, r1
 80073fe:	601a      	str	r2, [r3, #0]
 8007400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007402:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	f383 8810 	msr	PRIMASK, r3
}
 800740a:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	69db      	ldr	r3, [r3, #28]
 8007412:	2210      	movs	r2, #16
 8007414:	4013      	ands	r3, r2
 8007416:	2b10      	cmp	r3, #16
 8007418:	d103      	bne.n	8007422 <UART_RxISR_8BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2210      	movs	r2, #16
 8007420:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2258      	movs	r2, #88	; 0x58
 8007426:	5a9a      	ldrh	r2, [r3, r2]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	0011      	movs	r1, r2
 800742c:	0018      	movs	r0, r3
 800742e:	f7ff fb15 	bl	8006a5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007432:	e00c      	b.n	800744e <UART_RxISR_8BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	0018      	movs	r0, r3
 8007438:	f7f9 fb86 	bl	8000b48 <HAL_UART_RxCpltCallback>
}
 800743c:	e007      	b.n	800744e <UART_RxISR_8BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	699a      	ldr	r2, [r3, #24]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2108      	movs	r1, #8
 800744a:	430a      	orrs	r2, r1
 800744c:	619a      	str	r2, [r3, #24]
}
 800744e:	46c0      	nop			; (mov r8, r8)
 8007450:	46bd      	mov	sp, r7
 8007452:	b010      	add	sp, #64	; 0x40
 8007454:	bd80      	pop	{r7, pc}
 8007456:	46c0      	nop			; (mov r8, r8)
 8007458:	fffffedf 	.word	0xfffffedf

0800745c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b090      	sub	sp, #64	; 0x40
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007464:	203e      	movs	r0, #62	; 0x3e
 8007466:	183b      	adds	r3, r7, r0
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	215c      	movs	r1, #92	; 0x5c
 800746c:	5a52      	ldrh	r2, [r2, r1]
 800746e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007474:	2b22      	cmp	r3, #34	; 0x22
 8007476:	d000      	beq.n	800747a <UART_RxISR_16BIT+0x1e>
 8007478:	e095      	b.n	80075a6 <UART_RxISR_16BIT+0x14a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	213c      	movs	r1, #60	; 0x3c
 8007480:	187b      	adds	r3, r7, r1
 8007482:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8007484:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800748a:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 800748c:	187b      	adds	r3, r7, r1
 800748e:	183a      	adds	r2, r7, r0
 8007490:	881b      	ldrh	r3, [r3, #0]
 8007492:	8812      	ldrh	r2, [r2, #0]
 8007494:	4013      	ands	r3, r2
 8007496:	b29a      	uxth	r2, r3
 8007498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800749a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074a0:	1c9a      	adds	r2, r3, #2
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	225a      	movs	r2, #90	; 0x5a
 80074aa:	5a9b      	ldrh	r3, [r3, r2]
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	3b01      	subs	r3, #1
 80074b0:	b299      	uxth	r1, r3
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	225a      	movs	r2, #90	; 0x5a
 80074b6:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	225a      	movs	r2, #90	; 0x5a
 80074bc:	5a9b      	ldrh	r3, [r3, r2]
 80074be:	b29b      	uxth	r3, r3
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d178      	bne.n	80075b6 <UART_RxISR_16BIT+0x15a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074c4:	f3ef 8310 	mrs	r3, PRIMASK
 80074c8:	617b      	str	r3, [r7, #20]
  return(result);
 80074ca:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074cc:	637b      	str	r3, [r7, #52]	; 0x34
 80074ce:	2301      	movs	r3, #1
 80074d0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074d2:	69bb      	ldr	r3, [r7, #24]
 80074d4:	f383 8810 	msr	PRIMASK, r3
}
 80074d8:	46c0      	nop			; (mov r8, r8)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4936      	ldr	r1, [pc, #216]	; (80075c0 <UART_RxISR_16BIT+0x164>)
 80074e6:	400a      	ands	r2, r1
 80074e8:	601a      	str	r2, [r3, #0]
 80074ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074ee:	69fb      	ldr	r3, [r7, #28]
 80074f0:	f383 8810 	msr	PRIMASK, r3
}
 80074f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074f6:	f3ef 8310 	mrs	r3, PRIMASK
 80074fa:	623b      	str	r3, [r7, #32]
  return(result);
 80074fc:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074fe:	633b      	str	r3, [r7, #48]	; 0x30
 8007500:	2301      	movs	r3, #1
 8007502:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007506:	f383 8810 	msr	PRIMASK, r3
}
 800750a:	46c0      	nop			; (mov r8, r8)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	689a      	ldr	r2, [r3, #8]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	2101      	movs	r1, #1
 8007518:	438a      	bics	r2, r1
 800751a:	609a      	str	r2, [r3, #8]
 800751c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800751e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007522:	f383 8810 	msr	PRIMASK, r3
}
 8007526:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2220      	movs	r2, #32
 800752c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2200      	movs	r2, #0
 8007532:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007538:	2b01      	cmp	r3, #1
 800753a:	d12f      	bne.n	800759c <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2200      	movs	r2, #0
 8007540:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007542:	f3ef 8310 	mrs	r3, PRIMASK
 8007546:	60bb      	str	r3, [r7, #8]
  return(result);
 8007548:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800754a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800754c:	2301      	movs	r3, #1
 800754e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f383 8810 	msr	PRIMASK, r3
}
 8007556:	46c0      	nop			; (mov r8, r8)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2110      	movs	r1, #16
 8007564:	438a      	bics	r2, r1
 8007566:	601a      	str	r2, [r3, #0]
 8007568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800756a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	f383 8810 	msr	PRIMASK, r3
}
 8007572:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	69db      	ldr	r3, [r3, #28]
 800757a:	2210      	movs	r2, #16
 800757c:	4013      	ands	r3, r2
 800757e:	2b10      	cmp	r3, #16
 8007580:	d103      	bne.n	800758a <UART_RxISR_16BIT+0x12e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	2210      	movs	r2, #16
 8007588:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2258      	movs	r2, #88	; 0x58
 800758e:	5a9a      	ldrh	r2, [r3, r2]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	0011      	movs	r1, r2
 8007594:	0018      	movs	r0, r3
 8007596:	f7ff fa61 	bl	8006a5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800759a:	e00c      	b.n	80075b6 <UART_RxISR_16BIT+0x15a>
        HAL_UART_RxCpltCallback(huart);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	0018      	movs	r0, r3
 80075a0:	f7f9 fad2 	bl	8000b48 <HAL_UART_RxCpltCallback>
}
 80075a4:	e007      	b.n	80075b6 <UART_RxISR_16BIT+0x15a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	699a      	ldr	r2, [r3, #24]
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	2108      	movs	r1, #8
 80075b2:	430a      	orrs	r2, r1
 80075b4:	619a      	str	r2, [r3, #24]
}
 80075b6:	46c0      	nop			; (mov r8, r8)
 80075b8:	46bd      	mov	sp, r7
 80075ba:	b010      	add	sp, #64	; 0x40
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	46c0      	nop			; (mov r8, r8)
 80075c0:	fffffedf 	.word	0xfffffedf

080075c4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80075cc:	46c0      	nop			; (mov r8, r8)
 80075ce:	46bd      	mov	sp, r7
 80075d0:	b002      	add	sp, #8
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b088      	sub	sp, #32
 80075d8:	af02      	add	r7, sp, #8
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	1d3b      	adds	r3, r7, #4
 80075de:	6019      	str	r1, [r3, #0]
 80075e0:	605a      	str	r2, [r3, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075e2:	2317      	movs	r3, #23
 80075e4:	18fb      	adds	r3, r7, r3
 80075e6:	2200      	movs	r2, #0
 80075e8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2274      	movs	r2, #116	; 0x74
 80075ee:	5c9b      	ldrb	r3, [r3, r2]
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d101      	bne.n	80075f8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x24>
 80075f4:	2302      	movs	r3, #2
 80075f6:	e04a      	b.n	800768e <HAL_UARTEx_StopModeWakeUpSourceConfig+0xba>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2274      	movs	r2, #116	; 0x74
 80075fc:	2101      	movs	r1, #1
 80075fe:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2224      	movs	r2, #36	; 0x24
 8007604:	679a      	str	r2, [r3, #120]	; 0x78

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2101      	movs	r1, #1
 8007612:	438a      	bics	r2, r1
 8007614:	601a      	str	r2, [r3, #0]

#if defined(USART_CR3_WUS)
  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	4a1e      	ldr	r2, [pc, #120]	; (8007698 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xc4>)
 800761e:	4013      	ands	r3, r2
 8007620:	0019      	movs	r1, r3
 8007622:	1d3b      	adds	r3, r7, #4
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	430a      	orrs	r2, r1
 800762c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_WUS */

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800762e:	1d3b      	adds	r3, r7, #4
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d105      	bne.n	8007642 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x6e>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8007636:	1d3b      	adds	r3, r7, #4
 8007638:	68f8      	ldr	r0, [r7, #12]
 800763a:	6819      	ldr	r1, [r3, #0]
 800763c:	685a      	ldr	r2, [r3, #4]
 800763e:	f000 f860 	bl	8007702 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	2101      	movs	r1, #1
 800764e:	430a      	orrs	r2, r1
 8007650:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007652:	f7fa fd01 	bl	8002058 <HAL_GetTick>
 8007656:	0003      	movs	r3, r0
 8007658:	613b      	str	r3, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	2280      	movs	r2, #128	; 0x80
 800765e:	03d1      	lsls	r1, r2, #15
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	4a0e      	ldr	r2, [pc, #56]	; (800769c <HAL_UARTEx_StopModeWakeUpSourceConfig+0xc8>)
 8007664:	9200      	str	r2, [sp, #0]
 8007666:	2200      	movs	r2, #0
 8007668:	f7ff fc40 	bl	8006eec <UART_WaitOnFlagUntilTimeout>
 800766c:	1e03      	subs	r3, r0, #0
 800766e:	d004      	beq.n	800767a <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa6>
  {
    status = HAL_TIMEOUT;
 8007670:	2317      	movs	r3, #23
 8007672:	18fb      	adds	r3, r7, r3
 8007674:	2203      	movs	r2, #3
 8007676:	701a      	strb	r2, [r3, #0]
 8007678:	e002      	b.n	8007680 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xac>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2220      	movs	r2, #32
 800767e:	679a      	str	r2, [r3, #120]	; 0x78
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2274      	movs	r2, #116	; 0x74
 8007684:	2100      	movs	r1, #0
 8007686:	5499      	strb	r1, [r3, r2]

  return status;
 8007688:	2317      	movs	r3, #23
 800768a:	18fb      	adds	r3, r7, r3
 800768c:	781b      	ldrb	r3, [r3, #0]
}
 800768e:	0018      	movs	r0, r3
 8007690:	46bd      	mov	sp, r7
 8007692:	b006      	add	sp, #24
 8007694:	bd80      	pop	{r7, pc}
 8007696:	46c0      	nop			; (mov r8, r8)
 8007698:	ffcfffff 	.word	0xffcfffff
 800769c:	01ffffff 	.word	0x01ffffff

080076a0 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b086      	sub	sp, #24
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2274      	movs	r2, #116	; 0x74
 80076ac:	5c9b      	ldrb	r3, [r3, r2]
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d101      	bne.n	80076b6 <HAL_UARTEx_EnableStopMode+0x16>
 80076b2:	2302      	movs	r3, #2
 80076b4:	e021      	b.n	80076fa <HAL_UARTEx_EnableStopMode+0x5a>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2274      	movs	r2, #116	; 0x74
 80076ba:	2101      	movs	r1, #1
 80076bc:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076be:	f3ef 8310 	mrs	r3, PRIMASK
 80076c2:	60bb      	str	r3, [r7, #8]
  return(result);
 80076c4:	68bb      	ldr	r3, [r7, #8]

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 80076c6:	617b      	str	r3, [r7, #20]
 80076c8:	2301      	movs	r3, #1
 80076ca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f383 8810 	msr	PRIMASK, r3
}
 80076d2:	46c0      	nop			; (mov r8, r8)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2102      	movs	r1, #2
 80076e0:	430a      	orrs	r2, r1
 80076e2:	601a      	str	r2, [r3, #0]
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	f383 8810 	msr	PRIMASK, r3
}
 80076ee:	46c0      	nop			; (mov r8, r8)

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2274      	movs	r2, #116	; 0x74
 80076f4:	2100      	movs	r1, #0
 80076f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80076f8:	2300      	movs	r3, #0
}
 80076fa:	0018      	movs	r0, r3
 80076fc:	46bd      	mov	sp, r7
 80076fe:	b006      	add	sp, #24
 8007700:	bd80      	pop	{r7, pc}

08007702 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8007702:	b580      	push	{r7, lr}
 8007704:	b084      	sub	sp, #16
 8007706:	af00      	add	r7, sp, #0
 8007708:	60f8      	str	r0, [r7, #12]
 800770a:	1d3b      	adds	r3, r7, #4
 800770c:	6019      	str	r1, [r3, #0]
 800770e:	605a      	str	r2, [r3, #4]
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	2210      	movs	r2, #16
 8007718:	4393      	bics	r3, r2
 800771a:	001a      	movs	r2, r3
 800771c:	1d3b      	adds	r3, r7, #4
 800771e:	889b      	ldrh	r3, [r3, #4]
 8007720:	0019      	movs	r1, r3
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	430a      	orrs	r2, r1
 8007728:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	021b      	lsls	r3, r3, #8
 8007732:	0a19      	lsrs	r1, r3, #8
 8007734:	1d3b      	adds	r3, r7, #4
 8007736:	799b      	ldrb	r3, [r3, #6]
 8007738:	061a      	lsls	r2, r3, #24
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	430a      	orrs	r2, r1
 8007740:	605a      	str	r2, [r3, #4]
}
 8007742:	46c0      	nop			; (mov r8, r8)
 8007744:	46bd      	mov	sp, r7
 8007746:	b004      	add	sp, #16
 8007748:	bd80      	pop	{r7, pc}
	...

0800774c <__errno>:
 800774c:	4b01      	ldr	r3, [pc, #4]	; (8007754 <__errno+0x8>)
 800774e:	6818      	ldr	r0, [r3, #0]
 8007750:	4770      	bx	lr
 8007752:	46c0      	nop			; (mov r8, r8)
 8007754:	20000034 	.word	0x20000034

08007758 <__libc_init_array>:
 8007758:	b570      	push	{r4, r5, r6, lr}
 800775a:	2600      	movs	r6, #0
 800775c:	4d0c      	ldr	r5, [pc, #48]	; (8007790 <__libc_init_array+0x38>)
 800775e:	4c0d      	ldr	r4, [pc, #52]	; (8007794 <__libc_init_array+0x3c>)
 8007760:	1b64      	subs	r4, r4, r5
 8007762:	10a4      	asrs	r4, r4, #2
 8007764:	42a6      	cmp	r6, r4
 8007766:	d109      	bne.n	800777c <__libc_init_array+0x24>
 8007768:	2600      	movs	r6, #0
 800776a:	f000 f945 	bl	80079f8 <_init>
 800776e:	4d0a      	ldr	r5, [pc, #40]	; (8007798 <__libc_init_array+0x40>)
 8007770:	4c0a      	ldr	r4, [pc, #40]	; (800779c <__libc_init_array+0x44>)
 8007772:	1b64      	subs	r4, r4, r5
 8007774:	10a4      	asrs	r4, r4, #2
 8007776:	42a6      	cmp	r6, r4
 8007778:	d105      	bne.n	8007786 <__libc_init_array+0x2e>
 800777a:	bd70      	pop	{r4, r5, r6, pc}
 800777c:	00b3      	lsls	r3, r6, #2
 800777e:	58eb      	ldr	r3, [r5, r3]
 8007780:	4798      	blx	r3
 8007782:	3601      	adds	r6, #1
 8007784:	e7ee      	b.n	8007764 <__libc_init_array+0xc>
 8007786:	00b3      	lsls	r3, r6, #2
 8007788:	58eb      	ldr	r3, [r5, r3]
 800778a:	4798      	blx	r3
 800778c:	3601      	adds	r6, #1
 800778e:	e7f2      	b.n	8007776 <__libc_init_array+0x1e>
 8007790:	08007afc 	.word	0x08007afc
 8007794:	08007afc 	.word	0x08007afc
 8007798:	08007afc 	.word	0x08007afc
 800779c:	08007b00 	.word	0x08007b00

080077a0 <malloc>:
 80077a0:	b510      	push	{r4, lr}
 80077a2:	4b03      	ldr	r3, [pc, #12]	; (80077b0 <malloc+0x10>)
 80077a4:	0001      	movs	r1, r0
 80077a6:	6818      	ldr	r0, [r3, #0]
 80077a8:	f000 f88c 	bl	80078c4 <_malloc_r>
 80077ac:	bd10      	pop	{r4, pc}
 80077ae:	46c0      	nop			; (mov r8, r8)
 80077b0:	20000034 	.word	0x20000034

080077b4 <free>:
 80077b4:	b510      	push	{r4, lr}
 80077b6:	4b03      	ldr	r3, [pc, #12]	; (80077c4 <free+0x10>)
 80077b8:	0001      	movs	r1, r0
 80077ba:	6818      	ldr	r0, [r3, #0]
 80077bc:	f000 f816 	bl	80077ec <_free_r>
 80077c0:	bd10      	pop	{r4, pc}
 80077c2:	46c0      	nop			; (mov r8, r8)
 80077c4:	20000034 	.word	0x20000034

080077c8 <memcpy>:
 80077c8:	2300      	movs	r3, #0
 80077ca:	b510      	push	{r4, lr}
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d100      	bne.n	80077d2 <memcpy+0xa>
 80077d0:	bd10      	pop	{r4, pc}
 80077d2:	5ccc      	ldrb	r4, [r1, r3]
 80077d4:	54c4      	strb	r4, [r0, r3]
 80077d6:	3301      	adds	r3, #1
 80077d8:	e7f8      	b.n	80077cc <memcpy+0x4>

080077da <memset>:
 80077da:	0003      	movs	r3, r0
 80077dc:	1882      	adds	r2, r0, r2
 80077de:	4293      	cmp	r3, r2
 80077e0:	d100      	bne.n	80077e4 <memset+0xa>
 80077e2:	4770      	bx	lr
 80077e4:	7019      	strb	r1, [r3, #0]
 80077e6:	3301      	adds	r3, #1
 80077e8:	e7f9      	b.n	80077de <memset+0x4>
	...

080077ec <_free_r>:
 80077ec:	b570      	push	{r4, r5, r6, lr}
 80077ee:	0005      	movs	r5, r0
 80077f0:	2900      	cmp	r1, #0
 80077f2:	d010      	beq.n	8007816 <_free_r+0x2a>
 80077f4:	1f0c      	subs	r4, r1, #4
 80077f6:	6823      	ldr	r3, [r4, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	da00      	bge.n	80077fe <_free_r+0x12>
 80077fc:	18e4      	adds	r4, r4, r3
 80077fe:	0028      	movs	r0, r5
 8007800:	f000 f8e8 	bl	80079d4 <__malloc_lock>
 8007804:	4a1d      	ldr	r2, [pc, #116]	; (800787c <_free_r+0x90>)
 8007806:	6813      	ldr	r3, [r2, #0]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d105      	bne.n	8007818 <_free_r+0x2c>
 800780c:	6063      	str	r3, [r4, #4]
 800780e:	6014      	str	r4, [r2, #0]
 8007810:	0028      	movs	r0, r5
 8007812:	f000 f8e7 	bl	80079e4 <__malloc_unlock>
 8007816:	bd70      	pop	{r4, r5, r6, pc}
 8007818:	42a3      	cmp	r3, r4
 800781a:	d908      	bls.n	800782e <_free_r+0x42>
 800781c:	6821      	ldr	r1, [r4, #0]
 800781e:	1860      	adds	r0, r4, r1
 8007820:	4283      	cmp	r3, r0
 8007822:	d1f3      	bne.n	800780c <_free_r+0x20>
 8007824:	6818      	ldr	r0, [r3, #0]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	1841      	adds	r1, r0, r1
 800782a:	6021      	str	r1, [r4, #0]
 800782c:	e7ee      	b.n	800780c <_free_r+0x20>
 800782e:	001a      	movs	r2, r3
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d001      	beq.n	800783a <_free_r+0x4e>
 8007836:	42a3      	cmp	r3, r4
 8007838:	d9f9      	bls.n	800782e <_free_r+0x42>
 800783a:	6811      	ldr	r1, [r2, #0]
 800783c:	1850      	adds	r0, r2, r1
 800783e:	42a0      	cmp	r0, r4
 8007840:	d10b      	bne.n	800785a <_free_r+0x6e>
 8007842:	6820      	ldr	r0, [r4, #0]
 8007844:	1809      	adds	r1, r1, r0
 8007846:	1850      	adds	r0, r2, r1
 8007848:	6011      	str	r1, [r2, #0]
 800784a:	4283      	cmp	r3, r0
 800784c:	d1e0      	bne.n	8007810 <_free_r+0x24>
 800784e:	6818      	ldr	r0, [r3, #0]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	1841      	adds	r1, r0, r1
 8007854:	6011      	str	r1, [r2, #0]
 8007856:	6053      	str	r3, [r2, #4]
 8007858:	e7da      	b.n	8007810 <_free_r+0x24>
 800785a:	42a0      	cmp	r0, r4
 800785c:	d902      	bls.n	8007864 <_free_r+0x78>
 800785e:	230c      	movs	r3, #12
 8007860:	602b      	str	r3, [r5, #0]
 8007862:	e7d5      	b.n	8007810 <_free_r+0x24>
 8007864:	6821      	ldr	r1, [r4, #0]
 8007866:	1860      	adds	r0, r4, r1
 8007868:	4283      	cmp	r3, r0
 800786a:	d103      	bne.n	8007874 <_free_r+0x88>
 800786c:	6818      	ldr	r0, [r3, #0]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	1841      	adds	r1, r0, r1
 8007872:	6021      	str	r1, [r4, #0]
 8007874:	6063      	str	r3, [r4, #4]
 8007876:	6054      	str	r4, [r2, #4]
 8007878:	e7ca      	b.n	8007810 <_free_r+0x24>
 800787a:	46c0      	nop			; (mov r8, r8)
 800787c:	2000042c 	.word	0x2000042c

08007880 <sbrk_aligned>:
 8007880:	b570      	push	{r4, r5, r6, lr}
 8007882:	4e0f      	ldr	r6, [pc, #60]	; (80078c0 <sbrk_aligned+0x40>)
 8007884:	000d      	movs	r5, r1
 8007886:	6831      	ldr	r1, [r6, #0]
 8007888:	0004      	movs	r4, r0
 800788a:	2900      	cmp	r1, #0
 800788c:	d102      	bne.n	8007894 <sbrk_aligned+0x14>
 800788e:	f000 f88f 	bl	80079b0 <_sbrk_r>
 8007892:	6030      	str	r0, [r6, #0]
 8007894:	0029      	movs	r1, r5
 8007896:	0020      	movs	r0, r4
 8007898:	f000 f88a 	bl	80079b0 <_sbrk_r>
 800789c:	1c43      	adds	r3, r0, #1
 800789e:	d00a      	beq.n	80078b6 <sbrk_aligned+0x36>
 80078a0:	2303      	movs	r3, #3
 80078a2:	1cc5      	adds	r5, r0, #3
 80078a4:	439d      	bics	r5, r3
 80078a6:	42a8      	cmp	r0, r5
 80078a8:	d007      	beq.n	80078ba <sbrk_aligned+0x3a>
 80078aa:	1a29      	subs	r1, r5, r0
 80078ac:	0020      	movs	r0, r4
 80078ae:	f000 f87f 	bl	80079b0 <_sbrk_r>
 80078b2:	1c43      	adds	r3, r0, #1
 80078b4:	d101      	bne.n	80078ba <sbrk_aligned+0x3a>
 80078b6:	2501      	movs	r5, #1
 80078b8:	426d      	negs	r5, r5
 80078ba:	0028      	movs	r0, r5
 80078bc:	bd70      	pop	{r4, r5, r6, pc}
 80078be:	46c0      	nop			; (mov r8, r8)
 80078c0:	20000430 	.word	0x20000430

080078c4 <_malloc_r>:
 80078c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80078c6:	2203      	movs	r2, #3
 80078c8:	1ccb      	adds	r3, r1, #3
 80078ca:	4393      	bics	r3, r2
 80078cc:	3308      	adds	r3, #8
 80078ce:	0006      	movs	r6, r0
 80078d0:	001f      	movs	r7, r3
 80078d2:	2b0c      	cmp	r3, #12
 80078d4:	d232      	bcs.n	800793c <_malloc_r+0x78>
 80078d6:	270c      	movs	r7, #12
 80078d8:	42b9      	cmp	r1, r7
 80078da:	d831      	bhi.n	8007940 <_malloc_r+0x7c>
 80078dc:	0030      	movs	r0, r6
 80078de:	f000 f879 	bl	80079d4 <__malloc_lock>
 80078e2:	4d32      	ldr	r5, [pc, #200]	; (80079ac <_malloc_r+0xe8>)
 80078e4:	682b      	ldr	r3, [r5, #0]
 80078e6:	001c      	movs	r4, r3
 80078e8:	2c00      	cmp	r4, #0
 80078ea:	d12e      	bne.n	800794a <_malloc_r+0x86>
 80078ec:	0039      	movs	r1, r7
 80078ee:	0030      	movs	r0, r6
 80078f0:	f7ff ffc6 	bl	8007880 <sbrk_aligned>
 80078f4:	0004      	movs	r4, r0
 80078f6:	1c43      	adds	r3, r0, #1
 80078f8:	d11e      	bne.n	8007938 <_malloc_r+0x74>
 80078fa:	682c      	ldr	r4, [r5, #0]
 80078fc:	0025      	movs	r5, r4
 80078fe:	2d00      	cmp	r5, #0
 8007900:	d14a      	bne.n	8007998 <_malloc_r+0xd4>
 8007902:	6823      	ldr	r3, [r4, #0]
 8007904:	0029      	movs	r1, r5
 8007906:	18e3      	adds	r3, r4, r3
 8007908:	0030      	movs	r0, r6
 800790a:	9301      	str	r3, [sp, #4]
 800790c:	f000 f850 	bl	80079b0 <_sbrk_r>
 8007910:	9b01      	ldr	r3, [sp, #4]
 8007912:	4283      	cmp	r3, r0
 8007914:	d143      	bne.n	800799e <_malloc_r+0xda>
 8007916:	6823      	ldr	r3, [r4, #0]
 8007918:	3703      	adds	r7, #3
 800791a:	1aff      	subs	r7, r7, r3
 800791c:	2303      	movs	r3, #3
 800791e:	439f      	bics	r7, r3
 8007920:	3708      	adds	r7, #8
 8007922:	2f0c      	cmp	r7, #12
 8007924:	d200      	bcs.n	8007928 <_malloc_r+0x64>
 8007926:	270c      	movs	r7, #12
 8007928:	0039      	movs	r1, r7
 800792a:	0030      	movs	r0, r6
 800792c:	f7ff ffa8 	bl	8007880 <sbrk_aligned>
 8007930:	1c43      	adds	r3, r0, #1
 8007932:	d034      	beq.n	800799e <_malloc_r+0xda>
 8007934:	6823      	ldr	r3, [r4, #0]
 8007936:	19df      	adds	r7, r3, r7
 8007938:	6027      	str	r7, [r4, #0]
 800793a:	e013      	b.n	8007964 <_malloc_r+0xa0>
 800793c:	2b00      	cmp	r3, #0
 800793e:	dacb      	bge.n	80078d8 <_malloc_r+0x14>
 8007940:	230c      	movs	r3, #12
 8007942:	2500      	movs	r5, #0
 8007944:	6033      	str	r3, [r6, #0]
 8007946:	0028      	movs	r0, r5
 8007948:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800794a:	6822      	ldr	r2, [r4, #0]
 800794c:	1bd1      	subs	r1, r2, r7
 800794e:	d420      	bmi.n	8007992 <_malloc_r+0xce>
 8007950:	290b      	cmp	r1, #11
 8007952:	d917      	bls.n	8007984 <_malloc_r+0xc0>
 8007954:	19e2      	adds	r2, r4, r7
 8007956:	6027      	str	r7, [r4, #0]
 8007958:	42a3      	cmp	r3, r4
 800795a:	d111      	bne.n	8007980 <_malloc_r+0xbc>
 800795c:	602a      	str	r2, [r5, #0]
 800795e:	6863      	ldr	r3, [r4, #4]
 8007960:	6011      	str	r1, [r2, #0]
 8007962:	6053      	str	r3, [r2, #4]
 8007964:	0030      	movs	r0, r6
 8007966:	0025      	movs	r5, r4
 8007968:	f000 f83c 	bl	80079e4 <__malloc_unlock>
 800796c:	2207      	movs	r2, #7
 800796e:	350b      	adds	r5, #11
 8007970:	1d23      	adds	r3, r4, #4
 8007972:	4395      	bics	r5, r2
 8007974:	1aea      	subs	r2, r5, r3
 8007976:	429d      	cmp	r5, r3
 8007978:	d0e5      	beq.n	8007946 <_malloc_r+0x82>
 800797a:	1b5b      	subs	r3, r3, r5
 800797c:	50a3      	str	r3, [r4, r2]
 800797e:	e7e2      	b.n	8007946 <_malloc_r+0x82>
 8007980:	605a      	str	r2, [r3, #4]
 8007982:	e7ec      	b.n	800795e <_malloc_r+0x9a>
 8007984:	6862      	ldr	r2, [r4, #4]
 8007986:	42a3      	cmp	r3, r4
 8007988:	d101      	bne.n	800798e <_malloc_r+0xca>
 800798a:	602a      	str	r2, [r5, #0]
 800798c:	e7ea      	b.n	8007964 <_malloc_r+0xa0>
 800798e:	605a      	str	r2, [r3, #4]
 8007990:	e7e8      	b.n	8007964 <_malloc_r+0xa0>
 8007992:	0023      	movs	r3, r4
 8007994:	6864      	ldr	r4, [r4, #4]
 8007996:	e7a7      	b.n	80078e8 <_malloc_r+0x24>
 8007998:	002c      	movs	r4, r5
 800799a:	686d      	ldr	r5, [r5, #4]
 800799c:	e7af      	b.n	80078fe <_malloc_r+0x3a>
 800799e:	230c      	movs	r3, #12
 80079a0:	0030      	movs	r0, r6
 80079a2:	6033      	str	r3, [r6, #0]
 80079a4:	f000 f81e 	bl	80079e4 <__malloc_unlock>
 80079a8:	e7cd      	b.n	8007946 <_malloc_r+0x82>
 80079aa:	46c0      	nop			; (mov r8, r8)
 80079ac:	2000042c 	.word	0x2000042c

080079b0 <_sbrk_r>:
 80079b0:	2300      	movs	r3, #0
 80079b2:	b570      	push	{r4, r5, r6, lr}
 80079b4:	4d06      	ldr	r5, [pc, #24]	; (80079d0 <_sbrk_r+0x20>)
 80079b6:	0004      	movs	r4, r0
 80079b8:	0008      	movs	r0, r1
 80079ba:	602b      	str	r3, [r5, #0]
 80079bc:	f7fa fa8c 	bl	8001ed8 <_sbrk>
 80079c0:	1c43      	adds	r3, r0, #1
 80079c2:	d103      	bne.n	80079cc <_sbrk_r+0x1c>
 80079c4:	682b      	ldr	r3, [r5, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d000      	beq.n	80079cc <_sbrk_r+0x1c>
 80079ca:	6023      	str	r3, [r4, #0]
 80079cc:	bd70      	pop	{r4, r5, r6, pc}
 80079ce:	46c0      	nop			; (mov r8, r8)
 80079d0:	20000434 	.word	0x20000434

080079d4 <__malloc_lock>:
 80079d4:	b510      	push	{r4, lr}
 80079d6:	4802      	ldr	r0, [pc, #8]	; (80079e0 <__malloc_lock+0xc>)
 80079d8:	f000 f80c 	bl	80079f4 <__retarget_lock_acquire_recursive>
 80079dc:	bd10      	pop	{r4, pc}
 80079de:	46c0      	nop			; (mov r8, r8)
 80079e0:	20000438 	.word	0x20000438

080079e4 <__malloc_unlock>:
 80079e4:	b510      	push	{r4, lr}
 80079e6:	4802      	ldr	r0, [pc, #8]	; (80079f0 <__malloc_unlock+0xc>)
 80079e8:	f000 f805 	bl	80079f6 <__retarget_lock_release_recursive>
 80079ec:	bd10      	pop	{r4, pc}
 80079ee:	46c0      	nop			; (mov r8, r8)
 80079f0:	20000438 	.word	0x20000438

080079f4 <__retarget_lock_acquire_recursive>:
 80079f4:	4770      	bx	lr

080079f6 <__retarget_lock_release_recursive>:
 80079f6:	4770      	bx	lr

080079f8 <_init>:
 80079f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079fa:	46c0      	nop			; (mov r8, r8)
 80079fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079fe:	bc08      	pop	{r3}
 8007a00:	469e      	mov	lr, r3
 8007a02:	4770      	bx	lr

08007a04 <_fini>:
 8007a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a06:	46c0      	nop			; (mov r8, r8)
 8007a08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a0a:	bc08      	pop	{r3}
 8007a0c:	469e      	mov	lr, r3
 8007a0e:	4770      	bx	lr
