Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 31 14:11:25 2020
| Host         : DESKTOP-H1Q1KQV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sea_traffic_control_sets_placed.rpt
| Design       : sea_traffic
| Device       : xc7s15
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |            7 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------+------------------+------------------+----------------+
|              Clock Signal             | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                        | LED_1_i_1_n_0 |                  |                1 |              4 |
|  FSM_onehot_next_state_reg[2]_i_2_n_0 |               |                  |                1 |              6 |
|  clk_IBUF_BUFG                        |               |                  |                1 |              6 |
|  clk_IBUF_BUFG                        |               | clear            |                7 |             56 |
+---------------------------------------+---------------+------------------+------------------+----------------+


