read -sv run_verilog_mid/adder_32b_11_73_f0327e15508b70e7be8a73dd3d814839.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_73_f0327e15508b70e7be8a73dd3d814839_yosys.v
