Warning (10268): Verilog HDL information at ControlUnit.v(54): always construct contains both blocking and non-blocking assignments File: E:/fpga/MatrixMultiplier/verilog_scripts/ControlUnit.v Line: 54
