This project was to construct a complete single-cycle processor, then pipeline, resolve issues and enhance the performance.

5-staged (4 pipeline registers total).
Stages are: Fetch, Decode, Execute, Memory and Writeback.

<Implemented>
  
Basic ALU instructions:
  * Full-adder
  * Addition
  * Subtraction
  * bitwise AND
  * bitwise OR
Additional instructions:
  * CMP
  * B

Hazard Controls:
  * Data hazard
  * Control hazard
  * Structural hazard

Passed all testbenches.
