{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605169009135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605169009135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 10:16:49 2020 " "Processing started: Thu Nov 12 10:16:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605169009135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605169009135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_2 -c lab_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_2 -c lab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605169009135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605169009494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605169009494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/triangle_gen/triangle_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/triangle_gen/triangle_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_gen " "Found entity 1: triangle_gen" {  } { { "hw/triangle_gen/triangle_gen.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/triangle_gen/triangle_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605169015321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605169015321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/simple_sin_gen/sin_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/simple_sin_gen/sin_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin_gen " "Found entity 1: sin_gen" {  } { { "hw/simple_sin_gen/sin_gen.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605169015323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605169015323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "hw/nco/nco.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/nco/nco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605169015324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605169015324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file hw/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "hw/counter/counter.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/counter/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605169015325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605169015325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sin_gen " "Elaborating entity \"sin_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605169015365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1) " "Verilog HDL assignment warning at sin_table_8bit.hex(1): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015368 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(2) " "Verilog HDL assignment warning at sin_table_8bit.hex(2): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015368 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(3) " "Verilog HDL assignment warning at sin_table_8bit.hex(3): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015368 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(4) " "Verilog HDL assignment warning at sin_table_8bit.hex(4): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015368 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(5) " "Verilog HDL assignment warning at sin_table_8bit.hex(5): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015368 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(6) " "Verilog HDL assignment warning at sin_table_8bit.hex(6): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015368 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(7) " "Verilog HDL assignment warning at sin_table_8bit.hex(7): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015368 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(8) " "Verilog HDL assignment warning at sin_table_8bit.hex(8): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(9) " "Verilog HDL assignment warning at sin_table_8bit.hex(9): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(10) " "Verilog HDL assignment warning at sin_table_8bit.hex(10): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(11) " "Verilog HDL assignment warning at sin_table_8bit.hex(11): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(12) " "Verilog HDL assignment warning at sin_table_8bit.hex(12): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(13) " "Verilog HDL assignment warning at sin_table_8bit.hex(13): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(14) " "Verilog HDL assignment warning at sin_table_8bit.hex(14): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(15) " "Verilog HDL assignment warning at sin_table_8bit.hex(15): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(16) " "Verilog HDL assignment warning at sin_table_8bit.hex(16): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(17) " "Verilog HDL assignment warning at sin_table_8bit.hex(17): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(18) " "Verilog HDL assignment warning at sin_table_8bit.hex(18): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(19) " "Verilog HDL assignment warning at sin_table_8bit.hex(19): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(20) " "Verilog HDL assignment warning at sin_table_8bit.hex(20): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(21) " "Verilog HDL assignment warning at sin_table_8bit.hex(21): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(22) " "Verilog HDL assignment warning at sin_table_8bit.hex(22): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(23) " "Verilog HDL assignment warning at sin_table_8bit.hex(23): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(24) " "Verilog HDL assignment warning at sin_table_8bit.hex(24): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(25) " "Verilog HDL assignment warning at sin_table_8bit.hex(25): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(26) " "Verilog HDL assignment warning at sin_table_8bit.hex(26): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(27) " "Verilog HDL assignment warning at sin_table_8bit.hex(27): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015369 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(28) " "Verilog HDL assignment warning at sin_table_8bit.hex(28): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(29) " "Verilog HDL assignment warning at sin_table_8bit.hex(29): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(30) " "Verilog HDL assignment warning at sin_table_8bit.hex(30): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(31) " "Verilog HDL assignment warning at sin_table_8bit.hex(31): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(32) " "Verilog HDL assignment warning at sin_table_8bit.hex(32): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(33) " "Verilog HDL assignment warning at sin_table_8bit.hex(33): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(34) " "Verilog HDL assignment warning at sin_table_8bit.hex(34): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(35) " "Verilog HDL assignment warning at sin_table_8bit.hex(35): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(36) " "Verilog HDL assignment warning at sin_table_8bit.hex(36): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(37) " "Verilog HDL assignment warning at sin_table_8bit.hex(37): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(38) " "Verilog HDL assignment warning at sin_table_8bit.hex(38): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(39) " "Verilog HDL assignment warning at sin_table_8bit.hex(39): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(40) " "Verilog HDL assignment warning at sin_table_8bit.hex(40): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(41) " "Verilog HDL assignment warning at sin_table_8bit.hex(41): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(42) " "Verilog HDL assignment warning at sin_table_8bit.hex(42): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(43) " "Verilog HDL assignment warning at sin_table_8bit.hex(43): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(44) " "Verilog HDL assignment warning at sin_table_8bit.hex(44): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(45) " "Verilog HDL assignment warning at sin_table_8bit.hex(45): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(46) " "Verilog HDL assignment warning at sin_table_8bit.hex(46): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(47) " "Verilog HDL assignment warning at sin_table_8bit.hex(47): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(48) " "Verilog HDL assignment warning at sin_table_8bit.hex(48): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(49) " "Verilog HDL assignment warning at sin_table_8bit.hex(49): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(50) " "Verilog HDL assignment warning at sin_table_8bit.hex(50): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015370 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(51) " "Verilog HDL assignment warning at sin_table_8bit.hex(51): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(52) " "Verilog HDL assignment warning at sin_table_8bit.hex(52): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(53) " "Verilog HDL assignment warning at sin_table_8bit.hex(53): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(54) " "Verilog HDL assignment warning at sin_table_8bit.hex(54): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(55) " "Verilog HDL assignment warning at sin_table_8bit.hex(55): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(56) " "Verilog HDL assignment warning at sin_table_8bit.hex(56): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(57) " "Verilog HDL assignment warning at sin_table_8bit.hex(57): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(58) " "Verilog HDL assignment warning at sin_table_8bit.hex(58): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(59) " "Verilog HDL assignment warning at sin_table_8bit.hex(59): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(60) " "Verilog HDL assignment warning at sin_table_8bit.hex(60): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(61) " "Verilog HDL assignment warning at sin_table_8bit.hex(61): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(62) " "Verilog HDL assignment warning at sin_table_8bit.hex(62): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(63) " "Verilog HDL assignment warning at sin_table_8bit.hex(63): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(64) " "Verilog HDL assignment warning at sin_table_8bit.hex(64): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(65) " "Verilog HDL assignment warning at sin_table_8bit.hex(65): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(66) " "Verilog HDL assignment warning at sin_table_8bit.hex(66): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(67) " "Verilog HDL assignment warning at sin_table_8bit.hex(67): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(68) " "Verilog HDL assignment warning at sin_table_8bit.hex(68): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(69) " "Verilog HDL assignment warning at sin_table_8bit.hex(69): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(70) " "Verilog HDL assignment warning at sin_table_8bit.hex(70): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(71) " "Verilog HDL assignment warning at sin_table_8bit.hex(71): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(72) " "Verilog HDL assignment warning at sin_table_8bit.hex(72): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015371 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(73) " "Verilog HDL assignment warning at sin_table_8bit.hex(73): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(74) " "Verilog HDL assignment warning at sin_table_8bit.hex(74): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(75) " "Verilog HDL assignment warning at sin_table_8bit.hex(75): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(76) " "Verilog HDL assignment warning at sin_table_8bit.hex(76): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(77) " "Verilog HDL assignment warning at sin_table_8bit.hex(77): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(78) " "Verilog HDL assignment warning at sin_table_8bit.hex(78): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(79) " "Verilog HDL assignment warning at sin_table_8bit.hex(79): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(80) " "Verilog HDL assignment warning at sin_table_8bit.hex(80): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(81) " "Verilog HDL assignment warning at sin_table_8bit.hex(81): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(82) " "Verilog HDL assignment warning at sin_table_8bit.hex(82): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(83) " "Verilog HDL assignment warning at sin_table_8bit.hex(83): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(84) " "Verilog HDL assignment warning at sin_table_8bit.hex(84): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(85) " "Verilog HDL assignment warning at sin_table_8bit.hex(85): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(86) " "Verilog HDL assignment warning at sin_table_8bit.hex(86): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(87) " "Verilog HDL assignment warning at sin_table_8bit.hex(87): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(88) " "Verilog HDL assignment warning at sin_table_8bit.hex(88): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(89) " "Verilog HDL assignment warning at sin_table_8bit.hex(89): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(90) " "Verilog HDL assignment warning at sin_table_8bit.hex(90): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(91) " "Verilog HDL assignment warning at sin_table_8bit.hex(91): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(92) " "Verilog HDL assignment warning at sin_table_8bit.hex(92): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(93) " "Verilog HDL assignment warning at sin_table_8bit.hex(93): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(94) " "Verilog HDL assignment warning at sin_table_8bit.hex(94): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015372 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(95) " "Verilog HDL assignment warning at sin_table_8bit.hex(95): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(96) " "Verilog HDL assignment warning at sin_table_8bit.hex(96): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(97) " "Verilog HDL assignment warning at sin_table_8bit.hex(97): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(98) " "Verilog HDL assignment warning at sin_table_8bit.hex(98): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(99) " "Verilog HDL assignment warning at sin_table_8bit.hex(99): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(100) " "Verilog HDL assignment warning at sin_table_8bit.hex(100): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(101) " "Verilog HDL assignment warning at sin_table_8bit.hex(101): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(102) " "Verilog HDL assignment warning at sin_table_8bit.hex(102): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(103) " "Verilog HDL assignment warning at sin_table_8bit.hex(103): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(104) " "Verilog HDL assignment warning at sin_table_8bit.hex(104): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(105) " "Verilog HDL assignment warning at sin_table_8bit.hex(105): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(106) " "Verilog HDL assignment warning at sin_table_8bit.hex(106): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(107) " "Verilog HDL assignment warning at sin_table_8bit.hex(107): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(108) " "Verilog HDL assignment warning at sin_table_8bit.hex(108): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(109) " "Verilog HDL assignment warning at sin_table_8bit.hex(109): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(110) " "Verilog HDL assignment warning at sin_table_8bit.hex(110): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(111) " "Verilog HDL assignment warning at sin_table_8bit.hex(111): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(112) " "Verilog HDL assignment warning at sin_table_8bit.hex(112): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(113) " "Verilog HDL assignment warning at sin_table_8bit.hex(113): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(114) " "Verilog HDL assignment warning at sin_table_8bit.hex(114): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(115) " "Verilog HDL assignment warning at sin_table_8bit.hex(115): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(116) " "Verilog HDL assignment warning at sin_table_8bit.hex(116): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015373 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(117) " "Verilog HDL assignment warning at sin_table_8bit.hex(117): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(118) " "Verilog HDL assignment warning at sin_table_8bit.hex(118): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(119) " "Verilog HDL assignment warning at sin_table_8bit.hex(119): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(120) " "Verilog HDL assignment warning at sin_table_8bit.hex(120): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(121) " "Verilog HDL assignment warning at sin_table_8bit.hex(121): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(122) " "Verilog HDL assignment warning at sin_table_8bit.hex(122): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(123) " "Verilog HDL assignment warning at sin_table_8bit.hex(123): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(124) " "Verilog HDL assignment warning at sin_table_8bit.hex(124): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(125) " "Verilog HDL assignment warning at sin_table_8bit.hex(125): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(126) " "Verilog HDL assignment warning at sin_table_8bit.hex(126): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(127) " "Verilog HDL assignment warning at sin_table_8bit.hex(127): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(128) " "Verilog HDL assignment warning at sin_table_8bit.hex(128): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(129) " "Verilog HDL assignment warning at sin_table_8bit.hex(129): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(130) " "Verilog HDL assignment warning at sin_table_8bit.hex(130): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(131) " "Verilog HDL assignment warning at sin_table_8bit.hex(131): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(132) " "Verilog HDL assignment warning at sin_table_8bit.hex(132): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(133) " "Verilog HDL assignment warning at sin_table_8bit.hex(133): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(134) " "Verilog HDL assignment warning at sin_table_8bit.hex(134): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(135) " "Verilog HDL assignment warning at sin_table_8bit.hex(135): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(136) " "Verilog HDL assignment warning at sin_table_8bit.hex(136): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(137) " "Verilog HDL assignment warning at sin_table_8bit.hex(137): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015374 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(138) " "Verilog HDL assignment warning at sin_table_8bit.hex(138): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(139) " "Verilog HDL assignment warning at sin_table_8bit.hex(139): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(140) " "Verilog HDL assignment warning at sin_table_8bit.hex(140): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(141) " "Verilog HDL assignment warning at sin_table_8bit.hex(141): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(142) " "Verilog HDL assignment warning at sin_table_8bit.hex(142): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(143) " "Verilog HDL assignment warning at sin_table_8bit.hex(143): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(144) " "Verilog HDL assignment warning at sin_table_8bit.hex(144): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(145) " "Verilog HDL assignment warning at sin_table_8bit.hex(145): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(146) " "Verilog HDL assignment warning at sin_table_8bit.hex(146): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(147) " "Verilog HDL assignment warning at sin_table_8bit.hex(147): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(148) " "Verilog HDL assignment warning at sin_table_8bit.hex(148): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(149) " "Verilog HDL assignment warning at sin_table_8bit.hex(149): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(150) " "Verilog HDL assignment warning at sin_table_8bit.hex(150): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(151) " "Verilog HDL assignment warning at sin_table_8bit.hex(151): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(152) " "Verilog HDL assignment warning at sin_table_8bit.hex(152): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(153) " "Verilog HDL assignment warning at sin_table_8bit.hex(153): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(154) " "Verilog HDL assignment warning at sin_table_8bit.hex(154): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(155) " "Verilog HDL assignment warning at sin_table_8bit.hex(155): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(156) " "Verilog HDL assignment warning at sin_table_8bit.hex(156): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(157) " "Verilog HDL assignment warning at sin_table_8bit.hex(157): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(158) " "Verilog HDL assignment warning at sin_table_8bit.hex(158): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015375 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(159) " "Verilog HDL assignment warning at sin_table_8bit.hex(159): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(160) " "Verilog HDL assignment warning at sin_table_8bit.hex(160): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(161) " "Verilog HDL assignment warning at sin_table_8bit.hex(161): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(162) " "Verilog HDL assignment warning at sin_table_8bit.hex(162): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(163) " "Verilog HDL assignment warning at sin_table_8bit.hex(163): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(164) " "Verilog HDL assignment warning at sin_table_8bit.hex(164): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(165) " "Verilog HDL assignment warning at sin_table_8bit.hex(165): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(166) " "Verilog HDL assignment warning at sin_table_8bit.hex(166): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(167) " "Verilog HDL assignment warning at sin_table_8bit.hex(167): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(168) " "Verilog HDL assignment warning at sin_table_8bit.hex(168): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(169) " "Verilog HDL assignment warning at sin_table_8bit.hex(169): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(170) " "Verilog HDL assignment warning at sin_table_8bit.hex(170): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(171) " "Verilog HDL assignment warning at sin_table_8bit.hex(171): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(172) " "Verilog HDL assignment warning at sin_table_8bit.hex(172): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(173) " "Verilog HDL assignment warning at sin_table_8bit.hex(173): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(174) " "Verilog HDL assignment warning at sin_table_8bit.hex(174): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(175) " "Verilog HDL assignment warning at sin_table_8bit.hex(175): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(176) " "Verilog HDL assignment warning at sin_table_8bit.hex(176): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(177) " "Verilog HDL assignment warning at sin_table_8bit.hex(177): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(178) " "Verilog HDL assignment warning at sin_table_8bit.hex(178): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(179) " "Verilog HDL assignment warning at sin_table_8bit.hex(179): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(180) " "Verilog HDL assignment warning at sin_table_8bit.hex(180): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(181) " "Verilog HDL assignment warning at sin_table_8bit.hex(181): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015376 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(182) " "Verilog HDL assignment warning at sin_table_8bit.hex(182): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(183) " "Verilog HDL assignment warning at sin_table_8bit.hex(183): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(184) " "Verilog HDL assignment warning at sin_table_8bit.hex(184): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(185) " "Verilog HDL assignment warning at sin_table_8bit.hex(185): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(186) " "Verilog HDL assignment warning at sin_table_8bit.hex(186): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(187) " "Verilog HDL assignment warning at sin_table_8bit.hex(187): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(188) " "Verilog HDL assignment warning at sin_table_8bit.hex(188): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(189) " "Verilog HDL assignment warning at sin_table_8bit.hex(189): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(190) " "Verilog HDL assignment warning at sin_table_8bit.hex(190): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(191) " "Verilog HDL assignment warning at sin_table_8bit.hex(191): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(192) " "Verilog HDL assignment warning at sin_table_8bit.hex(192): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(193) " "Verilog HDL assignment warning at sin_table_8bit.hex(193): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(194) " "Verilog HDL assignment warning at sin_table_8bit.hex(194): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(195) " "Verilog HDL assignment warning at sin_table_8bit.hex(195): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(196) " "Verilog HDL assignment warning at sin_table_8bit.hex(196): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(197) " "Verilog HDL assignment warning at sin_table_8bit.hex(197): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(198) " "Verilog HDL assignment warning at sin_table_8bit.hex(198): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(199) " "Verilog HDL assignment warning at sin_table_8bit.hex(199): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(200) " "Verilog HDL assignment warning at sin_table_8bit.hex(200): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(201) " "Verilog HDL assignment warning at sin_table_8bit.hex(201): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(202) " "Verilog HDL assignment warning at sin_table_8bit.hex(202): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(203) " "Verilog HDL assignment warning at sin_table_8bit.hex(203): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015377 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(204) " "Verilog HDL assignment warning at sin_table_8bit.hex(204): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(205) " "Verilog HDL assignment warning at sin_table_8bit.hex(205): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(206) " "Verilog HDL assignment warning at sin_table_8bit.hex(206): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(207) " "Verilog HDL assignment warning at sin_table_8bit.hex(207): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(208) " "Verilog HDL assignment warning at sin_table_8bit.hex(208): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(209) " "Verilog HDL assignment warning at sin_table_8bit.hex(209): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(210) " "Verilog HDL assignment warning at sin_table_8bit.hex(210): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(211) " "Verilog HDL assignment warning at sin_table_8bit.hex(211): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(212) " "Verilog HDL assignment warning at sin_table_8bit.hex(212): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(213) " "Verilog HDL assignment warning at sin_table_8bit.hex(213): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(214) " "Verilog HDL assignment warning at sin_table_8bit.hex(214): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(215) " "Verilog HDL assignment warning at sin_table_8bit.hex(215): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(216) " "Verilog HDL assignment warning at sin_table_8bit.hex(216): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(217) " "Verilog HDL assignment warning at sin_table_8bit.hex(217): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(218) " "Verilog HDL assignment warning at sin_table_8bit.hex(218): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(219) " "Verilog HDL assignment warning at sin_table_8bit.hex(219): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(220) " "Verilog HDL assignment warning at sin_table_8bit.hex(220): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(221) " "Verilog HDL assignment warning at sin_table_8bit.hex(221): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(222) " "Verilog HDL assignment warning at sin_table_8bit.hex(222): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(223) " "Verilog HDL assignment warning at sin_table_8bit.hex(223): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(224) " "Verilog HDL assignment warning at sin_table_8bit.hex(224): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(225) " "Verilog HDL assignment warning at sin_table_8bit.hex(225): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015378 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(226) " "Verilog HDL assignment warning at sin_table_8bit.hex(226): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(227) " "Verilog HDL assignment warning at sin_table_8bit.hex(227): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(228) " "Verilog HDL assignment warning at sin_table_8bit.hex(228): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(229) " "Verilog HDL assignment warning at sin_table_8bit.hex(229): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(230) " "Verilog HDL assignment warning at sin_table_8bit.hex(230): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(231) " "Verilog HDL assignment warning at sin_table_8bit.hex(231): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(232) " "Verilog HDL assignment warning at sin_table_8bit.hex(232): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(233) " "Verilog HDL assignment warning at sin_table_8bit.hex(233): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(234) " "Verilog HDL assignment warning at sin_table_8bit.hex(234): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(235) " "Verilog HDL assignment warning at sin_table_8bit.hex(235): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(236) " "Verilog HDL assignment warning at sin_table_8bit.hex(236): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(237) " "Verilog HDL assignment warning at sin_table_8bit.hex(237): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(238) " "Verilog HDL assignment warning at sin_table_8bit.hex(238): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(239) " "Verilog HDL assignment warning at sin_table_8bit.hex(239): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(240) " "Verilog HDL assignment warning at sin_table_8bit.hex(240): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(241) " "Verilog HDL assignment warning at sin_table_8bit.hex(241): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(242) " "Verilog HDL assignment warning at sin_table_8bit.hex(242): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(243) " "Verilog HDL assignment warning at sin_table_8bit.hex(243): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(244) " "Verilog HDL assignment warning at sin_table_8bit.hex(244): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(245) " "Verilog HDL assignment warning at sin_table_8bit.hex(245): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(246) " "Verilog HDL assignment warning at sin_table_8bit.hex(246): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(247) " "Verilog HDL assignment warning at sin_table_8bit.hex(247): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(248) " "Verilog HDL assignment warning at sin_table_8bit.hex(248): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015379 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(249) " "Verilog HDL assignment warning at sin_table_8bit.hex(249): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(250) " "Verilog HDL assignment warning at sin_table_8bit.hex(250): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(251) " "Verilog HDL assignment warning at sin_table_8bit.hex(251): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(252) " "Verilog HDL assignment warning at sin_table_8bit.hex(252): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(253) " "Verilog HDL assignment warning at sin_table_8bit.hex(253): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(254) " "Verilog HDL assignment warning at sin_table_8bit.hex(254): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(255) " "Verilog HDL assignment warning at sin_table_8bit.hex(255): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(256) " "Verilog HDL assignment warning at sin_table_8bit.hex(256): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(257) " "Verilog HDL assignment warning at sin_table_8bit.hex(257): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(258) " "Verilog HDL assignment warning at sin_table_8bit.hex(258): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(259) " "Verilog HDL assignment warning at sin_table_8bit.hex(259): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(260) " "Verilog HDL assignment warning at sin_table_8bit.hex(260): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(261) " "Verilog HDL assignment warning at sin_table_8bit.hex(261): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(262) " "Verilog HDL assignment warning at sin_table_8bit.hex(262): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(263) " "Verilog HDL assignment warning at sin_table_8bit.hex(263): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(264) " "Verilog HDL assignment warning at sin_table_8bit.hex(264): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(265) " "Verilog HDL assignment warning at sin_table_8bit.hex(265): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(266) " "Verilog HDL assignment warning at sin_table_8bit.hex(266): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(267) " "Verilog HDL assignment warning at sin_table_8bit.hex(267): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(268) " "Verilog HDL assignment warning at sin_table_8bit.hex(268): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(269) " "Verilog HDL assignment warning at sin_table_8bit.hex(269): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(270) " "Verilog HDL assignment warning at sin_table_8bit.hex(270): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015380 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(271) " "Verilog HDL assignment warning at sin_table_8bit.hex(271): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(272) " "Verilog HDL assignment warning at sin_table_8bit.hex(272): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(273) " "Verilog HDL assignment warning at sin_table_8bit.hex(273): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(274) " "Verilog HDL assignment warning at sin_table_8bit.hex(274): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(275) " "Verilog HDL assignment warning at sin_table_8bit.hex(275): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(276) " "Verilog HDL assignment warning at sin_table_8bit.hex(276): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(277) " "Verilog HDL assignment warning at sin_table_8bit.hex(277): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(278) " "Verilog HDL assignment warning at sin_table_8bit.hex(278): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(279) " "Verilog HDL assignment warning at sin_table_8bit.hex(279): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(280) " "Verilog HDL assignment warning at sin_table_8bit.hex(280): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(281) " "Verilog HDL assignment warning at sin_table_8bit.hex(281): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(282) " "Verilog HDL assignment warning at sin_table_8bit.hex(282): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(283) " "Verilog HDL assignment warning at sin_table_8bit.hex(283): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(284) " "Verilog HDL assignment warning at sin_table_8bit.hex(284): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(285) " "Verilog HDL assignment warning at sin_table_8bit.hex(285): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(286) " "Verilog HDL assignment warning at sin_table_8bit.hex(286): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(287) " "Verilog HDL assignment warning at sin_table_8bit.hex(287): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(288) " "Verilog HDL assignment warning at sin_table_8bit.hex(288): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(289) " "Verilog HDL assignment warning at sin_table_8bit.hex(289): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(290) " "Verilog HDL assignment warning at sin_table_8bit.hex(290): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(291) " "Verilog HDL assignment warning at sin_table_8bit.hex(291): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(292) " "Verilog HDL assignment warning at sin_table_8bit.hex(292): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015381 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(293) " "Verilog HDL assignment warning at sin_table_8bit.hex(293): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(294) " "Verilog HDL assignment warning at sin_table_8bit.hex(294): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(295) " "Verilog HDL assignment warning at sin_table_8bit.hex(295): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(296) " "Verilog HDL assignment warning at sin_table_8bit.hex(296): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(297) " "Verilog HDL assignment warning at sin_table_8bit.hex(297): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(298) " "Verilog HDL assignment warning at sin_table_8bit.hex(298): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(299) " "Verilog HDL assignment warning at sin_table_8bit.hex(299): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(300) " "Verilog HDL assignment warning at sin_table_8bit.hex(300): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(301) " "Verilog HDL assignment warning at sin_table_8bit.hex(301): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(302) " "Verilog HDL assignment warning at sin_table_8bit.hex(302): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(303) " "Verilog HDL assignment warning at sin_table_8bit.hex(303): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(304) " "Verilog HDL assignment warning at sin_table_8bit.hex(304): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(305) " "Verilog HDL assignment warning at sin_table_8bit.hex(305): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(306) " "Verilog HDL assignment warning at sin_table_8bit.hex(306): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(307) " "Verilog HDL assignment warning at sin_table_8bit.hex(307): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(308) " "Verilog HDL assignment warning at sin_table_8bit.hex(308): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(309) " "Verilog HDL assignment warning at sin_table_8bit.hex(309): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(310) " "Verilog HDL assignment warning at sin_table_8bit.hex(310): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(311) " "Verilog HDL assignment warning at sin_table_8bit.hex(311): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(312) " "Verilog HDL assignment warning at sin_table_8bit.hex(312): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(313) " "Verilog HDL assignment warning at sin_table_8bit.hex(313): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(314) " "Verilog HDL assignment warning at sin_table_8bit.hex(314): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(315) " "Verilog HDL assignment warning at sin_table_8bit.hex(315): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015382 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(316) " "Verilog HDL assignment warning at sin_table_8bit.hex(316): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(317) " "Verilog HDL assignment warning at sin_table_8bit.hex(317): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(318) " "Verilog HDL assignment warning at sin_table_8bit.hex(318): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(319) " "Verilog HDL assignment warning at sin_table_8bit.hex(319): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(320) " "Verilog HDL assignment warning at sin_table_8bit.hex(320): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(321) " "Verilog HDL assignment warning at sin_table_8bit.hex(321): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(322) " "Verilog HDL assignment warning at sin_table_8bit.hex(322): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(323) " "Verilog HDL assignment warning at sin_table_8bit.hex(323): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(324) " "Verilog HDL assignment warning at sin_table_8bit.hex(324): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(325) " "Verilog HDL assignment warning at sin_table_8bit.hex(325): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(326) " "Verilog HDL assignment warning at sin_table_8bit.hex(326): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(327) " "Verilog HDL assignment warning at sin_table_8bit.hex(327): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(328) " "Verilog HDL assignment warning at sin_table_8bit.hex(328): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(329) " "Verilog HDL assignment warning at sin_table_8bit.hex(329): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(330) " "Verilog HDL assignment warning at sin_table_8bit.hex(330): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(331) " "Verilog HDL assignment warning at sin_table_8bit.hex(331): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(332) " "Verilog HDL assignment warning at sin_table_8bit.hex(332): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(333) " "Verilog HDL assignment warning at sin_table_8bit.hex(333): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(334) " "Verilog HDL assignment warning at sin_table_8bit.hex(334): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(335) " "Verilog HDL assignment warning at sin_table_8bit.hex(335): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(336) " "Verilog HDL assignment warning at sin_table_8bit.hex(336): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(337) " "Verilog HDL assignment warning at sin_table_8bit.hex(337): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015383 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(338) " "Verilog HDL assignment warning at sin_table_8bit.hex(338): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(339) " "Verilog HDL assignment warning at sin_table_8bit.hex(339): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(340) " "Verilog HDL assignment warning at sin_table_8bit.hex(340): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(341) " "Verilog HDL assignment warning at sin_table_8bit.hex(341): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(342) " "Verilog HDL assignment warning at sin_table_8bit.hex(342): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(343) " "Verilog HDL assignment warning at sin_table_8bit.hex(343): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(344) " "Verilog HDL assignment warning at sin_table_8bit.hex(344): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(345) " "Verilog HDL assignment warning at sin_table_8bit.hex(345): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(346) " "Verilog HDL assignment warning at sin_table_8bit.hex(346): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(347) " "Verilog HDL assignment warning at sin_table_8bit.hex(347): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(348) " "Verilog HDL assignment warning at sin_table_8bit.hex(348): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(349) " "Verilog HDL assignment warning at sin_table_8bit.hex(349): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(350) " "Verilog HDL assignment warning at sin_table_8bit.hex(350): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(351) " "Verilog HDL assignment warning at sin_table_8bit.hex(351): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(352) " "Verilog HDL assignment warning at sin_table_8bit.hex(352): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(353) " "Verilog HDL assignment warning at sin_table_8bit.hex(353): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(354) " "Verilog HDL assignment warning at sin_table_8bit.hex(354): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(355) " "Verilog HDL assignment warning at sin_table_8bit.hex(355): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(356) " "Verilog HDL assignment warning at sin_table_8bit.hex(356): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(357) " "Verilog HDL assignment warning at sin_table_8bit.hex(357): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(358) " "Verilog HDL assignment warning at sin_table_8bit.hex(358): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(359) " "Verilog HDL assignment warning at sin_table_8bit.hex(359): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015384 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(360) " "Verilog HDL assignment warning at sin_table_8bit.hex(360): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(361) " "Verilog HDL assignment warning at sin_table_8bit.hex(361): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(362) " "Verilog HDL assignment warning at sin_table_8bit.hex(362): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(363) " "Verilog HDL assignment warning at sin_table_8bit.hex(363): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(364) " "Verilog HDL assignment warning at sin_table_8bit.hex(364): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(365) " "Verilog HDL assignment warning at sin_table_8bit.hex(365): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(366) " "Verilog HDL assignment warning at sin_table_8bit.hex(366): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(367) " "Verilog HDL assignment warning at sin_table_8bit.hex(367): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(368) " "Verilog HDL assignment warning at sin_table_8bit.hex(368): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(369) " "Verilog HDL assignment warning at sin_table_8bit.hex(369): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(370) " "Verilog HDL assignment warning at sin_table_8bit.hex(370): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(371) " "Verilog HDL assignment warning at sin_table_8bit.hex(371): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(372) " "Verilog HDL assignment warning at sin_table_8bit.hex(372): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(373) " "Verilog HDL assignment warning at sin_table_8bit.hex(373): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(374) " "Verilog HDL assignment warning at sin_table_8bit.hex(374): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(375) " "Verilog HDL assignment warning at sin_table_8bit.hex(375): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(376) " "Verilog HDL assignment warning at sin_table_8bit.hex(376): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(377) " "Verilog HDL assignment warning at sin_table_8bit.hex(377): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(378) " "Verilog HDL assignment warning at sin_table_8bit.hex(378): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(379) " "Verilog HDL assignment warning at sin_table_8bit.hex(379): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015385 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(380) " "Verilog HDL assignment warning at sin_table_8bit.hex(380): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(381) " "Verilog HDL assignment warning at sin_table_8bit.hex(381): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(382) " "Verilog HDL assignment warning at sin_table_8bit.hex(382): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(383) " "Verilog HDL assignment warning at sin_table_8bit.hex(383): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(384) " "Verilog HDL assignment warning at sin_table_8bit.hex(384): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(385) " "Verilog HDL assignment warning at sin_table_8bit.hex(385): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(386) " "Verilog HDL assignment warning at sin_table_8bit.hex(386): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(387) " "Verilog HDL assignment warning at sin_table_8bit.hex(387): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(388) " "Verilog HDL assignment warning at sin_table_8bit.hex(388): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(389) " "Verilog HDL assignment warning at sin_table_8bit.hex(389): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(390) " "Verilog HDL assignment warning at sin_table_8bit.hex(390): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(391) " "Verilog HDL assignment warning at sin_table_8bit.hex(391): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(392) " "Verilog HDL assignment warning at sin_table_8bit.hex(392): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(393) " "Verilog HDL assignment warning at sin_table_8bit.hex(393): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(394) " "Verilog HDL assignment warning at sin_table_8bit.hex(394): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(395) " "Verilog HDL assignment warning at sin_table_8bit.hex(395): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(396) " "Verilog HDL assignment warning at sin_table_8bit.hex(396): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(397) " "Verilog HDL assignment warning at sin_table_8bit.hex(397): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(398) " "Verilog HDL assignment warning at sin_table_8bit.hex(398): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(399) " "Verilog HDL assignment warning at sin_table_8bit.hex(399): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(400) " "Verilog HDL assignment warning at sin_table_8bit.hex(400): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(401) " "Verilog HDL assignment warning at sin_table_8bit.hex(401): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015386 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(402) " "Verilog HDL assignment warning at sin_table_8bit.hex(402): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(403) " "Verilog HDL assignment warning at sin_table_8bit.hex(403): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(404) " "Verilog HDL assignment warning at sin_table_8bit.hex(404): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(405) " "Verilog HDL assignment warning at sin_table_8bit.hex(405): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(406) " "Verilog HDL assignment warning at sin_table_8bit.hex(406): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(407) " "Verilog HDL assignment warning at sin_table_8bit.hex(407): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(408) " "Verilog HDL assignment warning at sin_table_8bit.hex(408): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(409) " "Verilog HDL assignment warning at sin_table_8bit.hex(409): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(410) " "Verilog HDL assignment warning at sin_table_8bit.hex(410): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(411) " "Verilog HDL assignment warning at sin_table_8bit.hex(411): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(412) " "Verilog HDL assignment warning at sin_table_8bit.hex(412): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(413) " "Verilog HDL assignment warning at sin_table_8bit.hex(413): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(414) " "Verilog HDL assignment warning at sin_table_8bit.hex(414): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(415) " "Verilog HDL assignment warning at sin_table_8bit.hex(415): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(416) " "Verilog HDL assignment warning at sin_table_8bit.hex(416): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(417) " "Verilog HDL assignment warning at sin_table_8bit.hex(417): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(418) " "Verilog HDL assignment warning at sin_table_8bit.hex(418): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(419) " "Verilog HDL assignment warning at sin_table_8bit.hex(419): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(420) " "Verilog HDL assignment warning at sin_table_8bit.hex(420): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(421) " "Verilog HDL assignment warning at sin_table_8bit.hex(421): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(422) " "Verilog HDL assignment warning at sin_table_8bit.hex(422): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(423) " "Verilog HDL assignment warning at sin_table_8bit.hex(423): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015387 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(424) " "Verilog HDL assignment warning at sin_table_8bit.hex(424): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(425) " "Verilog HDL assignment warning at sin_table_8bit.hex(425): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(426) " "Verilog HDL assignment warning at sin_table_8bit.hex(426): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(427) " "Verilog HDL assignment warning at sin_table_8bit.hex(427): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(428) " "Verilog HDL assignment warning at sin_table_8bit.hex(428): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(429) " "Verilog HDL assignment warning at sin_table_8bit.hex(429): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(430) " "Verilog HDL assignment warning at sin_table_8bit.hex(430): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(431) " "Verilog HDL assignment warning at sin_table_8bit.hex(431): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(432) " "Verilog HDL assignment warning at sin_table_8bit.hex(432): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(433) " "Verilog HDL assignment warning at sin_table_8bit.hex(433): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(434) " "Verilog HDL assignment warning at sin_table_8bit.hex(434): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(435) " "Verilog HDL assignment warning at sin_table_8bit.hex(435): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(436) " "Verilog HDL assignment warning at sin_table_8bit.hex(436): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(437) " "Verilog HDL assignment warning at sin_table_8bit.hex(437): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(438) " "Verilog HDL assignment warning at sin_table_8bit.hex(438): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(439) " "Verilog HDL assignment warning at sin_table_8bit.hex(439): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(440) " "Verilog HDL assignment warning at sin_table_8bit.hex(440): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(441) " "Verilog HDL assignment warning at sin_table_8bit.hex(441): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(442) " "Verilog HDL assignment warning at sin_table_8bit.hex(442): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(443) " "Verilog HDL assignment warning at sin_table_8bit.hex(443): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(444) " "Verilog HDL assignment warning at sin_table_8bit.hex(444): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(445) " "Verilog HDL assignment warning at sin_table_8bit.hex(445): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015388 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(446) " "Verilog HDL assignment warning at sin_table_8bit.hex(446): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(447) " "Verilog HDL assignment warning at sin_table_8bit.hex(447): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(448) " "Verilog HDL assignment warning at sin_table_8bit.hex(448): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(449) " "Verilog HDL assignment warning at sin_table_8bit.hex(449): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(450) " "Verilog HDL assignment warning at sin_table_8bit.hex(450): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(451) " "Verilog HDL assignment warning at sin_table_8bit.hex(451): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(452) " "Verilog HDL assignment warning at sin_table_8bit.hex(452): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(453) " "Verilog HDL assignment warning at sin_table_8bit.hex(453): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(454) " "Verilog HDL assignment warning at sin_table_8bit.hex(454): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(455) " "Verilog HDL assignment warning at sin_table_8bit.hex(455): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(456) " "Verilog HDL assignment warning at sin_table_8bit.hex(456): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(457) " "Verilog HDL assignment warning at sin_table_8bit.hex(457): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(458) " "Verilog HDL assignment warning at sin_table_8bit.hex(458): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(459) " "Verilog HDL assignment warning at sin_table_8bit.hex(459): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(460) " "Verilog HDL assignment warning at sin_table_8bit.hex(460): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(461) " "Verilog HDL assignment warning at sin_table_8bit.hex(461): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(462) " "Verilog HDL assignment warning at sin_table_8bit.hex(462): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(463) " "Verilog HDL assignment warning at sin_table_8bit.hex(463): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(464) " "Verilog HDL assignment warning at sin_table_8bit.hex(464): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(465) " "Verilog HDL assignment warning at sin_table_8bit.hex(465): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(466) " "Verilog HDL assignment warning at sin_table_8bit.hex(466): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(467) " "Verilog HDL assignment warning at sin_table_8bit.hex(467): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015389 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(468) " "Verilog HDL assignment warning at sin_table_8bit.hex(468): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(469) " "Verilog HDL assignment warning at sin_table_8bit.hex(469): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(470) " "Verilog HDL assignment warning at sin_table_8bit.hex(470): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(471) " "Verilog HDL assignment warning at sin_table_8bit.hex(471): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(472) " "Verilog HDL assignment warning at sin_table_8bit.hex(472): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(473) " "Verilog HDL assignment warning at sin_table_8bit.hex(473): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(474) " "Verilog HDL assignment warning at sin_table_8bit.hex(474): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(475) " "Verilog HDL assignment warning at sin_table_8bit.hex(475): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(476) " "Verilog HDL assignment warning at sin_table_8bit.hex(476): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(477) " "Verilog HDL assignment warning at sin_table_8bit.hex(477): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(478) " "Verilog HDL assignment warning at sin_table_8bit.hex(478): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(479) " "Verilog HDL assignment warning at sin_table_8bit.hex(479): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(480) " "Verilog HDL assignment warning at sin_table_8bit.hex(480): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(481) " "Verilog HDL assignment warning at sin_table_8bit.hex(481): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(482) " "Verilog HDL assignment warning at sin_table_8bit.hex(482): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(483) " "Verilog HDL assignment warning at sin_table_8bit.hex(483): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(484) " "Verilog HDL assignment warning at sin_table_8bit.hex(484): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(485) " "Verilog HDL assignment warning at sin_table_8bit.hex(485): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(486) " "Verilog HDL assignment warning at sin_table_8bit.hex(486): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(487) " "Verilog HDL assignment warning at sin_table_8bit.hex(487): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(488) " "Verilog HDL assignment warning at sin_table_8bit.hex(488): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015390 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(489) " "Verilog HDL assignment warning at sin_table_8bit.hex(489): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(490) " "Verilog HDL assignment warning at sin_table_8bit.hex(490): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(491) " "Verilog HDL assignment warning at sin_table_8bit.hex(491): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(492) " "Verilog HDL assignment warning at sin_table_8bit.hex(492): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(493) " "Verilog HDL assignment warning at sin_table_8bit.hex(493): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(494) " "Verilog HDL assignment warning at sin_table_8bit.hex(494): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(495) " "Verilog HDL assignment warning at sin_table_8bit.hex(495): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(496) " "Verilog HDL assignment warning at sin_table_8bit.hex(496): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(497) " "Verilog HDL assignment warning at sin_table_8bit.hex(497): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(498) " "Verilog HDL assignment warning at sin_table_8bit.hex(498): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(499) " "Verilog HDL assignment warning at sin_table_8bit.hex(499): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(500) " "Verilog HDL assignment warning at sin_table_8bit.hex(500): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(501) " "Verilog HDL assignment warning at sin_table_8bit.hex(501): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(502) " "Verilog HDL assignment warning at sin_table_8bit.hex(502): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(503) " "Verilog HDL assignment warning at sin_table_8bit.hex(503): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(504) " "Verilog HDL assignment warning at sin_table_8bit.hex(504): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(505) " "Verilog HDL assignment warning at sin_table_8bit.hex(505): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(506) " "Verilog HDL assignment warning at sin_table_8bit.hex(506): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(507) " "Verilog HDL assignment warning at sin_table_8bit.hex(507): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(508) " "Verilog HDL assignment warning at sin_table_8bit.hex(508): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(509) " "Verilog HDL assignment warning at sin_table_8bit.hex(509): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(510) " "Verilog HDL assignment warning at sin_table_8bit.hex(510): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015391 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(511) " "Verilog HDL assignment warning at sin_table_8bit.hex(511): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(512) " "Verilog HDL assignment warning at sin_table_8bit.hex(512): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(513) " "Verilog HDL assignment warning at sin_table_8bit.hex(513): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(514) " "Verilog HDL assignment warning at sin_table_8bit.hex(514): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(515) " "Verilog HDL assignment warning at sin_table_8bit.hex(515): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(516) " "Verilog HDL assignment warning at sin_table_8bit.hex(516): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(517) " "Verilog HDL assignment warning at sin_table_8bit.hex(517): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(518) " "Verilog HDL assignment warning at sin_table_8bit.hex(518): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(519) " "Verilog HDL assignment warning at sin_table_8bit.hex(519): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(520) " "Verilog HDL assignment warning at sin_table_8bit.hex(520): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(521) " "Verilog HDL assignment warning at sin_table_8bit.hex(521): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(522) " "Verilog HDL assignment warning at sin_table_8bit.hex(522): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(523) " "Verilog HDL assignment warning at sin_table_8bit.hex(523): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(524) " "Verilog HDL assignment warning at sin_table_8bit.hex(524): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(525) " "Verilog HDL assignment warning at sin_table_8bit.hex(525): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(526) " "Verilog HDL assignment warning at sin_table_8bit.hex(526): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(527) " "Verilog HDL assignment warning at sin_table_8bit.hex(527): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(528) " "Verilog HDL assignment warning at sin_table_8bit.hex(528): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(529) " "Verilog HDL assignment warning at sin_table_8bit.hex(529): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(530) " "Verilog HDL assignment warning at sin_table_8bit.hex(530): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(531) " "Verilog HDL assignment warning at sin_table_8bit.hex(531): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(532) " "Verilog HDL assignment warning at sin_table_8bit.hex(532): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015392 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(533) " "Verilog HDL assignment warning at sin_table_8bit.hex(533): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(534) " "Verilog HDL assignment warning at sin_table_8bit.hex(534): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(535) " "Verilog HDL assignment warning at sin_table_8bit.hex(535): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(536) " "Verilog HDL assignment warning at sin_table_8bit.hex(536): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(537) " "Verilog HDL assignment warning at sin_table_8bit.hex(537): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(538) " "Verilog HDL assignment warning at sin_table_8bit.hex(538): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(539) " "Verilog HDL assignment warning at sin_table_8bit.hex(539): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(540) " "Verilog HDL assignment warning at sin_table_8bit.hex(540): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(541) " "Verilog HDL assignment warning at sin_table_8bit.hex(541): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(542) " "Verilog HDL assignment warning at sin_table_8bit.hex(542): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(543) " "Verilog HDL assignment warning at sin_table_8bit.hex(543): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(544) " "Verilog HDL assignment warning at sin_table_8bit.hex(544): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(545) " "Verilog HDL assignment warning at sin_table_8bit.hex(545): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(546) " "Verilog HDL assignment warning at sin_table_8bit.hex(546): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(547) " "Verilog HDL assignment warning at sin_table_8bit.hex(547): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(548) " "Verilog HDL assignment warning at sin_table_8bit.hex(548): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(549) " "Verilog HDL assignment warning at sin_table_8bit.hex(549): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(550) " "Verilog HDL assignment warning at sin_table_8bit.hex(550): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(551) " "Verilog HDL assignment warning at sin_table_8bit.hex(551): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(552) " "Verilog HDL assignment warning at sin_table_8bit.hex(552): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(553) " "Verilog HDL assignment warning at sin_table_8bit.hex(553): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015393 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(554) " "Verilog HDL assignment warning at sin_table_8bit.hex(554): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(555) " "Verilog HDL assignment warning at sin_table_8bit.hex(555): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(556) " "Verilog HDL assignment warning at sin_table_8bit.hex(556): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(557) " "Verilog HDL assignment warning at sin_table_8bit.hex(557): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(558) " "Verilog HDL assignment warning at sin_table_8bit.hex(558): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(559) " "Verilog HDL assignment warning at sin_table_8bit.hex(559): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(560) " "Verilog HDL assignment warning at sin_table_8bit.hex(560): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(561) " "Verilog HDL assignment warning at sin_table_8bit.hex(561): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(562) " "Verilog HDL assignment warning at sin_table_8bit.hex(562): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(563) " "Verilog HDL assignment warning at sin_table_8bit.hex(563): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(564) " "Verilog HDL assignment warning at sin_table_8bit.hex(564): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(565) " "Verilog HDL assignment warning at sin_table_8bit.hex(565): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(566) " "Verilog HDL assignment warning at sin_table_8bit.hex(566): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(567) " "Verilog HDL assignment warning at sin_table_8bit.hex(567): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(568) " "Verilog HDL assignment warning at sin_table_8bit.hex(568): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(569) " "Verilog HDL assignment warning at sin_table_8bit.hex(569): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(570) " "Verilog HDL assignment warning at sin_table_8bit.hex(570): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(571) " "Verilog HDL assignment warning at sin_table_8bit.hex(571): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(572) " "Verilog HDL assignment warning at sin_table_8bit.hex(572): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(573) " "Verilog HDL assignment warning at sin_table_8bit.hex(573): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(574) " "Verilog HDL assignment warning at sin_table_8bit.hex(574): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(575) " "Verilog HDL assignment warning at sin_table_8bit.hex(575): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015394 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(576) " "Verilog HDL assignment warning at sin_table_8bit.hex(576): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(577) " "Verilog HDL assignment warning at sin_table_8bit.hex(577): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(578) " "Verilog HDL assignment warning at sin_table_8bit.hex(578): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(579) " "Verilog HDL assignment warning at sin_table_8bit.hex(579): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(580) " "Verilog HDL assignment warning at sin_table_8bit.hex(580): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(581) " "Verilog HDL assignment warning at sin_table_8bit.hex(581): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(582) " "Verilog HDL assignment warning at sin_table_8bit.hex(582): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(583) " "Verilog HDL assignment warning at sin_table_8bit.hex(583): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(584) " "Verilog HDL assignment warning at sin_table_8bit.hex(584): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(585) " "Verilog HDL assignment warning at sin_table_8bit.hex(585): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(586) " "Verilog HDL assignment warning at sin_table_8bit.hex(586): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(587) " "Verilog HDL assignment warning at sin_table_8bit.hex(587): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(588) " "Verilog HDL assignment warning at sin_table_8bit.hex(588): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(589) " "Verilog HDL assignment warning at sin_table_8bit.hex(589): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(590) " "Verilog HDL assignment warning at sin_table_8bit.hex(590): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(591) " "Verilog HDL assignment warning at sin_table_8bit.hex(591): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(592) " "Verilog HDL assignment warning at sin_table_8bit.hex(592): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(593) " "Verilog HDL assignment warning at sin_table_8bit.hex(593): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(594) " "Verilog HDL assignment warning at sin_table_8bit.hex(594): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(595) " "Verilog HDL assignment warning at sin_table_8bit.hex(595): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(596) " "Verilog HDL assignment warning at sin_table_8bit.hex(596): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(597) " "Verilog HDL assignment warning at sin_table_8bit.hex(597): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015395 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(598) " "Verilog HDL assignment warning at sin_table_8bit.hex(598): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(599) " "Verilog HDL assignment warning at sin_table_8bit.hex(599): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(600) " "Verilog HDL assignment warning at sin_table_8bit.hex(600): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(601) " "Verilog HDL assignment warning at sin_table_8bit.hex(601): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(602) " "Verilog HDL assignment warning at sin_table_8bit.hex(602): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(603) " "Verilog HDL assignment warning at sin_table_8bit.hex(603): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(604) " "Verilog HDL assignment warning at sin_table_8bit.hex(604): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(605) " "Verilog HDL assignment warning at sin_table_8bit.hex(605): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(606) " "Verilog HDL assignment warning at sin_table_8bit.hex(606): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(607) " "Verilog HDL assignment warning at sin_table_8bit.hex(607): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(608) " "Verilog HDL assignment warning at sin_table_8bit.hex(608): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(609) " "Verilog HDL assignment warning at sin_table_8bit.hex(609): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(610) " "Verilog HDL assignment warning at sin_table_8bit.hex(610): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(611) " "Verilog HDL assignment warning at sin_table_8bit.hex(611): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(612) " "Verilog HDL assignment warning at sin_table_8bit.hex(612): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(613) " "Verilog HDL assignment warning at sin_table_8bit.hex(613): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(614) " "Verilog HDL assignment warning at sin_table_8bit.hex(614): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(615) " "Verilog HDL assignment warning at sin_table_8bit.hex(615): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(616) " "Verilog HDL assignment warning at sin_table_8bit.hex(616): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(617) " "Verilog HDL assignment warning at sin_table_8bit.hex(617): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(618) " "Verilog HDL assignment warning at sin_table_8bit.hex(618): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015396 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(619) " "Verilog HDL assignment warning at sin_table_8bit.hex(619): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(620) " "Verilog HDL assignment warning at sin_table_8bit.hex(620): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(621) " "Verilog HDL assignment warning at sin_table_8bit.hex(621): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(622) " "Verilog HDL assignment warning at sin_table_8bit.hex(622): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(623) " "Verilog HDL assignment warning at sin_table_8bit.hex(623): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(624) " "Verilog HDL assignment warning at sin_table_8bit.hex(624): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(625) " "Verilog HDL assignment warning at sin_table_8bit.hex(625): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(626) " "Verilog HDL assignment warning at sin_table_8bit.hex(626): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(627) " "Verilog HDL assignment warning at sin_table_8bit.hex(627): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(628) " "Verilog HDL assignment warning at sin_table_8bit.hex(628): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(629) " "Verilog HDL assignment warning at sin_table_8bit.hex(629): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(630) " "Verilog HDL assignment warning at sin_table_8bit.hex(630): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(631) " "Verilog HDL assignment warning at sin_table_8bit.hex(631): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(632) " "Verilog HDL assignment warning at sin_table_8bit.hex(632): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(633) " "Verilog HDL assignment warning at sin_table_8bit.hex(633): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(634) " "Verilog HDL assignment warning at sin_table_8bit.hex(634): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(635) " "Verilog HDL assignment warning at sin_table_8bit.hex(635): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(636) " "Verilog HDL assignment warning at sin_table_8bit.hex(636): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(637) " "Verilog HDL assignment warning at sin_table_8bit.hex(637): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(638) " "Verilog HDL assignment warning at sin_table_8bit.hex(638): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(639) " "Verilog HDL assignment warning at sin_table_8bit.hex(639): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(640) " "Verilog HDL assignment warning at sin_table_8bit.hex(640): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015397 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(641) " "Verilog HDL assignment warning at sin_table_8bit.hex(641): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(642) " "Verilog HDL assignment warning at sin_table_8bit.hex(642): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(643) " "Verilog HDL assignment warning at sin_table_8bit.hex(643): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(644) " "Verilog HDL assignment warning at sin_table_8bit.hex(644): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(645) " "Verilog HDL assignment warning at sin_table_8bit.hex(645): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(646) " "Verilog HDL assignment warning at sin_table_8bit.hex(646): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(647) " "Verilog HDL assignment warning at sin_table_8bit.hex(647): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(648) " "Verilog HDL assignment warning at sin_table_8bit.hex(648): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(649) " "Verilog HDL assignment warning at sin_table_8bit.hex(649): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(650) " "Verilog HDL assignment warning at sin_table_8bit.hex(650): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(651) " "Verilog HDL assignment warning at sin_table_8bit.hex(651): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(652) " "Verilog HDL assignment warning at sin_table_8bit.hex(652): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(653) " "Verilog HDL assignment warning at sin_table_8bit.hex(653): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(654) " "Verilog HDL assignment warning at sin_table_8bit.hex(654): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(655) " "Verilog HDL assignment warning at sin_table_8bit.hex(655): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(656) " "Verilog HDL assignment warning at sin_table_8bit.hex(656): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(657) " "Verilog HDL assignment warning at sin_table_8bit.hex(657): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(658) " "Verilog HDL assignment warning at sin_table_8bit.hex(658): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(659) " "Verilog HDL assignment warning at sin_table_8bit.hex(659): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(660) " "Verilog HDL assignment warning at sin_table_8bit.hex(660): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(661) " "Verilog HDL assignment warning at sin_table_8bit.hex(661): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015398 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(662) " "Verilog HDL assignment warning at sin_table_8bit.hex(662): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(663) " "Verilog HDL assignment warning at sin_table_8bit.hex(663): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(664) " "Verilog HDL assignment warning at sin_table_8bit.hex(664): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(665) " "Verilog HDL assignment warning at sin_table_8bit.hex(665): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(666) " "Verilog HDL assignment warning at sin_table_8bit.hex(666): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(667) " "Verilog HDL assignment warning at sin_table_8bit.hex(667): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(668) " "Verilog HDL assignment warning at sin_table_8bit.hex(668): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(669) " "Verilog HDL assignment warning at sin_table_8bit.hex(669): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(670) " "Verilog HDL assignment warning at sin_table_8bit.hex(670): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(671) " "Verilog HDL assignment warning at sin_table_8bit.hex(671): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(672) " "Verilog HDL assignment warning at sin_table_8bit.hex(672): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(673) " "Verilog HDL assignment warning at sin_table_8bit.hex(673): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(674) " "Verilog HDL assignment warning at sin_table_8bit.hex(674): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(675) " "Verilog HDL assignment warning at sin_table_8bit.hex(675): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(676) " "Verilog HDL assignment warning at sin_table_8bit.hex(676): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(677) " "Verilog HDL assignment warning at sin_table_8bit.hex(677): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(678) " "Verilog HDL assignment warning at sin_table_8bit.hex(678): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(679) " "Verilog HDL assignment warning at sin_table_8bit.hex(679): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(680) " "Verilog HDL assignment warning at sin_table_8bit.hex(680): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(681) " "Verilog HDL assignment warning at sin_table_8bit.hex(681): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(682) " "Verilog HDL assignment warning at sin_table_8bit.hex(682): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(683) " "Verilog HDL assignment warning at sin_table_8bit.hex(683): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015399 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(684) " "Verilog HDL assignment warning at sin_table_8bit.hex(684): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(685) " "Verilog HDL assignment warning at sin_table_8bit.hex(685): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(686) " "Verilog HDL assignment warning at sin_table_8bit.hex(686): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(687) " "Verilog HDL assignment warning at sin_table_8bit.hex(687): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(851) " "Verilog HDL assignment warning at sin_table_8bit.hex(851): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(852) " "Verilog HDL assignment warning at sin_table_8bit.hex(852): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(853) " "Verilog HDL assignment warning at sin_table_8bit.hex(853): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(854) " "Verilog HDL assignment warning at sin_table_8bit.hex(854): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(855) " "Verilog HDL assignment warning at sin_table_8bit.hex(855): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(856) " "Verilog HDL assignment warning at sin_table_8bit.hex(856): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(857) " "Verilog HDL assignment warning at sin_table_8bit.hex(857): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(858) " "Verilog HDL assignment warning at sin_table_8bit.hex(858): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(859) " "Verilog HDL assignment warning at sin_table_8bit.hex(859): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(860) " "Verilog HDL assignment warning at sin_table_8bit.hex(860): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(861) " "Verilog HDL assignment warning at sin_table_8bit.hex(861): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(862) " "Verilog HDL assignment warning at sin_table_8bit.hex(862): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(863) " "Verilog HDL assignment warning at sin_table_8bit.hex(863): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(864) " "Verilog HDL assignment warning at sin_table_8bit.hex(864): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(865) " "Verilog HDL assignment warning at sin_table_8bit.hex(865): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015400 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(866) " "Verilog HDL assignment warning at sin_table_8bit.hex(866): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(867) " "Verilog HDL assignment warning at sin_table_8bit.hex(867): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(868) " "Verilog HDL assignment warning at sin_table_8bit.hex(868): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(869) " "Verilog HDL assignment warning at sin_table_8bit.hex(869): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(870) " "Verilog HDL assignment warning at sin_table_8bit.hex(870): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(871) " "Verilog HDL assignment warning at sin_table_8bit.hex(871): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(872) " "Verilog HDL assignment warning at sin_table_8bit.hex(872): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(873) " "Verilog HDL assignment warning at sin_table_8bit.hex(873): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(874) " "Verilog HDL assignment warning at sin_table_8bit.hex(874): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(875) " "Verilog HDL assignment warning at sin_table_8bit.hex(875): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(876) " "Verilog HDL assignment warning at sin_table_8bit.hex(876): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(877) " "Verilog HDL assignment warning at sin_table_8bit.hex(877): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(878) " "Verilog HDL assignment warning at sin_table_8bit.hex(878): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(879) " "Verilog HDL assignment warning at sin_table_8bit.hex(879): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(880) " "Verilog HDL assignment warning at sin_table_8bit.hex(880): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(881) " "Verilog HDL assignment warning at sin_table_8bit.hex(881): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(882) " "Verilog HDL assignment warning at sin_table_8bit.hex(882): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(883) " "Verilog HDL assignment warning at sin_table_8bit.hex(883): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(884) " "Verilog HDL assignment warning at sin_table_8bit.hex(884): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(885) " "Verilog HDL assignment warning at sin_table_8bit.hex(885): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(886) " "Verilog HDL assignment warning at sin_table_8bit.hex(886): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(887) " "Verilog HDL assignment warning at sin_table_8bit.hex(887): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015401 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(888) " "Verilog HDL assignment warning at sin_table_8bit.hex(888): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(889) " "Verilog HDL assignment warning at sin_table_8bit.hex(889): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(890) " "Verilog HDL assignment warning at sin_table_8bit.hex(890): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(891) " "Verilog HDL assignment warning at sin_table_8bit.hex(891): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(892) " "Verilog HDL assignment warning at sin_table_8bit.hex(892): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(893) " "Verilog HDL assignment warning at sin_table_8bit.hex(893): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(894) " "Verilog HDL assignment warning at sin_table_8bit.hex(894): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(895) " "Verilog HDL assignment warning at sin_table_8bit.hex(895): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(896) " "Verilog HDL assignment warning at sin_table_8bit.hex(896): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(897) " "Verilog HDL assignment warning at sin_table_8bit.hex(897): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(898) " "Verilog HDL assignment warning at sin_table_8bit.hex(898): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(899) " "Verilog HDL assignment warning at sin_table_8bit.hex(899): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(900) " "Verilog HDL assignment warning at sin_table_8bit.hex(900): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(901) " "Verilog HDL assignment warning at sin_table_8bit.hex(901): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(902) " "Verilog HDL assignment warning at sin_table_8bit.hex(902): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(903) " "Verilog HDL assignment warning at sin_table_8bit.hex(903): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(904) " "Verilog HDL assignment warning at sin_table_8bit.hex(904): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(905) " "Verilog HDL assignment warning at sin_table_8bit.hex(905): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(906) " "Verilog HDL assignment warning at sin_table_8bit.hex(906): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(907) " "Verilog HDL assignment warning at sin_table_8bit.hex(907): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(908) " "Verilog HDL assignment warning at sin_table_8bit.hex(908): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015402 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(909) " "Verilog HDL assignment warning at sin_table_8bit.hex(909): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(910) " "Verilog HDL assignment warning at sin_table_8bit.hex(910): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(911) " "Verilog HDL assignment warning at sin_table_8bit.hex(911): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(912) " "Verilog HDL assignment warning at sin_table_8bit.hex(912): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(913) " "Verilog HDL assignment warning at sin_table_8bit.hex(913): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(914) " "Verilog HDL assignment warning at sin_table_8bit.hex(914): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(915) " "Verilog HDL assignment warning at sin_table_8bit.hex(915): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(916) " "Verilog HDL assignment warning at sin_table_8bit.hex(916): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(917) " "Verilog HDL assignment warning at sin_table_8bit.hex(917): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(918) " "Verilog HDL assignment warning at sin_table_8bit.hex(918): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(919) " "Verilog HDL assignment warning at sin_table_8bit.hex(919): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(920) " "Verilog HDL assignment warning at sin_table_8bit.hex(920): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(921) " "Verilog HDL assignment warning at sin_table_8bit.hex(921): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(922) " "Verilog HDL assignment warning at sin_table_8bit.hex(922): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(923) " "Verilog HDL assignment warning at sin_table_8bit.hex(923): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(924) " "Verilog HDL assignment warning at sin_table_8bit.hex(924): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(925) " "Verilog HDL assignment warning at sin_table_8bit.hex(925): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(926) " "Verilog HDL assignment warning at sin_table_8bit.hex(926): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(927) " "Verilog HDL assignment warning at sin_table_8bit.hex(927): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(928) " "Verilog HDL assignment warning at sin_table_8bit.hex(928): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(929) " "Verilog HDL assignment warning at sin_table_8bit.hex(929): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015403 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(930) " "Verilog HDL assignment warning at sin_table_8bit.hex(930): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(931) " "Verilog HDL assignment warning at sin_table_8bit.hex(931): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(932) " "Verilog HDL assignment warning at sin_table_8bit.hex(932): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(933) " "Verilog HDL assignment warning at sin_table_8bit.hex(933): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(934) " "Verilog HDL assignment warning at sin_table_8bit.hex(934): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(935) " "Verilog HDL assignment warning at sin_table_8bit.hex(935): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(936) " "Verilog HDL assignment warning at sin_table_8bit.hex(936): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(937) " "Verilog HDL assignment warning at sin_table_8bit.hex(937): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(938) " "Verilog HDL assignment warning at sin_table_8bit.hex(938): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(939) " "Verilog HDL assignment warning at sin_table_8bit.hex(939): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(940) " "Verilog HDL assignment warning at sin_table_8bit.hex(940): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(941) " "Verilog HDL assignment warning at sin_table_8bit.hex(941): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(942) " "Verilog HDL assignment warning at sin_table_8bit.hex(942): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(943) " "Verilog HDL assignment warning at sin_table_8bit.hex(943): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(944) " "Verilog HDL assignment warning at sin_table_8bit.hex(944): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(945) " "Verilog HDL assignment warning at sin_table_8bit.hex(945): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(946) " "Verilog HDL assignment warning at sin_table_8bit.hex(946): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(947) " "Verilog HDL assignment warning at sin_table_8bit.hex(947): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(948) " "Verilog HDL assignment warning at sin_table_8bit.hex(948): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(949) " "Verilog HDL assignment warning at sin_table_8bit.hex(949): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(950) " "Verilog HDL assignment warning at sin_table_8bit.hex(950): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(951) " "Verilog HDL assignment warning at sin_table_8bit.hex(951): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015404 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(952) " "Verilog HDL assignment warning at sin_table_8bit.hex(952): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(953) " "Verilog HDL assignment warning at sin_table_8bit.hex(953): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(954) " "Verilog HDL assignment warning at sin_table_8bit.hex(954): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(955) " "Verilog HDL assignment warning at sin_table_8bit.hex(955): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(956) " "Verilog HDL assignment warning at sin_table_8bit.hex(956): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(957) " "Verilog HDL assignment warning at sin_table_8bit.hex(957): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(958) " "Verilog HDL assignment warning at sin_table_8bit.hex(958): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(959) " "Verilog HDL assignment warning at sin_table_8bit.hex(959): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(960) " "Verilog HDL assignment warning at sin_table_8bit.hex(960): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(961) " "Verilog HDL assignment warning at sin_table_8bit.hex(961): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(962) " "Verilog HDL assignment warning at sin_table_8bit.hex(962): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(963) " "Verilog HDL assignment warning at sin_table_8bit.hex(963): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(964) " "Verilog HDL assignment warning at sin_table_8bit.hex(964): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(965) " "Verilog HDL assignment warning at sin_table_8bit.hex(965): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(966) " "Verilog HDL assignment warning at sin_table_8bit.hex(966): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(967) " "Verilog HDL assignment warning at sin_table_8bit.hex(967): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(968) " "Verilog HDL assignment warning at sin_table_8bit.hex(968): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(969) " "Verilog HDL assignment warning at sin_table_8bit.hex(969): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(970) " "Verilog HDL assignment warning at sin_table_8bit.hex(970): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(971) " "Verilog HDL assignment warning at sin_table_8bit.hex(971): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(972) " "Verilog HDL assignment warning at sin_table_8bit.hex(972): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015405 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(973) " "Verilog HDL assignment warning at sin_table_8bit.hex(973): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(974) " "Verilog HDL assignment warning at sin_table_8bit.hex(974): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(975) " "Verilog HDL assignment warning at sin_table_8bit.hex(975): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(976) " "Verilog HDL assignment warning at sin_table_8bit.hex(976): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(977) " "Verilog HDL assignment warning at sin_table_8bit.hex(977): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(978) " "Verilog HDL assignment warning at sin_table_8bit.hex(978): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(979) " "Verilog HDL assignment warning at sin_table_8bit.hex(979): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(980) " "Verilog HDL assignment warning at sin_table_8bit.hex(980): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(981) " "Verilog HDL assignment warning at sin_table_8bit.hex(981): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(982) " "Verilog HDL assignment warning at sin_table_8bit.hex(982): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(983) " "Verilog HDL assignment warning at sin_table_8bit.hex(983): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(984) " "Verilog HDL assignment warning at sin_table_8bit.hex(984): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(985) " "Verilog HDL assignment warning at sin_table_8bit.hex(985): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(986) " "Verilog HDL assignment warning at sin_table_8bit.hex(986): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(987) " "Verilog HDL assignment warning at sin_table_8bit.hex(987): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(988) " "Verilog HDL assignment warning at sin_table_8bit.hex(988): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(989) " "Verilog HDL assignment warning at sin_table_8bit.hex(989): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(990) " "Verilog HDL assignment warning at sin_table_8bit.hex(990): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(991) " "Verilog HDL assignment warning at sin_table_8bit.hex(991): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(992) " "Verilog HDL assignment warning at sin_table_8bit.hex(992): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(993) " "Verilog HDL assignment warning at sin_table_8bit.hex(993): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(994) " "Verilog HDL assignment warning at sin_table_8bit.hex(994): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015406 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(995) " "Verilog HDL assignment warning at sin_table_8bit.hex(995): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(996) " "Verilog HDL assignment warning at sin_table_8bit.hex(996): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(997) " "Verilog HDL assignment warning at sin_table_8bit.hex(997): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(998) " "Verilog HDL assignment warning at sin_table_8bit.hex(998): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(999) " "Verilog HDL assignment warning at sin_table_8bit.hex(999): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1000) " "Verilog HDL assignment warning at sin_table_8bit.hex(1000): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1001) " "Verilog HDL assignment warning at sin_table_8bit.hex(1001): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1002) " "Verilog HDL assignment warning at sin_table_8bit.hex(1002): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1003) " "Verilog HDL assignment warning at sin_table_8bit.hex(1003): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1004) " "Verilog HDL assignment warning at sin_table_8bit.hex(1004): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1005) " "Verilog HDL assignment warning at sin_table_8bit.hex(1005): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1006) " "Verilog HDL assignment warning at sin_table_8bit.hex(1006): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1007) " "Verilog HDL assignment warning at sin_table_8bit.hex(1007): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1008) " "Verilog HDL assignment warning at sin_table_8bit.hex(1008): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1009) " "Verilog HDL assignment warning at sin_table_8bit.hex(1009): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1010) " "Verilog HDL assignment warning at sin_table_8bit.hex(1010): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1011) " "Verilog HDL assignment warning at sin_table_8bit.hex(1011): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1012) " "Verilog HDL assignment warning at sin_table_8bit.hex(1012): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1013) " "Verilog HDL assignment warning at sin_table_8bit.hex(1013): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1014) " "Verilog HDL assignment warning at sin_table_8bit.hex(1014): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1015) " "Verilog HDL assignment warning at sin_table_8bit.hex(1015): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015407 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1016) " "Verilog HDL assignment warning at sin_table_8bit.hex(1016): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015408 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1017) " "Verilog HDL assignment warning at sin_table_8bit.hex(1017): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015408 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1018) " "Verilog HDL assignment warning at sin_table_8bit.hex(1018): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015408 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1019) " "Verilog HDL assignment warning at sin_table_8bit.hex(1019): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015408 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1020) " "Verilog HDL assignment warning at sin_table_8bit.hex(1020): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015408 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1021) " "Verilog HDL assignment warning at sin_table_8bit.hex(1021): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015408 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1022) " "Verilog HDL assignment warning at sin_table_8bit.hex(1022): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015408 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1023) " "Verilog HDL assignment warning at sin_table_8bit.hex(1023): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015408 "|sin_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 sin_table_8bit.hex(1024) " "Verilog HDL assignment warning at sin_table_8bit.hex(1024): truncated value with size 8 to match size of target (4)" {  } { { "hw/simple_sin_gen/sin_table_8bit.hex" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_table_8bit.hex" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605169015408 "|sin_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_rom.data_a 0 sin_gen.v(8) " "Net \"sin_table_rom.data_a\" at sin_gen.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "hw/simple_sin_gen/sin_gen.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_gen.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605169015419 "|sin_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_rom.waddr_a 0 sin_gen.v(8) " "Net \"sin_table_rom.waddr_a\" at sin_gen.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "hw/simple_sin_gen/sin_gen.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_gen.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605169015419 "|sin_gen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_table_rom.we_a 0 sin_gen.v(8) " "Net \"sin_table_rom.we_a\" at sin_gen.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "hw/simple_sin_gen/sin_gen.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_gen.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605169015419 "|sin_gen"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sin_table_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sin_table_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605169015737 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605169015737 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605169015737 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605169015737 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605169015737 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605169015737 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605169015737 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605169015737 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605169015737 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab_2.ram0_sin_gen_443eac47.hdl.mif " "Parameter INIT_FILE set to db/lab_2.ram0_sin_gen_443eac47.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605169015737 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605169015737 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605169015737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sin_table_rom_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sin_table_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605169015865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sin_table_rom_rtl_0 " "Instantiated megafunction \"altsyncram:sin_table_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605169015865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605169015865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605169015865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605169015865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605169015865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605169015865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605169015865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605169015865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605169015865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab_2.ram0_sin_gen_443eac47.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab_2.ram0_sin_gen_443eac47.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605169015865 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605169015865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ntc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ntc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ntc1 " "Found entity 1: altsyncram_ntc1" {  } { { "db/altsyncram_ntc1.tdf" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/db/altsyncram_ntc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605169015926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605169015926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605169016092 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605169016460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605169016460 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "hw/simple_sin_gen/sin_gen.v" "" { Text "C:/Users/don/Documents/KPI/Circuitry/lab2/hw/simple_sin_gen/sin_gen.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605169016597 "|sin_gen|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605169016597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605169016598 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605169016598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605169016598 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605169016598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605169016598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 867 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 867 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605169016658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 10:16:56 2020 " "Processing ended: Thu Nov 12 10:16:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605169016658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605169016658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605169016658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605169016658 ""}
