{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573898226036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573898226036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 17:57:05 2019 " "Processing started: Sat Nov 16 17:57:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573898226036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573898226036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_tx_byte -c uart_tx_byte " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_tx_byte -c uart_tx_byte" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573898226036 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1573898226448 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_byte_8_1200mv_85c_slow.vo D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/ simulation " "Generated file uart_tx_byte_8_1200mv_85c_slow.vo in folder \"D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573898226466 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1573898226492 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_byte_8_1200mv_0c_slow.vo D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/ simulation " "Generated file uart_tx_byte_8_1200mv_0c_slow.vo in folder \"D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573898226509 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1573898226535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_byte_min_1200mv_0c_fast.vo D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/ simulation " "Generated file uart_tx_byte_min_1200mv_0c_fast.vo in folder \"D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573898226552 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1573898226578 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_byte.vo D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/ simulation " "Generated file uart_tx_byte.vo in folder \"D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573898226595 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_byte_8_1200mv_85c_v_slow.sdo D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/ simulation " "Generated file uart_tx_byte_8_1200mv_85c_v_slow.sdo in folder \"D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573898226636 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_byte_8_1200mv_0c_v_slow.sdo D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/ simulation " "Generated file uart_tx_byte_8_1200mv_0c_v_slow.sdo in folder \"D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573898226676 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_byte_min_1200mv_0c_v_fast.sdo D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/ simulation " "Generated file uart_tx_byte_min_1200mv_0c_v_fast.sdo in folder \"D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573898226718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_byte_v.sdo D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/ simulation " "Generated file uart_tx_byte_v.sdo in folder \"D:/gitwork/FPFA_EXC/uart_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573898226759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573898226822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 17:57:06 2019 " "Processing ended: Sat Nov 16 17:57:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573898226822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573898226822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573898226822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573898226822 ""}
