#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun May 27 22:20:31 2018
# Process ID: 3080
# Log file: D:/verilog/UART_Communication/planAhead_run_1/planAhead.log
# Journal file: D:/verilog/UART_Communication/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/verilog/UART_Communication/pa.fromHdl.tcl
# create_project -name UART_Communication -dir "D:/verilog/UART_Communication/planAhead_run_1" -part xc6slx45csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "io_manager.ucf" [current_fileset -constrset]
Adding file 'D:/verilog/UART_Communication/io_manager.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/data_ram.ngc}]
# set hdlfile [add_files [list {uart_tx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart_rx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/data_ram.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {io_manager.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top io_manager $srcset
# add_files [list {io_manager.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/data_ram.ncf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/verilog/UART_Communication/uart_tx.v" into library work
Analyzing Verilog file "D:/verilog/UART_Communication/uart_rx.v" into library work
Analyzing Verilog file "D:/verilog/UART_Communication/ipcore_dir/data_ram.v" into library work
Analyzing Verilog file "D:/verilog/UART_Communication/io_manager.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design data_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to data_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file data_ram.edif ...
ngc2edif: Total memory usage is 79868 kilobytes

Reading core file 'D:/verilog/UART_Communication/ipcore_dir/data_ram.ngc' for (cell view 'data_ram', library 'work', file 'data_ram.v')
Parsing EDIF File [./.Xil/PlanAhead-3080-DESKTOP-T0GNK4L/ngc2edif/data_ram.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-3080-DESKTOP-T0GNK4L/ngc2edif/data_ram.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/verilog/UART_Communication/io_manager.ucf]
Finished Parsing UCF File [D:/verilog/UART_Communication/io_manager.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 14e2bb74
open_rtl_design: Time (s): elapsed = 00:00:18 . Memory (MB): peak = 521.793 ; gain = 100.094
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/verilog/UART_Communication\planAhead_pid3080.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun May 27 22:22:42 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
