
        // Positive qNaN range: sign=0, exponent all 1s, mantissa MSB=1
        // SEW16: 0x7E00..0x7FFF, SEW32: 0x7FC00000..0x7FFFFFFF, SEW64: 0x7FF8000000000000..0x7FFFFFFFFFFFFFFF
        vs1_0_qNAN : coverpoint get_vr_element_zero(ins.hart, ins.issue, ins.current.vs1_val) {
                `ifdef COVER_VFCUSTOM16
                bins posQNaN          = {[64'h0000_0000_0000_7E00:64'h0000_0000_0000_7FFF]};
                `endif
                `ifdef COVER_VFCUSTOM32
                bins posQNaN          = {[64'h0000_0000_7FC0_0000:64'h0000_0000_7FFF_FFFF]};
                `endif
                `ifdef COVER_VFCUSTOM64
                bins posQNaN          = {[64'h7FF8_0000_0000_0000:64'h7FFF_FFFF_FFFF_FFFF]};
                `endif
        }

        vfredosum : coverpoint ins.current.insn == "vfredosum.vs" {
                bins true = {1};
        }

        // vwfredosum : coverpoint ins.current.insn == "vwfredosum.vs" {
        //         bins true = {1};
        // }

        fp_flags_clear : coverpoint get_csr_val(ins.hart, ins.issue, `SAMPLE_BEFORE, "fcsr", "fflags") {
                bins clear = {0};
        }

        vtype_prev_vill_clear: coverpoint get_csr_val(ins.hart, ins.issue, `SAMPLE_BEFORE, "vtype", "vill") {
                bins vill_not_set = {0};
        }

        vl_zero : coverpoint get_csr_val(ins.hart, ins.issue, `SAMPLE_BEFORE, "vl", "vl") == 0 {
                bins zero = {1};
        }

        vstart_zero : coverpoint get_csr_val(ins.hart, ins.issue, `SAMPLE_BEFORE, "vstart", "vstart") == 0 {
                bins zero = {1};
        }

        cp_custom_vfredosum_NAN_vl0 : cross fp_flags_clear, vtype_prev_vill_clear, vl_zero, vstart_zero, vs1_0_qNAN iff (ins.trap == 0);
