# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v" \
"../../../../IC_Project.srcs/sources_1/new/Booth_Radix2_Divider.v" \
"../../../../IC_Project.srcs/sources_1/new/Booth_Radix4_Multiplier.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Comparison_Unit.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Control_Unit.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Data_Memory.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Extend.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/new/Fetch_Stage.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Function_Control.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/new/Hazard_Unit.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Instruction_Decoder.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Instructrion_Memory.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Logic_Unit.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Mux_2.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/PC_Counter.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Register_File.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Ripple_Carry_Adder.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Shifter_Unit.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v" \
"../../../../IC_Project.srcs/sources_1/new/Uart_TX.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/pc_imm_adder.v" \
"../../../../IC_Project.srcs/sources_1/imports/sources_1/imports/new/pc_plus_4.v" \
"../../../../IC_Project.srcs/sim_1/imports/new/Single_Cycle_RISCV32I_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
