ANDERSON, K., BUTTRON, J., CLARKE, P., AND ENWALD, M. 1999. WOOKIE: A 68HC11 Emulator Dr.Dobbs J. 24, 3, 50-55.
Ozalp Babaoglu , Mimi Bussan , Rogerio Drummond , Fred B. Schneider, Documentation for the CHIP Computer System (Version 1.1), Cornell University, Ithaca, NY, 1983
Robert C. Bedichek, Talisman: fast and accurate multicomputer simulation, Proceedings of the 1995 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, p.14-24, May 15-19, 1995, Ottawa, Ontario, Canada[doi>10.1145/223587.223589]
Boris Beizer, Software testing techniques (2nd ed.), Van Nostrand Reinhold Co., New York, NY, 1990
BEVILACQUA, R., GOMEZ, L., AND GOMEZ, S. 2000. The PROVIR virtual processor. M. Sc. Thesis, Dep. deComputacion, Facultad de Ciencias Exactas y Naturales, Univ. de Buenos Aires (in Spanish).
E. A. Brewer , C. N. Dellarocas , A. Colbrook , W. E. Weihl, PROTEUS: A HIGH-PERFORMANCE PARALLEL-ARCHITECTURE SIMULATOR, Massachusetts Institute of Technology, Cambridge, MA, 1991
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
BURNS, M., GEORGE, A., AND WALLACE, B. 2000. Modeling and simulative performance analysis of SMPand clustered computer architectures. Simulation 74, 2, 84-96.
Jan Van Campenhout , Peter Verplaetse , Henk Neefs, ESCAPE: environment for the simulation of computer architectures for the purpose of education, Proceedings of the 1998 workshop on Computer architecture education, p.9-es, January 01, 1998[doi>10.1145/1275182.1275191]
P. S. Coe , L. M. Williams , R. N. Ibbett, An interactive environment for the teaching of computer architecture, Proceedings of the 1st conference on Integrating technology into computer science education, p.33-35, June 02-06, 1996, Barcelona, Spain[doi>10.1145/237466.237518]
DAICZ, S., TROCCOLI, A., ZLOTNIK, S., AND WAINER, G. 1998. Architectural definition of the ALFA-1 simulatedprocessor. Internal report. Computer Science Dept., Univ. de Buenos Aires.http://www.sce.carleton.ca/faculty/wainer/alfa-1.html.
DEITZ, H., AND ADAMS, G. 1994. CASLE (Compiler/Architecture Simulation for Learning and Experimenting).Online report. http://purcell.ecn.purdue.edu/~casle/Index.html.
DE SIMONI, L., ENRIQUE, S., GLINSKY, E., PETRONIO, F., WASSERMANN, D., AND WAINER, G. 1998. Definitionof components for the ALFA-1 simulated processor. Internal report. Computer Science Dept., Univ.de Buenos Aires (in Spanish). http://www.sce.carleton.ca/faculty/wainer/alfa-1.html
Matt Reilly , John Edmondson, Performance Simulation of an Alpha Microprocessor, Computer, v.31 n.5, p.50-58, May 1998[doi>10.1109/2.675634]
EL HAJJ, A., KABALAN, K., MNEIMNEH, M., AND KARABLIEH, F. 2000. Microprocessor simulation and programassembling using spreadsheets. Simulation 75, 2, 82-90.
Sumit K. Ghosh, Hardware Description Languages: Concepts and Principles, Wiley-IEEE Press, 1999
Axel Hein , Mario Dal Cin, Performance and dependability evaluation of scalable massively parallel computer systems with conjoint simulation, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.8 n.4, p.333-373, Oct. 1998[doi>10.1145/295251.295254]
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
Vincent P. Heuring , Harry F. Jordan, Computer Systems Design and Architecture, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1996
HOWDEN, W. E. 1981. A survey of dynamic analysis methods. In Software Testing and Validation Techniques2nd ed., E. Miller and W. E. Howden, eds., IEEE Computer Society Press, New York, NY.
IKODINOVIC, I., MAGDIC, D., MILENKOVIC, A., AND MILUTINOVIC, V. 1999. Limes: A multiprocessor simulationenvironment for PC platforms. In Proceedings of the Third International Conference on ParallelProcessing and Applied Mathematics (PPAM, Kazimierz Dolny, Poland).
ISACOVICH, F., MISLEJ, E., WINTERNITZ, F., AND WAINER, G. 1999. An emulator of the Atari processorInternal Report, Computer Sciences Dept., Univ. de Buenos Aires (in Spanish).
MITSCHELE-THIEL, A. 2000. Systems Engineering with SDL. Wiley, New York, NY.
M. Morsiani , R. Davoli, The MPS Computer System Simulator, University of Bologna, 1999
Anthony-Trung Nguyen , Maged Michael , Arun Sharma , Josep Torrella, The Augmint multiprocessor simulation toolkit for Intel x86 architectures, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.486, October 07-09, 1996
PASTOR, E. AND SANCHEZ, F. 1997 The rudimentary computer: A pedagogic processor. In Proceedings of IIIJornadas de Ensenyanza Universitaria sobre Informatica (JENUI'97, Madrid). (In Spanish).
David A. Patterson , John L. Hennessy, Computer organization & design: the hardware/software interface, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1993
PEARCE, T. 2000. Notes on p86 Assembly language and assembling. 2000. Internal report, Dept. of Systemsand Computer Engineering. Carleton Univ. http://www.sce.carleton.ca/courses/94201/.
RODRIGUEZ, D. AND WAINER, G. 1999. New extensions to the CD++ tool. In Proceedings of the SCS SummerComputer Simulation Conference (Chicago, IL), 1-6.
Mendel Rosenblum , Edouard Bugnion , Scott Devine , Stephen A. Herrod, Using the SimOS machine simulator to study complex computer systems, ACM Transactions on Modeling and Computer Simulation (TOMACS), v.7 n.1, p.78-103, Jan. 1997[doi>10.1145/244804.244807]
SHANMUGAN, K., FROST, V., LA RUE, W. 1992. A block-oriented network simulator (BONeS). Simulation 58,2.
A. R. Shealy , B. A. Malloy , D. A. Sykes, SIMx86: An extensible simulator for the Intel 80/spl times/86 processor family, Proceedings of the 30th Annual Simulation Symposium (SS '97), p.157, April 07-09, 1997
SKRIEN, D. 1994. CPU Sim: A computer simulator for use in an introductory computer organization class. J.Comput. Higher Education 6, 1, 3-13.
William Stallings, Computer Organization and Architecture: Designing for Performance, Prentice Hall PTR, Upper Saddle River, NJ, 1999
SUN MICROSYSTEMS. 2001. SPARC Assembly Language Reference Manual. http://docs.sun.com/.
Andrew S. Tanenbaum, Structured computer organization (3rd ed.), Prentice-Hall, Inc., Upper Saddle River, NJ, 1989
Donald E. Thomas , Philip R. Moorby, The  VERILOG Hardware Description Language, Kluwer Academic Publishers, Norwell, MA, 1991
WAINER, G. 2001. Experiences with DEVS modelling and simulation. IASTED J. Model. Simul. (March).
